

# Xilinx RF System-on-Chip (RFSoC) 100 Gigabit Ethernet Loop-back Demonstration

by William Diehl and Edward Viveiros

Approved for public release: distribution unlimited.

#### NOTICES

#### Disclaimers

The findings in this report are not to be construed as an official Department of the Army position unless so designated by other authorized documents.

Citation of manufacturer's or trade names does not constitute an official endorsement or approval of the use thereof.

Destroy this report when it is no longer needed. Do not return it to the originator.





# Xilinx RF System-on-Chip (RFSoC) 100 Gigabit Ethernet Loop-back Demonstration

William Diehl and Edward Viveiros Sensors and Electron Devices Directorate, DEVCOM Army Research Laboratory

Approved for public release: distribution unlimited.

	REPORT D		Form Approved OMB No. 0704-0188				
Public reporting burden for this collection of information is estimated to average 1 hour per response, including the time for reviewing instructions, searching existing data sources, gathering and maintaining to data needed, and completing and reviewing the collection information. Send comments regarding this burden estimate or any other aspect of this collection of information, including suggestions for reducing the burden, to Department of Defense, Washington Headquarters Services, Directorate for Information Operations and Reports (0704-0188), 1215 Jefferson Davis Highway, Suite 1204, Arlington, VA 22202-430 Respondents should be aware that notwithstanding any other provision of law, no person shall be subject to any penalty for failing to comply with a collection of information if it does not display a currently valid OMB control number.							
1. REPORT DATE (	1. REPORT DATE (DD-MM-YYYY) 2. REPORT TYPE				3. DATES COVERED (From - To)		
January 2022		Technical Report			June–November 2021		
4. TITLE AND SUB	TITLE	SoC) 100 Gigsbit F	thermet Loon boo	ŀ	5a. CONTRACT NUMBER		
Demonstration	em-on-emp (Kr	SOC) 100 Gigaon E	themet Loop-bac	K	5b. GRANT NUMBER		
					5c. PROGRAM ELEMENT NUMBER		
6. AUTHOR(S)					5d. PROJECT NUMBER		
William Diehl	and Edward Vive	iros					
		100					
					Se. TASK NUIVIDER		
					5f. WORK UNIT NUMBER		
	RGANIZATION NAME				8 PERFORMING ORGANIZATION REPORT NUMBER		
DEVCOM Arr	ny Research Labo	oratory					
ATTN: FCDD	-RLS-EW	Jatory			ARL-TR-9373		
2800 Powder M	Aill Rd						
Adelphi MD 2	0783						
9. SPONSORING/N	MONITORING AGENC		10. SPONSOR/MONITOR'S ACRONYM(S)				
		11. SPONSOR/MONITOR'S REPORT NUMBER(S)					
12. DISTRIBUTION/AVAILABILITY STATEMENT							
Approved for p	Approved for public release: distribution unlimited.						
13. SUPPLEMENTA ORCID IDs: D	<b>ARY NOTES</b> Diehl, 0000-0002-6	5293-5018; Viveiro	s, 0000-0002-51	16-1010			
14. ABSTRACT							
The ability to r is paramount to radio application construction in 100GigE loop- 100GigE hardw 100GigE loop- observed on ex	nove high quantit o realizing the val ons. However, pra a high-speed RF back demonstration ware and its interce back configuration sternal oscilloscop	ies of instantaneous ue of modern RF synctically establishin construct is not trivion on the Xilinx Ge onnected RF transmission ns, including single oss, and transmission	s RF bandwidth d ystem-on-chips (I g, initiating, and vial. This report d eneration 1 RFSo nit and receive ar e and dual analog n latency attribut	ata to or from RFSoCs), whiverifying a wescribes prace C. The author chitecture. The -to-Ethernet-to ed to 100Gig	a transmitter or receiver processing hardware ch are staples of many software-defined orking 100 Gigabit Ethernet (100GigE) tical procedures to implement and observe a rs first discuss the proper initialization of nen demonstrated are several working to-digital transmissions. Output artifacts are E is measured.		
15. SUBJECT TERMS							
software-defined radio, SDR, system-on-chip, RFSoC, Ethernet, 100GigE, high-speed communication, SFP28, CAUI-4, CMAC, Phased Locked Loop, PLL							
			17. LIMITATION	18. NUMBER	19a. NAME OF RESPONSIBLE PERSON		
TO. SECURITY CLAS	SSIFICATION UP:		OF	OF	William Diehl		
a. REPORT	b. ABSTRACT	c. THIS PAGE		20	19b. TELEPHONE NUMBER (Include area code)		
Unclassified	Unclassified	Unclassified	00	38	(301) 394-0931		

Standard Form 298 (Rev. 8/98) Prescribed by ANSI Std. Z39.18

## Contents

List	of Fig	gures	v					
Ack	nowl	edgments	vi					
1.	Introduction							
2.	Bac	kground	2					
	2.1	Required Throughput for High-Speed Communications	2					
	2.2	ZCU111 Physical Accommodations for High-Speed Communications	3					
	2.3	100 Gigabit Ethernet (100GigE) Standard	4					
	2.4	Xilinx CMAC UltraScale+ Intellectual Property Module	4					
	2.5	SFP28 Loop-back Connections	5					
3.	СМ	AC Clocking Considerations	6					
	3.1	Gigabit Transceiver Reference Clock Domain	7					
	3.2	System Clock Source Domain	7					
	3.3	Initiation Clock Domain	8					
	3.4	Receiver User Clock Domain	8					
	3.5	Transmitter User Clock Domain	8					
	3.6	Gigabit Transceiver Reference Clock (Out) Domain	8					
	3.7	AXI Control and Status Clock Domain	9					
4.	Ver	ification of Correct CMAC Initiation	9					
5.	Soft	ware Initialization of CMAC	10					
6.	Rad	io Frequency Digital Converter	11					
7.	100	GigE Loop-back and Latency Demonstration	11					
	7.1	Linear Frequency Modulation Generator (LFMGEN)	12					
	7.2	100GigE Transmission Chain	12					

	7.3	Observations	13
8.	Sing Den	le-Channel ADC-to-Ethernet-to-DAC Loop-back	14
	8.1	ADC to DAC Channel	15
	8.2	Observations	15
9.	Two	-Channel ADC to Ethernet to DAC Loop-back Demonstration	16
	9.1	Dual ADC to DAC Channels	16
	9.2	Observations	17
10.	Con	clusions and Future Work	18
11.	Refe	erences	19
Арр	endix	A. Block Designs	21
Арр	endi	B. Vivado Power Report (abridged)	24
List	of Sy	mbols, Abbreviations, and Acronyms	28
Dist	ribut	ion List	30

## List of Figures

Fig. 1	Two RFSoCs connected by a 100GigE link 1
Fig. 2	Xilinx RFSoC with Quad SFP28 interface highlighted
Fig. 3	Xilinx CMAC IP usage between transmit and receive user domains 5
Fig. 4	SFP28 Passive Loop-back Module
Fig. 5	Four SFP28 Passive Loop-back Modules inserted into Quad SFP28 Cage
Fig. 6	CMAC IP clock configuration
Fig. 7	Connection of CMAC to AXI Timers 10
Fig. 8	Basic code sequences to initialize CMAC in a software construct 11
Fig. 9	100GigE loop-back and latency demonstration12
Fig. 10	Oscilloscope output of 100GigE loop-back demonstration and latency test
Fig. 11	Single-channel ADC-to-Ethernet-to-DAC loop-back demonstration. 14
Fig. 12	Output of single-channel ADC-to-Ethernet-to-DAC loop-back demonstration
Fig. 13	Two-channel ADC-to-Ethernet-to-DAC loop-back demonstration 16
Fig. 14	Output of two-channel ADC-to-Ethernet-to-DAC loop-back demonstration
Fig. 15	RF split routing for ZCU111 Ethernet loop-back testing
Fig. A-1	100GigE loop-back demonstration block design
Fig. A-2	Two-channel ADC-to-Ethernet-to-DAC loop-back demonstration 23

## Acknowledgments

The authors would like to acknowledge B Kirk of DEVCOM ARL, D Galanos of Huntington Ingalls Industries (DEVCOM ARL contractor), and M Franklin of Massachusetts Institute of Technology Lincoln Labs for their helpful suggestions.

#### 1. Introduction

The radio frequency (RF) system-on-chip, or RFSoC, is an emerging paradigm in RF engineering. Specifically, it combines the flexibility of embedded processing power with tightly coupled RF analog-to-digital (ADC) and digital-to-analog (DAC) converters on a single chip. This greatly reduces the design complexity of adding so-called "RF front ends" and generally reduces size, weight, and power (SWaP) requirements. RFSoCs come in many forms and with varying degrees of sophistication; some are designed for initial laboratory demonstrations and prototypes, and some come in reduced form-factor and are designed for deployable or production applications. In general, the RFSoC has greatly accelerated the market for software-defined radios (SDR); i.e., RF-capable computational devices that can be reprogrammed and reconfigured at various layers of abstraction, from factory, to laboratory, to production floor, and even end-user.

While much of the attention on RFSoCs is devoted to either RF conversion (ADC and DAC) or processing power (processors, field-programmable gate arrays [FPGAs], etc.), high-speed digital communication, either between boards or from board-to-computer or computer-to-board, is a critical requirement for RFSoC use in high-performance SDR applications. One popular method of high-speed communication is 100 Gigabit Ethernet (100GigE), which allows for approximately 100 gigabits per second (Gbps) of data communication, depending on the configuration. Figure 1 illustrates a two-board scenario, where one RFSoC (RFSoC 1) digitizes RF data with its ADCs and performs a transformation on the data h<sub>1</sub>(t). It then forwards the streaming data to a second board (RFSoC 2) over a 100GigE connection, where it is subjected to a second transformation h<sub>2</sub>(t) before being retransmitted using the DACs on RFSoC 2.



Fig. 1 Two RFSoCs connected by a 100GigE link

However, setting up a 100GigE link is challenging, even for those with significant electronics or digital engineering experience. There are many considerations to address at myriad levels of abstraction, including physical, register-transfer, block design, software, and protocol levels. While some examples of 100GigE

demonstrations can be found online or in publications, creating a working implementation for a designer's exact tailored application can still be difficult.

This report illustrates one particular 100GigE application: a 100GigE loop-back demonstration on an RFSoC. Specifically, we chose a Xilinx Generation 1 RFSoC in the ZCU111 Evaluation Board form factor and used SFP28 loop-back connectors to establish all lanes of a CAUI-4 (chip-to-module 100 Gbps four-lane Attachment Unit Interface) 100GigE link. We then instantiated, initialized, and verified the Xilinx CMAC UltraScale+ intellectual property (IP) module as part of several digital designs, which also incorporate elements of the Xilinx RF Digital Converter (RFDC) IP. Digital designs, assembled as block designs using Vivado IP Integrator, were compiled to bitstreams, exported to Vitis platform projects, and integrated through a thin hardware abstraction layer (HAL) into a Baremetal applications project with a single-core ARM Cortex A53 Processor, and controlled through a serial command line interface (CLI). Results of various demonstrations confirm the successful operation of the 100GigE loop-back mechanism and facilitate the measurement and observation of design factors (e.g., latencies) that can improve RF digital processing designs.

This demonstration is intended for the designer with a background in digital design and ideally working knowledge of the Xilinx RFSoC. All demonstrations were completed using Xilinx Vivado and Vitis 2020.1.

## 2. Background

These demonstrations are based on the Xilinx Gen 1 RFSoC, device nomenclature XZCU28DR, as hosted on the ZCU111 evaluation board. Notable features of the board include integrated RF-DAC and RF-ADC functionality, FPGA programmable logic (PL) fabric and quad core ARM Cortex-A53 processing system (PS), and DDR4 memory. While many of the features of the Gen 1 RFSoC are beyond the scope of this report, the ability to efficiently move data onto or off of the board at required throughput is paramount to realizing the full potential of this device. Therefore, this demonstration focuses on simple 100GigE applications.

## 2.1 Required Throughput for High-Speed Communications

RFSoCs are capable of processing high instantaneous bandwidth (IBW) by SDR standards; an often-used benchmark for high-performance IBW is 1 GHz. According to the Shannon-Nyquist theorem, an analog waveform must be sampled at a minimum of 2 Gsps to reproduce all elements of the signal (not including guard bands). Given the RFSoC's 12-bit ADCs and 14-bit DACs, all internal samples are represented in 16-bit signed complex numbers, meaning 16 bits of I and 16 bits of

Q data (where "I" and "Q" represent "in-phase" and "quadrature", respectively), for a total of 32 bits per sample. Thus, a minimum of 64 Gbps of throughput are required to transport even 1 GHz IBW. When we add requirements for oversampling, error correction, and Ethernet frame overhead, we rapidly approach our 100-Gbps limit. Further, 64 Gsps of throughput are sufficient for only one RF channel; there are eight such channels on the Gen 1 RFSoC, meaning that current RFSoCs are *communications-constrained*. If all data will be processed on a single RFSoC board, high-speed communication is less critical. However, if we intend to transport RF-quality data between RFSoCs, or from RFSoC to computer or vice versa, the importance of high-speed communication is evident.

### 2.2 ZCU111 Physical Accommodations for High-Speed Communications

The XZCU28DR RFSoC provides 16 GTY transceivers, each capable of 32.75 Gbps.<sup>1</sup> These are intended for communication between the PL and the outside world (the PS can also communicate at high speed via GTRs). A full description of GTY transceivers is beyond the scope of this report; more details can be found in the *UltraScale Architecture GTH Transceivers User Guide UG576.*<sup>2</sup>

The GTY transceivers are grouped into four (quad) banks: 128, 129, 130, and 131 on the ZCU111 evaluation board. Our demonstration concentrates on Bank 128, which is hardwired to the SFP28 interface. SFP stands for "small form factor pluggable"; the "28" refers to the supported throughput of 28 Gbps per physical connection (depending on implemented standard). The SFP physical standard is defined in INF-8074i Specification for SFP (Small Formfactor Pluggable) Transceiver.<sup>3</sup> The ZCU111 board, with the housing for the quad SFP28 connectors hardwired to GTY Bank 128 highlighted, is shown in Fig. 2.





Xilinx RFSoC with Quad SFP28 interface highlighted<sup>4</sup> Fig. 2

## 2.3 100 Gigabit Ethernet (100GigE) Standard

Ethernet is ubiquitous in computer communications, being found today in almost all computer-to-computer links, from Internet of Things and home convenience to the largest server farms. Ethernet wraps information payloads into frames, surrounds the frames with protocol and metadata designed to allow for control, status, accounting, and error correction, and sends the frames from device to device (often further encapsulated into higher protocol according to the Open Systems Interconnect, or OSI Model). Very high-speed Ethernet, in the form of 40 Gbps and 100 Gbps, has only emerged in the last decade and achieves one of the highest commercially available information throughputs. While standard Ethernet frame structures are maintained, innovations in physical transport media, such as fiber optic cables and coding techniques, are able to increase throughput. Point-to-point communication solutions based on Aurora or Interlaken can also provide very high throughput but are not considered in this report.<sup>5,6</sup> To implement 100 GigE on the ZCU111, we use the CMAC UltraScale+ Intellectual Property Module (described subsequently). The CMAC IP implements the IEEE 802.3-2012 standard for 100GigE.7\*

There are many physical transport modes of 100GigE (e.g., RF, fiber optic), and several attachment interfaces (e.g., CAUI-4, CAUI-10, 100GAUI-4, 100GAUI-2, etc.). This demonstration uses CAUI-4, which is a 100-Gbps, four-lane electrical interface defined in 802.3bm Annex 83E with a nominal signaling rate for each lane of 25.78125 Gbaud using non-return-to-zero modulation.<sup>9</sup>

## 2.4 Xilinx CMAC UltraScale+ Intellectual Property Module

Xilinx provides the CMAC UltraScale+ IP module as an efficient way of implementing 100GigE in PL applications. Some advantages of the CMAC IP include access to several physical implementations of 100GigE (including CAUI-4 and CAUI-10), several interface standards between Ethernet and user applications (including local bus [LBUS] and Advanced Extensible Interface – Streaming [AXIS]), a robust control and status interface, and built-in Reed-Solomon Forward Error Correction (RS-FEC). The bit error rate (BER) over commercial optical transceivers can be unacceptably high, which is why easy access to RS-FEC provided by the CMAC IP is paramount. Datalink transport of Ethernet frames between devices is entirely encapsulated inside the CMAC and is generally transparent to higher-level (including software) applications. A thin set of drivers

<sup>\*</sup> The IEEE 802.3-2012 standard has been superseded by the IEEE 802.3-2015 standard.<sup>8</sup>

is required to initialize (and optionally control and monitor) the CMAC; one such implementation is subsequently described.

In this research we implement the CAUI-4 physical interface using the Advanced Extensible Interface (AXI) Stream interface to user applications. This means that user applications (i.e., anything that manipulates RF data inside the RFSoC) will forward data to be transported via the 512-bit axis\_tx interface. The data is then transmitted via GTY interfaces to SFP28 external connections. Internal contents of CMAC data are discussed further in the *UltraScale*+TM *Devices Integrated 100G Ethernet Subsystem v3.1 Product Guide.*<sup>10</sup> CMAC can support either simplex (one-way) or duplex (two-way) modes; we select duplex, meaning data is coming back to CMAC in the receive interface. Once frames are received, data is present at the 512-bit axis\_rx interface for use in downstream applications. This basic arrangement is illustrated in Fig. 3. AXI Streaming protocol applies and is discussed in the *AXI Reference Guide UG761.*<sup>11</sup> The required clocking arrangements for the CMAC IP are complex and are subsequently described.



Fig. 3 Xilinx CMAC IP usage between transmit and receive user domains

#### 2.5 SFP28 Loop-back Connections

Data departing the board on physical media can connect to SFP28 connections on other boards. However, during initial flow verification, it is often helpful to tie the transmit side of GTY transceivers directly to the receive side and allow data to "loop back" to the RFSoC for continued processing. This requires the installation of loop-back connectors. We use four Multilane SFP28 Passive Loop-back Modules (ML4026-28),<sup>12</sup> as shown in Fig. 4. The connectors are inserted into the Quad SFP28 assembly (four slots) on the ZCU111, as shown in Fig. 5.



Fig. 4 SFP28 Passive Loop-back Module<sup>4</sup>



Fig. 5 Four SFP28 Passive Loop-back Modules inserted into Quad SFP28 Cage

## 3. CMAC Clocking Considerations

Establishment of clock domains required for use of the CMAC UltraScale+ IP is described in Xilinx's 100G Ethernet Subsystem Product Guide.<sup>10</sup> However, additional explanation is necessary to establish and initiate adequate clock functions to realize 100GigE. There are seven required CMAC clock domains as described in the following section and shown in Fig. 6.



Fig. 6 CMAC IP clock configuration

#### 3.1 Gigabit Transceiver Reference Clock Domain

This clock domain is the primary clock source for all 100GigE functions. The clock frequency is 161.132812 MHz (additional requirements are outlined in Xilinx's 100G Ethernet Subsystem Product Guide<sup>10</sup>). It arrives via an external port called diff\_clock\_rtl, shown in Fig. 6. This external port must be a differential clock and must connect to gt\_ref\_clk in the CMAC IP. The "run block automation" feature of Vivado IP Integrator will create the correct external port and make the connection. However, this clock must be sourced from an external suitable clock (e.g., the Silicon Labs USER\_MGT\_SI570 on the ZCU111). USER\_MGT\_SI570 must be annotated in a Xilinx Constraints File (.xdc), connecting package pins V31 to <clock name>clk\_p and V32 to <clock name>clk\_n, respectively,<sup>1</sup> as shown in the following annotation:

create\_clock -period 6.206060625 [get\_ports diff\_clock\_rtl\_clk\_p]
set\_property PACKAGE\_PIN V31 [get\_ports diff\_clock\_rtl\_clk\_p]
set\_property PACKAGE\_PIN V32 [get\_ports diff\_clock\_rtl\_clk\_n]

This clock defaults to 156.25 MHz on board power-up and must be set to 161.132812 using the ZCU111 System Controller<sup>4</sup> prior to application start. A software-controlled (e.g., from a Vitis application) initiation of the SI570 was not accomplished in this demonstration but is a target of future research.

#### 3.2 System Clock Source Domain

This clock domain sources the clock wizard for the CMAC initiation clock (init\_clk) and the dynamic reconfiguration port clock (drp\_clock). The clock frequency is 300.0 MHz. It arrives via an external port called default\_sysclk1\_300MHz in Fig. 6. This external port must be a differential clock and must connect to a clock wizard with a differential clock input, such as CLK\_IN1\_D in the Clocking Wizard (Fig. 6). The "run block automation" feature of Vivado IP Integrator will create the correct external port and make the connection. However, this clock must be sourced from an external suitable clock (e.g., the Silicon Labs USER\_SI570 on the ZCU111. USER\_SI570 must be annotated in a Xilinx Constraints File (.xdc), connecting package pins J19 to <clock name>clk\_p, and J18 to <clock name>clk\_n, respectively,<sup>1</sup> as shown in the following annotation:

This clock defaults to 300.0 MHz on board power-up; therefore, no external adjustment is required. (It is not clear from Xilinx's 100G Ethernet Subsystem Product Guide<sup>10</sup> that 300.0 MHz is the required frequency for sourcing this net; however, other frequencies were not attempted.)

#### 3.3 Initiation Clock Domain

This clock domain is sourced by the output of the Clocking Wizard (Fig. 6) as a single-ended clock and connects to the CMAC initiation clock (init\_clk) and the dynamic reconfiguration port clock (drp\_clock). The clock frequency is 100.0 MHz. Note that the CMAC system reset (sys\_reset) must be held high until the initiation clock is stable. This is performed by the locked strobe of the Clocking Wizard and logic as shown in Fig. 6. The "run block automation" feature of Vivado IP Integrator will make the correct connections. However, the run block automation feature does not automatically connect this clock to drp\_clk. While dynamic reconfiguration was not used in this demonstration, failure to connect the drp\_clk will cause the block validation check to fail. Manually connecting drp\_clk to the same 100-MHz clock as init\_clk produced successful results.

#### 3.4 Receiver User Clock Domain

This clock domain is sourced by the output of gt\_rxclk2 at 322.265625 MHz. This frequency is internally generated by the CMAC IP and is based on gt\_ref\_clk. The run block automation feature does not automatically connect this output to rx\_clk; this must be performed manually. This clock will additionally source any AXI streaming components directly connecting to the CMAC IP receive port (axis\_rx in Fig. 3).

#### 3.5 Transmitter User Clock Domain

This clock domain is sourced by the output of gt\_txclk2 at 322.265625 MHz. This frequency is internally generated by the CMAC IP and is based on gt\_ref\_clk. No loop-back connections to CMAC IP are required. This clock will additionally source any AXI streaming components directly connecting to the CMAC IP transmit port (axis\_tx in Fig. 3).

### 3.6 Gigabit Transceiver Reference Clock (Out) Domain

This clock domain is sourced by the output of gt\_ref\_clk\_out at 161.132812 MHz. This frequency is internally generated by the CMAC IP and is based on gt\_ref\_clk. No loop-back connections to CMAC IP are required. This clock domain is not used in the demonstration but is used as a diagnostic, as described subsequently.

## 3.7 AXI Control and Status Clock Domain

This clock domain is sourced by the processor system (Zynq UltraScale+ MPSOC) at the default pl\_clk0, at the default frequency of 100.0 MHz (small variations are possible). No loop-back connections to CMAC IP are required. Vivado "run connection automation" will properly connect this clock and its associated reset.

## 4. Verification of Correct CMAC Initiation

As verifying and troubleshooting initial digital designs can be frustrating, some deterministic method of verification is helpful. Many different clocks source the CMAC IP; the initiation procedure is also paramount. One way to verify proper clock function is to use the Vivado Integrated Logic Analyzer (ILA).<sup>13</sup> This is a powerful utility where the designer installs an ILA IP using Vivado IP Integrator. The ILA IP is basically a virtual oscilloscope placed into the design. The ILA IP must be sourced with proper triggers that (ideally) trigger at only finite instances. For example, a clock signal cannot be used as a trigger because it would create an event on every clock cycle and rapidly fill any available output buffers (and all computer memory). Likely, an AXI command signal such as an axis\_tvalid could be used to command an ILA event and start a capture, which can be viewed in the Vivado ILA application. This method requires finesse and experience on the part of the designer and can take time to establish correctly.

Another possible method is to use AXI Timers.<sup>14</sup> AXI Timers can be conveniently inserted into the block design. Each AXI Timer is connected to a target clock domain and its associated reset. When an associated Vitis application is run, the clocks can be properly initialized in C code, and a constant "for" loop (e.g., from 1 to 1,000,000) can be run. Each AXI Timer instance can then be queried to see how far it counted during the "for" loop, which was run at PS speed (which, though not specified, is likely to be significantly different than any clock in the PL). The relative ratios of the results should ideally match the ratios of the target clocks (e.g., 322:322:161:100). Figure 7 shows the connection of target clocks to AXI Timers.

Upon completion of this verification step, the timers can be removed or retained in future upgrades. We chose to retain the AXI Timer verification step as a useful diagnostic to run at the beginning of all future test events.



Fig. 7 Connection of CMAC to AXI Timers

## 5. Software Initialization of CMAC

As stated, our designs are implemented in a Baremetal Vitis Applications Project running on a single ARM Cortex A53 processor. Applications are implemented in a thin HAL with a CLI accessed through a serial connection to a host computer at 115,200 baud using the MobaXterm open-source terminal application.

The software initialization sequence for the CMAC IP can be inferred from Xilinx's 100G Ethernet Subsystem Product Guide<sup>10</sup> but is not explicitly stated, nor is C code provided. The following basic code sequences (Fig. 8) were used to initialize and start CMAC. Note that xil\_In32 and xil\_out32 are nominally defined in xil\_io.h, which is defined in the default board support package (BSP) generated in the associated Vitis Platform Project; CMAC\_BASEADDR is the starting memory-mapped address of the CMAC IP defined in xparameters.h (from the BSP), and all other constants (e.g., memory addresses, registers, and bit masks) are defined in the Product Guide.<sup>10</sup> Importantly, this code segment must be executed before attempting to run the AXI Timer verification step described previously; otherwise, execution will deadlock because clocks will not have been properly initialized.

Note that flow control is not instantiated in this demonstration. If flow control is used, additional CMAC initialization code must be added and is inferred in the Product Guide.<sup>10</sup>

```
int IsRxAligned() {
           if ((Xil_In32(CMAC_BASEADDR + STAT_RX_STATUS_REG) & STAT_RX_ALIGNED) == 0)
                       return 0;
           else
                       return 1;
void cmac init() {
           Xil Out32 (CMAC BASEADDR + CONFIGURATION RX REG1, 0x00000001);
           Xil Out32 (CMAC BASEADDR + CONFIGURATION TX REG1, 0x00000010);
           while (IsRxAligned()==0) {
                       xil printf("CMAC not ready \n\r");
           Xil Out32 (CMAC BASEADDR + CONFIGURATION TX REG1, 0x00000001);
int main(void) {
     cmac init();
      /* Initialize and test AXI Timers to verify clock domains */
      /* Rest of Code */
     return 0:
```

Fig. 8 Basic code sequences to initialize CMAC in a software construct

## 6. Radio Frequency Digital Converter

The Xilinx CMAC Ultrascale+ IP module is one of the key IPs in this design; the other is the Xilinx RFDC. The RFDC on the Xilinx Gen 1 RFSoC (ZCU111) contains four dual ADCs and two quad DACs. The maximum sample rate of the ADCs is 4.096 Gbps, and the maximum sample rate of the DACs is 6.554 Gbps. A complete discussion of the instantiation and use of the RFDC is beyond the scope of this report; the RFDC is described in the *Zynq UltraScale+ RFSoC RF Data Converter v2.3 LogiCORE IP Product Guide.*<sup>15</sup>

## 7. 100GigE Loop-back and Latency Demonstration

The first loop-back demonstration is shown in Fig. 9 and subsequently described. The concept is to generate a waveform onboard the RFSoC and send it down two paths: one path goes directly to the DAC, where it is immediately transmitted, and the second path must transit the 100GigE circuit, including transmit, external loop-back connectors, and receive sides, and is then transmitted to a second DAC. The ideal result is to observe the same output signal at both DACs; however, the second transmitted signal should lag behind the first, where latency is caused by the 100GigE transmission chain. Major elements of the demonstration, including observations, are described in the following section.



Fig. 9 100GigE loop-back and latency demonstration

## 7.1 Linear Frequency Modulation Generator (LFMGEN)

The Linear Frequency Modulation Generator (LFMGEN) IP is a custom IP, developed at the US Army Combat Capabilities Development Command (DEVCOM) Army Research Laboratory (ARL), designed to provide parameterized LFM pulses at variable frequency excursion, pulse duration, and pulse repetition intervals. In this demo, the LFMGEN is used as a convenient waveform generator. In this instance, the LFMGEN output consists of 16-bit signed I&Q data with two samples per clock cycle, and interleaved in accordance with Xilinx's LogiCORE IP Product Guide<sup>15</sup> as Q1:I1:Q0:I0. We split the output into two paths using the Multicast IP, which is another custom IP developed at DEVCOM ARL (however, default Vivado splitter IPs should also suffice). The LFMGEN operates natively on the RFDC transmission clock domain at 243 MHz. Note that RFDC transmit and receive clock domains are entirely distinct from CMAC clock domains described previously; it is the designer's responsibility to ensure proper clock boundary crossing. One path of the split goes immediately to its corresponding DAC, DAC 04 on RFDC Tile 229. The other path goes to the 100GigE transmission chain.

The choice of the LFMGEN IP as a waveform generation source is arbitrary; any waveform generator or direct digital synthesizer can be used to generate applicable RF for observation.

### 7.2 100GigE Transmission Chain

One split path of the Multicast IP output goes into the 100GigE transmission chain. The AXI streaming bus width at this point is 64 bits and on the RFDC clock domain at 243 MHz. This must be upconverted to 512 bits, which is the specific AXI streaming bus width required for the CMAC IP,<sup>10</sup> and the clock frequency must be upconverted to 322 MHz on the CMAC Transmitter User Clock Domain.

Xilinx first-in, first-out (FIFO) generator is used for clock domain crossing.<sup>16</sup> FIFO IPs are constructed using Block Random Access Memory (Block RAM), are 64 bits wide, and are instantiated with a depth of 16,384 words; this high word count might be excessively consuming FPGA resources. Future designers are encouraged to experiment with optimally sized FIFOs. However, it is important not to overflow the FIFO, as there is significant latency introduced by the 100GigE transmission on the order of hundreds of clock cycles.

The 100GigE transmission path also requires up-conversion from 64 to 512 bits, or a change in aspect ratio. Xilinx FIFO Generator supports asymmetric aspect ratio FIFOs only using native interfaces, not AXI Stream.<sup>16</sup> Therefore, custom buffers are designed and tested for this application. The custom deserializer, or single-in, parallel-out (SIPO) buffers arrival of eight, 64-bit words and outputs a single 512bit word on the same clock cycle as the last arriving word. An interesting observation is that the order of the FIFO and SIPO cannot be reversed; if we try to first up-convert from 64 to 512 bits, then use a 512-bit FIFO for clock domain crossing from 243 to 322 MHz, Xilinx Place and Route (P&R) tools cannot meet timing requirements. Further research on the limits of FIFO sizes is recommended.

The CMAC IP abstracts away from any further implementation details of the 100GigE transmission. From the block designer's point of view, 512 bits go into CMAC <code>axis\_tx</code> (Fig. 3), go through the GTY transceivers and through the SFP28 loop-back connectors, and come back into the block via <code>axis\_rx</code> (Fig. 3). The provenance of data on the receive side is similar to that described previously—namely, a down-conversion from 512 to 64 bits using a serializer, or custom parallel-in, serial-out (PISO) module, then clock crossing from 322 to 243 MHz using a FIFO. Finally, the 64-bit stream is transmitted from DAC 05 on RFDC Tile 229. One observation is that data flow from RFDC to aspect converters, FIFOs, and clock domain crossings is almost certainly discontinuous; it is incumbent on the designer to ensure that discrepancies in local throughputs do not cause overflows or starvations.

The complete Vivado IP Integrator block design is shown in Appendix A, though at a greatly reduced scale.

#### 7.3 Observations

The RFDC Tile 229 is driven using its internal phase locked loop (PLL) at 3.89975 Gsps. The internal PLL is sourced using the ZCU111's Texas Instruments TI LMX2594 PLL, which is initialized using a software script as described in Refs 10 and 17. Internal I&Q data is mixed at an output carrier frequency of 3.2 GHz in the 2nd Nyquist Zone. The LFM pulse frequency excursion itself is 2.0 MHz. DACs

04 and 05 on Tile 229 are directly connected to the High-Frequency Balance-Unbalance (baluns) in the XM500 RFDC balun board and therefore suffer minimal attenuation at target output frequency. The output is observed on the Keysight DSOX6004A Digital Storage Oscilloscope. The LFM generator itself sources an external trigger that fires at the beginning of each pulse and is used to synchronize the oscilloscope output.

The resulting output is shown in Fig. 10. On the top left (in green) is the output of DAC 04, and on the bottom left (blue) is the output of DAC 05, which went through the 100GigE transmission chain. At expanded resolution on the right, we see that the DAC 05 pulse train lags the DAC 04 pulse train by 370 ns, which is equivalent to additional latency caused by the 100GigE transmission chain. Some of the latency is caused by our own conversions, including FIFOs (one or two clock cycles) and the SIPO and PISO (eight clock cycles each). Assuming 18 clock cycles at 322 MHz (3.106-ns period), about 55 ns are added to the actual 100GigE transmission; the CMAC *plus* any physical cabling latency consumes approximately 315 ns (where physical cabling latency, of course, can be large).



Fig. 10 Oscilloscope output of 100GigE loop-back demonstration and latency test

## 8. Single-Channel ADC-to-Ethernet-to-DAC Loop-back Demonstration

The next loop-back demonstration is shown in Fig. 11 and subsequently described.



Fig. 11 Single-channel ADC-to-Ethernet-to-DAC loop-back demonstration

### 8.1 ADC to DAC Channel

The design shown in Fig. 11 is altered to include a receive element across a single ADC (Tile 225 ADC 03). The sampling frequency is 3.89975 Gsps as described previously with the same TI LMX2594 PLL sourcing. Note, however, that the RFDC receiver (Rx) clock domain at 243 MHz is not guaranteed to be phasealigned with the RFDC transmitter (Tx) clock domain, even at the same frequency because they are sourced from different internal PLLs with no automatic cross-PLL lock. Therefore, we treat them as separate clock domains, and the ADC has its own clock domain crossing FIFO.

The I&Q data sequencing for dual ADCs is different from quad-DACs (and quad ADCs) in that I and Q samples arrive on separate 32-bit buses and must be manually interleaved into the Q1:I1:Q0:I0 format (not shown). An AXI-Lite controlled selector IP allows the user to select from software which device will be directed to output, either the signal arriving on the ADC, or the LFM waveform. Aside from these differences, the 100GigE transmission path is essentially as just described.

#### 8.2 Observations

The resulting output to the oscilloscope is shown in Fig. 12. The externally generated reference square wave is shown at the center. The direct transmission path from ADC 03 to DAC 04 is shown at the top, and the transmission from ADC 03 to DAC 05 via the 100GigE transmission chain is shown at the bottom. The results verify the functionality of the ADC-Ethernet-DAC loop-back. However, the ADC 03 to DAC 05 transmission (bottom) is noisy; the noise was possibly due to RF cabling or distortions from the use of the HF baluns on the XM500 and was not observed in future builds.



Fig. 12 Output of single-channel ADC-to-Ethernet-to-DAC loop-back demonstration

## 9. Two-Channel ADC to Ethernet to DAC Loop-back Demonstration



The final loop-back demonstration is shown in Fig. 13 and subsequently described.

Fig. 13 Two-channel ADC-to-Ethernet-to-DAC loop-back demonstration

## 9.1 Dual ADC to DAC Channels

The main upgrade in this demonstration is the introduction of two channels (i.e., two ADC inputs mapped to two DAC outputs). Additionally, the digital bandwidth of each channel is upgraded to four samples at 128 bits using the interleaving scheme Q3:I3:Q2:I2:Q1:I1:Q0:I0. Both channels are concatenated prior to entering the 256-to-512 bit conversion (deserializer) and are split to two 128-bit channels after the 512-to-256 bit conversion (serializer). This has the net effect of reducing 12 clock cycles of latency in the 100GigE transmission chain, since the new aspect ratio is 2:1.

Another change was to realign ADCs and DACs to differential (non-balun) inputs and outputs in the XM500 balun board. This was done to reduce any distortion or attenuation effects of the high- or low-band baluns since baseband testing is desired. Inputs of channels 1 and 2 are aligned to ADC 00 and ADC 01 on Tile 224, respectively, and outputs of channels 1 and 2 are aligned to DAC 00 and 01 on Tile 228, respectively.

Finally, the LFM generator is no longer part of the transmission chain; it is routed to its own independent output on DAC 02 Tile 228. The LFM output can optionally be routed back to inputs ADC 00 and/or 01, which was performed in this demo.

The complete Vivado IP Integrator block design is shown in Appendix A. The Vivado post P&R power report is available in Appendix B.

#### 9.2 Observations

The LFM generator was used to generate LFM pulses with 2.0-MHz frequency excursion. The ADCs and DACs were software-adjusted to a mixing frequency of 0 (i.e., the LFM output is at baseband).

In Fig. 14, the LFM waveform generated from DAC 02 is displayed at the top. The RF LFM output is then split and routed to both channels (Ch 1 and Ch 2). The RF then correctly propagates through both ADC-to-Ethernet-to-DAC channels and is displayed at the center and bottom of Fig. 14. The RF output is generated using an RF-splitter from the LFM waveform from DAC 02 to ADC Ch 1 and Ch 2, per Fig. 15. There is an obvious delay between LFM to DAC output and the two channels; the latency in this demo is indeterminate, as RF cabling was not calibrated to determine an accurate latency. This will be an area for future research.



Fig. 14 Output of two-channel ADC-to-Ethernet-to-DAC loop-back demonstration



Fig. 15 RF split routing for ZCU111 Ethernet loop-back testing

#### **10.** Conclusions and Future Work

In this research we investigated the procedures for building, initializing, verifying, and observing the performance of 100GigE high-speed communication links using the Xilinx Generation 1 RFSoC. We reviewed the physical and datalink layer requirements for the CAUI-4 and Xilinx CMAC UltraScale+ IP Ethernet implementations, respectively. After a comprehensive review of CMAC clocking domains, we described three demonstrations of 100GigE loop-back capability, including a board-synthesized waveform-to-Ethernet-to-DAC demonstration, and single- and dual-channel ADC-to-Ethernet-to-DAC demonstrations. We observed correct functionality of 100GigE in all three configurations and that the 100GigE layer itself introduces about 315–370 ns of data latency. Remaining topics to be investigated in future work include verifying ADC-to-Ethernet-to-DAC latency using precisely calibrated external RF cabling, characterizing errors (including BER) and related behaviors, initializing software of the Si570 clocks, and investigating the ability to close timing on wide FIFOs operating at 100GigE clock frequency.

#### 11. References

- 1. Xilinx. ZCU111 evaluation board user guide UG1271 (v1.2); 2018 Oct 2.
- Xilinx. UltraScale architecture GTH transceivers user guide UG576 (v1.7.1); 2021 Aug 18.
- 3. SFF Committee. INF-8074i specification for SFP (small form factor pluggable) transceiver rev. 1.0; 2001 May 12.
- 4. Xilinx. ZCU111 software install and board setup; 2019 May.
- 5. Xilinx. Aurora 64B/66B protocol specification SP011 (v1.3); 2014 Oct 1.
- 6. Interlaken protocol definition, a joint specification of Cortina systems and Cisco systems, revision 1.2; 2008 Oct 7.
- IEEE 802.3-2012. IEEE standard for Ethernet. IEEE Standards Association;
   2012 Aug 30 [accessed 2021 Dec 14]. https://standards.ieee.org/standard/802 3-2012.html
- IEEE 802.3-2015. IEEE Standard for Ethernet. IEEE Standards Association; 2015 Sep 3 [accessed 2021 Dec 14]. <u>https://standards.ieee.org/standard/802\_3-2015.html</u>
- 9. Draft amendment to IEEE Std 802.3-2012 IEEE draft P802.3bm/D3.1, IEEE P802.3bm 40 Gb/s and 100 Gb/s Fiber Optic Task Force; 2014 Jul 22 [accessed 2021 Dec 14]. https://www.ieee802.org/3/bm/public/cuadhoc/meetings/aug1\_14/8023-anx83ECMP.pdf
- 10. Xilinx. UltraScale+<sup>™</sup> devices integrated 100G Ethernet subsystem v3.1 product guide, Vivado design suite, PG203; 2020 Jun 24.
- 11. Xilinx. AXI reference guide UG761 (v13.1); 2011 Mar 7.
- 12. multiLane, Inc. SFP28 passive loopback module ML4026-28; n.d. [accessed 2021 Dec 14]. <u>https://multilaneinc.com/wp-content/uploads/2020/03/ML4026-28-MDS-1.pdf</u>
- 13. Xilinx. Integrated logic analyzer v6.2 LogiCORE IP product guide Vivado design suite PG172; 2016 Oct 5.
- 14. Xilinx. AXI timer v2.0 LogiCORE IP product guide Vivado design suite PG079; 2016 Oct 5.
- 15. Xilinx. Zynq UltraScale+ RFSoC RF data converter v2.3 LogiCORE IP product guide, Vivado design suite, PG269 (v2.3); 2020 Jun 3.

- 16. Xilinx. FIFO generator v13.1 LogiCORE IP product guide, Vivado design suite, PG057; 2017 Apr 5.
- 17. Texas Instruments. LMX2594 15 GHz wideband PLLatinum<sup>™</sup> RF synthesizer with phase synchronization and JESD204B support, SNAS696; 2017 Mar.

Appendix A. Block Designs

Block designs for the 100GigE loop-back demonstration and two-channel ADC-to-Ethernet-to-DAC loop-back demonstration are shown in Figs. A-1 and A-2, respectively. While it is not possible to glean much detail at this level of resolution, the relative component separation, complexity, and flow of these designs can be observed.



Fig. A-1 100GigE loop-back demonstration block design



Fig. A-2 Two-channel ADC-to-Ethernet-to-DAC loop-back demonstration

Appendix B. Vivado Power Report (abridged)

This appendix contains the abridged Vivado Power Report for the two-channel ADCto-Ethernet-to-DAC demonstration.

Copyright 1986-2020 Xilinx,	Inc. All Rig	ghts Reserve	ed.		
Tool Version : Vivado   Date : Fri Oct   Host : DESKTOO   Command : report design_1_wrapper_power_summa   Design : design   Device : xczu280   Design State : routed   Grade : extende   Process : typical   Characterization : Product	v.2020.1 (w: 29 16:26:49 -G8UlIK1 ru power -file rry_routed.ph 1_wrapper r-ffvg1517-2 ed	in64) Build 2021 nning 64-bit design_1_wi o -rpx desig 2-e	2902540 Wed major relea rapper_power yn_1_wrapper	May 27 19:54:49 MI ase (build 9200) _routed.rpt -pb _power_routed.rpx	ЭТ 2020
Power Report					
Table of Contents					
<ol> <li>Summary</li> <li>1.1 On-Chip Components</li> <li>1.2 Power Supply Summary</li> <li>1.3 Confidence Level</li> <li>2. Settings</li> <li>2.1 Environment</li> <li>2.2 Clock Constraints</li> <li>3. Detailed Reports</li> <li>3.1 By Hierarchy</li> </ol>					
1. Summary					
<pre></pre>	10.042 Unspecified NA 8.695 1.347 0.8 91.5 33.5 Medium  NA	+   			
* Specify Design Power Budge	et using, set	_operating	_conditions ·	-design_power_budge	et <value< td=""></value<>
1.1 On-Chip Components					
+	Power (W)	Used	 Available	+   Utilization (%)	+
<pre>  Clocks   CLB Logic   LUT as Logic   LUT as Distributed RAM   Register   CARRY8   LUT as Shift Register</pre>	0.371 0.360 0.299 0.045 0.010 0.004 <0.001	42 100290 38338 992 41017 1266 101	   425280   213600   850560   53160   213600	 9.01 0.46 4.82 2.38 0.05	-         
Others	0.000	2192			

e in Watts>

+	+	+	+	++
On-Chip	Power (W)	Used	Available	Utilization (%)
L Clocks	 0 371	42		
CLB Logic	0.360	1 100290		
LUT as Logic	0.299	38338	425280	9.01
LUT as Distributed RAM	0.045	992	213600	0.46
Register	0.010	41017	850560	4.82
CARRY8	0.004	1266	53160	2.38
LUT as Shift Register	<0.001	101	213600	0.05
Others	0.000	2192		
F7/F8 Muxes	0.000	10815	425280	2.54
Signals	0.346	70850		
Block RAM	0.029	15	1080	1.39
RFAMS	2.837	6		
RFADC	1.485	4	4	100.00
RFDAC	1.352	2	4	50.00
MMCM	0.098	0		
I/O	0.009	3	347	0.86
GTY	2.094	4	16	25.00
PS8	2.299	1		
Hard IPs	0.251	1		
CMAC	0.251	1		
Static Power	1.347	1		I I
PS Static	0.103	1		I I
PL Static	1.244	1		I I
Total	10.042	1		I I
+	+	+	+	++

#### 1.2 Power Supply Summary

+	+	+	+		+	+	+	+
Source	Voltage (V)	Total (A)	Dynamic (A)	Static (A)	Powerup (A)	Budget (A)	Margin (A)	+
Vccint	0.850	2.319	1.945	0.374	NA	Unspecified	NA	i
Vccint io	0.850	0.074	0.001	0.073	NA NA	Unspecified	NA	i
Vccbram	0.850	0.008	0.002	0.005	NA	Unspecified	NA	Ì
Vccaux	1.800	0.330	0.054	0.276	NA	Unspecified	NA	Ì
Vccaux io	1.800	0.062	0.004	0.058	NA	Unspecified	NA	Ì.
Vcco33	3.300	0.000	0.000	0.000	NA	Unspecified	NA	L
Vcco25	2.500	0.000	0.000	0.000	NA	Unspecified	NA	Ì.
Vcco18	1.800	0.000	0.000	0.000	NA	Unspecified	NA	I
Vcco15	1.500	0.000	0.000	0.000	NA	Unspecified	NA	L
Vcco135	1.350	0.000	0.000	0.000	NA	Unspecified	NA	Ì.
Vcco12	1.200	0.000	0.000	0.000	NA	Unspecified	NA	I
Vccol0	1.000	0.000	0.000	0.000	NA	Unspecified	NA	L
Vccadc	1.800	0.008	0.000	0.008	NA	Unspecified	NA	Ì.
VCC PSINTFP	0.850	0.633	0.595	0.039	NA	Unspecified	NA	L
VCC PSINTLP	0.850	0.250	0.242	0.008	NA	Unspecified	NA	Ì
VPS MGTRAVCC	0.850	0.139	0.138	0.001	NA	Unspecified	NA	Ì.
VCC PSINTFP DDR	0.850	0.731	0.726	0.005	NA	Unspecified	NA	L
VCC PSPLL	1.200	0.071	0.069	0.002	NA	Unspecified	NA	I
VPS MGTRAVTT	1.800	0.034	0.033	0.001	NA	Unspecified	NA	I
VCCO PSDDR 504	1.200	0.626	0.592	0.034	NA	Unspecified	NA	L
VCC PSAUX	1.800	0.002	0.000	0.002	NA	Unspecified	NA	Ì.
VCC PSBATT	1.200	0.000	0.000	0.000	NA	Unspecified	NA	I
VCC PSDDR PLL	1.800	0.001	0.000	0.001	NA	Unspecified	NA	I
VCCO PSIOO 500	1.800	0.001	0.000	0.001	NA	Unspecified	NA	I
VCCO PSIO1 501	1.800	0.001	0.000	0.001	NA	Unspecified	NA	I
VCCO PSIO2 502	1.800	0.001	0.000	0.001	NA	Unspecified	NA	I
VCCO PSIO3 503	3.300	0.001	0.000	0.001	NA	Unspecified	NA	I
VCC PSADC	1.800	0.002	0.000	0.002	NA	Unspecified	NA	I
VCCINT AMS	0.850	1.591	1.580	0.011	NA	Unspecified	NA	I
DACAVCC	0.925	0.302	0.294	0.009	NA	Unspecified	NA	I
DACAVCCAUX	1.800	0.067	0.067	0.000	NA	Unspecified	NA	I
DACAVTT	2.500	0.080	0.075	0.005	NA	Unspecified	NA	I
ADCAVCC	0.925	0.390	0.376	0.014	NA	Unspecified	NA	I
ADCAVCCAUX	1.800	0.363	0.315	0.048	NA	Unspecified	NA	I
VCCSDFEC	0.850	0.036	0.000	0.036	NA	Unspecified	NA	Ì.
MGTYAVcc	0.900	0.493	0.438	0.055	NA	Unspecified	NA	I
MGTYAVtt	1.200	1.115	1.091	0.024	NA	Unspecified	NA	I
MGTYVccaux	1.800	0.054	0.051	0.003	NA	Unspecified	NA	I
+	+		+		+	+	+	+

1.3 Confidence Level

\_\_\_\_\_ | User Input Data | Confidence | Details | Action -----+-\_\_\_\_\_ 

 | Design implementation state | High
 | Design is routed
 |

 | Clock nodes activity
 | High
 | User specified more than 95% of clocks
 |

 | I/O nodes activity
 | High
 | User specified more than 95% of inputs
 |

 | I/O nodes activity
 | High
 | User specified more than 95% of inputs
 |

 | Internal nodes activity
 | Medium
 | User specified less than 25% of internal nodes | Provide

 missing internal nodes activity with simulation results or by editing the "By Resource Type" views
 |

 | Device medule are production
 | User

 1 | Device models | High | Device models are Production | Overall confidence level | Medium 1 \_\_\_\_

-----

2. Settings

2.1 Environment

\_\_\_\_\_

ь.			-t		
Ĺ	Ambient Temp (C)		i.	25.0	
L	ThetaJA (C/W)		L	0.8	1
L	Airflow (LFM)		L	250	1
l	Heat Sink		L	medium	(Medium Profile)
l	ThetaSA (C/W)		L	1.2	1
l	Board Selection		L	medium	(10"x10")
l	# of Board Layers		L	12to15	(12 to 15 Layers)
l	Board Temperature	(C)	L	25.0	1
÷.,			+ -		+

3. Detailed Reports

3.1 By Hierarchy

-----

<pre>design_1_wrapper design_1_i axi_timer_0</pre>	8.69   8.69   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00
design_1_i axi_timer_0 U0 axi_timer_1 U0 axi_timer_2 U0 axi_timer_3 U0 axis_256_512_sipo_v2_0 U0 axis_512_256_pice_v2_0	1         8.69           1         0.00           1         0.00           1         0.00           1         0.00           1         0.00           1         0.00           1         0.00           1         0.00           1         0.00           1         0.00           1         0.00           1         0.00           1         0.00           1         0.00
axi_timer_0 U0 axi_timer_1 U0 axi_timer_2 U0 axi_timer_3 U0 axis_256_512_sipo_v2_0 U0 axis_512_256_pico_v2_0	0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00
u0 axi_timer_1 u0 axi_timer_2 u0 axi_timer_3 u0 axis_256_512_sipo_v2_0 u0 axis_256_pice_v2_0	0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00
axi_timer_1 U0 axi_timer_2 U0 axi_timer_3 U0 axis_256_512_sipo_v2_0 U0 axis_512_256_pigo_v2_0	0.00   0.00   0.00   0.00   0.00   0.00   0.00
axi_timer_1 U0 axi_timer_2 U0 axi_timer_3 U0 axis_256_512_sipo_v2_0 U0 axis_512_256_pigo_v2_0	0.00   0.00   0.00   0.00   0.00   0.00
axi_timer_2 U0 axi_timer_3 U0 axis_256_512_sipo_v2_0 U0 axis_256_pico_v2_0	0.00   0.00   0.00   0.00   0.00   0.00
axi_timer_2 U0 axi_timer_3 U0 axis_256_512_sipo_v2_0 U0 axis_512_256_pice_v2_0	I         0.00
U0 axi_timer_3 U0 axis_256_512_sipo_v2_0 U0 avis_512_256_pics_v2_0	0.00   0.00   0.00   0.00
axi_timer_3 U0 axis_256_512_sipo_v2_0 U0 avia_512_256_pigo_v2_0	0.00   0.00   0.00   0.00
U0 axis_256_512_sipo_v2_0 U0 avia_512_256_pica_v2_0	0.00   0.00   0.00
axis_256_512_sipo_v2_0 U0	0.00
U0 avia 512 256 pico v2 0	0.00
avia 512 256 pico v2 0	
axis Jiz 230 piso vz u	0.01
U0	0.01
cmac usplus 0	2.75
inst.	2.75
cmac usplus 0 init clkwi	7 0 10
inst	0.10
fife conceptor 2	1 0.10
IIIO_generator_2	1 0.04
00	0.04
filo_generator_3	0.00
00	0.00
fifo_generator_4	0.02
UU	0.02
lfmgen_0	0.46
U0	0.46
proc sys reset 4	0.00
	0.00
proc svs reset 5	0.00
U0	0.00
ps8 0 axi periph	0 07
m01 couplers	1 0.00
m02_couplers	1 0.00
m02_couplers	1 0.00
m03_couplers	1 0.00
m04_couplers	1 0.00
mU5_couplers	0.00
m06_couplers	0.00
s00_couplers	0.02
s01_couplers	0.02
xbar	0.00
usp_rf_data_converter 0	2.87
inst	2.87
zyng ultra ps e O	2.30
inst	2.30

# List of Symbols, Abbreviations, and Acronyms

100GigE	100 Gigabit Ethernet
ADC	analog-to-digital converter
ARL	Army Research Laboratory
AXI	Advanced Extensible Interface
AXIS	Advanced Extensible Interface – Streaming
balun	balanced-unbalanced
BER	bit error rate
BSP	board support package
CAUI-4	chip-to-module 100 Gb/s four-lane attachment unit interface
CLI	command line interface
DAC	digital-to-analog converter
DDR4	Double Data Rate 4
DEVCOM	US Army Combat Capabilities Development Command
DRP	dynamic reconfiguration port
FIFO	first-in, first-out
FPGA	field-programmable gate array
Gbps	gigabits per second
GHz	gigahertz
Gsps	giga samples per second
HAL	hardware abstraction layer
HF	high frequency
IBW	instantaneous bandwidth
Ι	in-phase
IEEE	Institute of Electronics and Electrical Engineers
ILA	Integrated Logic Analyzer
IP	intellectual property
LBUS	local bus
LFM	Linear Frequency Modulation

LFMGEN	Linear Frequency Modulation Generator
MHz	megahertz
MPSOC	multi-processor system-on-chip
ns	nanoseconds
OSI	Open Systems Interconnect
P&R	Place and Route
PISO	parallel-in, serial-out
PL	programmable logic
PLL	phase locked loop
PS	processor system
Q	quadrature
RAM	random access memory
RF	radio frequency
RFDC	Radio Frequency Digital Converter
RFSoC	radio frequency system-on-chip
<b>RS-FEC</b>	Reed–Solomon Forward Error Correction
Rx	receive
SDR	software-defined radio
SFP	small form factor pluggable
SIPO	serial-in, parallel-out
SWaP	size, weight, and power
TI	Texas Instruments
Tx	transmit

1	DEFENSE TECHNICAL
(PDF)	INFORMATION CTR
	DTIC OCA

- (PDF) FCDD RLD DCI TECH LIB
- 2 DEVCOM ARL (PDF) FCDD RLS EW W DIEHL E VIVEIROS