

Army Educational Outreach Program High School Apprenticeship Report: Review of Commercial FPGAs and Benchmarking Using OpenFPGA

by Oluseyi Ayorinde and Derek Favorite

Approved for public release: distribution unlimited.

NOTICES

Disclaimers

The findings in this report are not to be construed as an official Department of the Army position unless so designated by other authorized documents.

Citation of manufacturer's or trade names does not constitute an official endorsement or approval of the use thereof.

Destroy this report when it is no longer needed. Do not return it to the originator.





Army Educational Outreach Program High School Apprenticeship Report: Review of Commercial FPGAs and Benchmarking Using OpenFPGA

Oluseyi Ayorinde Sensors and Electron Devices Directorate, DEVCOM Army Research Laboratory

Derek Favorite Summer Student, Army Educational Outreach Program Apprenticeship

Approved for public release: distribution unlimited.

REPORT DOCUMENTATION PAGE					Form Approved OMB No. 0704-0188		
data needed, and completing burden, to Department of D Respondents should be awa valid OMB control number.	g and reviewing the collect efense, Washington Head re that notwithstanding an	tion information. Send commen quarters Services, Directorate fo	ts regarding this burden estim r Information Operations and son shall be subject to any pe	nate or any other aspe d Reports (0704-0188)	instructions, searching existing data sources, gathering and maintaining the et of this collection of information, including suggestions for reducing the 1215 Jefferson Davis Highway, Suite 1204, Arlington, VA 22202-4302. mply with a collection of information if it does not display a currently		
1. REPORT DATE (DD	D-MM-YYYY)	2. REPORT TYPE			3. DATES COVERED (From - To)		
December 2021		Technical Report			21 June–20 August 2021		
4. TITLE AND SUBTIT	TLE .				5a. CONTRACT NUMBER		
		gram High School and Benchmarking	Apprenticeship Report: Jsing OpenFPGA		5b. GRANT NUMBER		
					5c. PROGRAM ELEMENT NUMBER		
6. AUTHOR(S) Oluseyi Ayorind	e and Derek Fav	vorite			5d. PROJECT NUMBER		
					5e. TASK NUMBER		
					5f. WORK UNIT NUMBER		
		e(S) AND ADDRESS(ES)			8. PERFORMING ORGANIZATION REPORT NUMBER		
DEVCOM Army Research Laboratory ATTN: FCDD-RLS-SE Los Angeles, CA 90045					ARL-TR-9362		
9. SPONSORING/MONITORING AGENCY NAME(S) AND ADDRESS(ES) 10. SPONSOR/MONITOR'S ACRONYM(S)					10. SPONSOR/MONITOR'S ACRONYM(S)		
					11. SPONSOR/MONITOR'S REPORT NUMBER(S)		
12. DISTRIBUTION/A		MENT					
Approved for pu	blic release: dist	tribution unlimited					
13. SUPPLEMENTAR ORCID ID: Olus		0000-0002-7028-40	24				
14. ABSTRACT							
programmable g FPGAs to be sol them in a spread Library and IEE gathering inform on working in O custom FPGA cl OpenFPGA to so multiple OpenFF for synthesizing	ate array (FPGA d publicly. We c sheet for compa E Xplore to acce ation on FPGAs penFPGA. Oper nips. We worked ee the effects of PGA tasks and g	A) research. We have collected data and s rison. We have also ess conferences and s to get a better sen nFPGA is a Linux- l with the OpenFPC different design ch ot area estimates of	we examined a mu statistics on some to taken a look at l l articles. We spen se of the current s based tool that is GA developers to oices. We installed	ltitude of priv of the compa- lots of researce nt a considera state of FPGA useful for ma improve their ed OpenFPGA	two main focuses. The first was field vate companies that are developing their own nies' most powerful devices and placed th conducted on FPGAs using ACM Digital able amount of time scouring through articles as. The second half of the summer focused pping circuits to FPGAs and generating r documentation and experimented in A on a virtual Linux machine, and ran t circuits. We also developed a methodology		
15. SUBJECT TERMS	(
integrated circuit	ts, field program	imable gate array, l		prenticeship, 0 18. NUMBER	OpenFPGA, Design Space Exploration 19a. NAME OF RESPONSIBLE PERSON		
16. SECURITY CLASSIFICATION OF:			17. LIMITATION OF	18. NUMBER OF			
a. REPORT b	o. ABSTRACT	c. THIS PAGE	ABSTRACT	PAGES	Oluseyi Ayorinde 19b. TELEPHONE NUMBER (Include area code)		
Unclassified	Unclassified	Unclassified	UU	23	(310) 448-5394		

Standard Form 298 (Rev. 8/98) Prescribed by ANSI Std. Z39.18

Contents

List	List of Figures		iv
List	of Ta	ables	iv
1.	Intr	roduction	1
	1.1	What is an FPGA?	1
	1.2	Research	1
2.	Оре	enFPGA	5
	2.1	Setup and Compilation	6
	2.2	Work with OpenFPGA Developers	6
	2.3	Experiments in OpenFPGA	7
3.	Con	nclusions	9
4.	Ref	erences	10
Арр	pendi	x. Raw Data for Commercial FPGAs	11
List	of Sy	ymbols, Abbreviations, and Acronyms	16
Dist	tribut	tion List	17

List of Figures

Fig. 1	Number of LUTs in commercial FPGAs	. 2
Fig. 2	Technology nodes of FPGAs	. 3
Fig. 3	Histogram of the amount of I/Os	. 3
Fig. 4	Histogram of the number of PLLs	. 4
Fig. 5	Amount of BRAM in FPGAs	. 4
Fig. 6	Number of multipliers in the FPGAs	. 5

List of Tables

Table 1	LUT sizes in commercial FPGAs	2
Table 2	DSP description	5

_

1. Introduction

The first half of the Army Educational Outreach Program summer apprenticeship began with research on field programmable gate arrays (FPGAs) to form an indepth comparison of some of the industry's top devices.

1.1 What is an FPGA?

FPGAs are "semiconductor devices that are based around a matrix of configurable logic blocks (CLBs) connected via programmable interconnects. FPGAs can be reprogrammed to desired application or functionality requirements after manufacturing."¹

FPGAs are uniquely designed to be versatile because of their ability to be reprogrammed after they have been implemented in a device, whereas a non-FPGA chip is set in its function when it is initially programmed.

FPGAs are used for aerospace and defense, application-specific integrated circuit (ASIC) prototyping, automotive, broadcast and professional audio-visual, various consumer electronics, data centers, high-performance computing and data storage, industrial and medical purposes, security, video and image processing, and wired and wireless communications.

1.2 Research

We have examined a multitude of private companies developing their own FPGAs to be sold publicly. These companies include Xilinx, Intel, Lattice, Flex Logix, Microsemi, Efinix, Menta, and Quick Logic. Each company is trying to push the envelope to develop a more efficient and powerful chip.

We collected data and statistics on some of the companies' most powerful devices and placed them in a spreadsheet for comparison. We used information from each company's product briefs, overviews, guides, manuals, and other forms of documentation in order to form our charts. The sum-total of the information gathered from the literature review can be found in the Appendix.

Table 1 highlights the number of inputs in the look-up tables (LUTs) in a histogram. LUTs are a customizable truth table programmed with preloaded values that are specific to the FPGA's purpose. As shown in the table, most of the FPGAs use 4-input LUTs, but a substantial number also use 6-input LUTs.

 Table 1
 LUT sizes in commercial FPGAs

No. of LUT inputs	Count
4	21
6	6

Figure 1 is a histogram of the number of LUTs themselves within the FPGAs we researched. The total number of LUTs gives a sense of the size of the FPGA. The majority of FPGAs have fewer than 1 million LUTs. However, some FPGAs, like the Intel Stratix, far exceed 1 million LUTs.



Fig. 1 Number of LUTs in commercial FPGAs

Figure 2 is a histogram that charts the sizes of technology nodes in the FPGAs we researched. Technology nodes refer to the size of the features that make up the chip and are measured in nanometers. The FPGAs researched span technologies from as old as 130 nm, all the way to as advanced as 7 nm. The most common technology nodes are 28 and 40 nm.



Fig. 2 Technology nodes of FPGAs

Figure 3 is a histogram of the number of inputs and outputs (I/Os) in the FPGAs we researched. I/Os connect the FPGA chip to other circuits and technologies. While most FPGA companies offer a range from 500 to about 1000 I/Os, the largest and most powerful chips offer more than 6000 I/Os.



Fig. 3 Histogram of the amount of I/Os

Figure 4 displays a histogram of the number of phased-locked loops (PLLs) in the FPGAs we researched. The function of the PLL is to keep the clock uniform throughout the chip. The clock signal synchronizes the functionality of the FPGA. It also controls the timing of the functionality.

The majority of FPGAs have fewer than 15 PLLs. The Intel Stratix and Arria, however, can have up to 48 PLLs.



Fig. 4 Histogram of the number of PLLs

In Fig. 5 we measured the amount of memory in the FPGA in a histogram. Block RAM (or BRAM) stands for Block Random Access Memory. BRAMs are used for storing large amounts of data inside the FPGA. This plot shows memory in Mb (1 Mb = 1,000,000 bits). Most FPGAs have fewer than 30 Mb of BRAM.



Fig. 5 Amount of BRAM in FPGAs

Figure 6 is a histogram of the number of multipliers in the FPGAs we researched. Multipliers are used to multiply efficiently because multiplication using LUTs is too expensive. Multipliers are often used for digital signal processing. Most FPGAs use fewer than 2000 multipliers. However, some implement more than 16000.



Fig. 6 Number of multipliers in the FPGAs

Table 2 describes the digital signal processors (DSPs) in the FPGAs of each of the companies we researched.

Company name	DSP description
Xilinx	25×18 Multiplier, 48 Bit Accumulator
Intel	18 × 19 Multipliers
Lattice	18 × 18 Multipliers
Flex Logix	40 DSP MACs 22-Bit
Flex Logix TSMC 40 ULP & 40LP	10 DSP MACs 22-Bit
Micro Semi	18 ×18 Multipliers
Efinix T4	18 × 18 Multipliers

Table 2DSP description

2. OpenFPGA

The second half of the summer apprenticeship included working in OpenFPGA². OpenFPGA is a Linux-based tool useful for mapping circuits to FPGAs and generating custom FPGA chips. We used OpenFPGA to help the developers improve their documentation and to see the effects of different design choices on FPGAs.

2.1 Setup and Compilation

We set up Ubuntu using the following steps:

- 1) Download the VirtualBox application.³
- 2) Download Ubuntu and follow the steps to set up.⁴
- 3) When given the option to install or have a trial of Ubuntu, select to fully download Ubuntu. It will not delete your current operating system.

In order to compile OpenFPGA:

- 1) Follow the steps in the OpenFPGA documentation.⁵
- 2) After cloning but before installing OpenFPGA, follow the path .github/workflows/install_dependencies_build.sh to install all of the packages that are needed to run OpenFPGA.

2.2 Work with OpenFPGA Developers

We worked alongside some of the OpenFPGA developers at the University of Utah to improve the OpenFPGA documentation.

Here are some things we brought to their attention:

- A lack of descriptions for output files. After a task was run, OpenFPGA would generate nondescript output files, which we had to decipher or inquire with the OpenFPGA developers to figure out.
- A lack of description for architecture filenames. There were many different architecture files, and it was unclear what the differences were between them. Later in this report we explain the architecture terms we figured out.
- A missing step in the compilation process, which we obtained directly from the developers as explained in Section 2.1.

Architecture File Descriptions:

- tileable_: "tileable" option is Set in VPR.
- _frac_: "frac" indicates a fracturable LUT.
- _wide_: Memory is two tiles wide.
- _thru_: "through_channel" option is set in VPR.
- _register_: BLE registers are used for additional functionality.

- _embedded_io_: I/O descriptions in the architecture file are generic.
 - Eight I/Os per block on all four sides
 - Circuit model name for I/O is "GPIO"
 - Tile name (VPR architecture) is "gpinpad/gpoutpad"
- _caravel_io_: I/O descriptions in the architecture file refer to the Caravel FPGA chip
 - Caravel I/O has one I/O per block on the top, left, and right sides of the FPGA, and six I/Os per block on the bottom.
 - Circuit model name for I/O is "EMBEDDED_IO"

2.3 Experiments in OpenFPGA

In our experiments in OpenFPGA we needed to be able to run the OpenFPGA flow, obtain an area estimate for an FPGA, and fix any unmapped circuits.

In order to run the OpenFPGA flow we used the following steps:

- 1) Opened the OpenFPGA directory in the terminal.
- 2) Sourced OpenFPGA according to the documentation.
- 3) Navigated to the "tasks" directory.
- 4) Selected the task we wished to run.
- 5) In the terminal, we typed "run-task" followed by the name of the folder for the task.

Once the task was run we could then use Yosys⁶ to find an area estimate and other useful information. In order to gather this information, we followed these steps:

- 1) Return to the task directory in the file browser or terminal.
- 2) Navigate to the directory called "MIN_ROUTE_CHAN_WIDTH".
- 3) Run Yosys.
- 4) Once Yosys is up and running, enter the following commands in order:
 - a) read -vlog2k SRC/fabric_netlists.v
 - b) read_liberty-lib-overwrite ~/Desktop/OpenFPGA/skywaterpdk/libraries/sky130_fd_sc_hd/latest/timing/sky130_fd_sc_hd_ _tt_025_1v80.lib

- c) -check -top fpga_top
- d) stat -liberty ~/Desktop/OpenFPGA/skywater-pdk/ libraries/sky130_fd_sc_hd/latest/timing/sky130_fd_sc_hd_tt_ 025_1v80.lib

After gathering the information from Yosys, if we detected any unmapped circuits we would follow these steps:

- 1) Find the specific circuit in the Yosys output and get the name of the circuit.
- 2) Find that module in the Verilog code:
 - a) Start at SRC/fabric_netlists.v.
 - b) Probably one of the user-defined netlists
 - i. Path: openfpga_flow/openfpga_cell_libraries
- 3) Find the code that is not getting mapped.
- 4) Find the replacement code.
- 5) Replace it with already-mapped code.

These steps were the fast way to fix an unmapped circuit. However, this limits the user-defined circuits to the skywater130 technology. To address this we instead used Yosys to create a synthesized version of the user-defined circuit, and used that to estimate the area. The following are the commands used to synthesize the user defined circuits:

- 1) read_verling frac_mult_16x16.v
- read_liberty –lib ~/Desktop/OpenFPGA/skywater-pdk/libraries/ sky130 fd sc hd/latest/timing/sky130 fd sc hd tt 025 1v80.lib
- 3) synth
- dfflibmap -liberty ~/Desktop/OpenFPGA/skywater-pdk/libraries/ sky130_fd_sc_hd/latest/timing/sky130_fd_sc_hd_tt_025_1v80.lib
- 5) abc -liberty ~/Desktop/OpenFPGA/skywater-pdk/libraries/ sky130_fd_sc_hd/latest/timing/sky130_fd_sc_hd_tt_025_1v80.lib
- 6) opt_clean
- stat -liberty ~/Desktop/OpenFPGA/skywater-pdk/libraries/ sky130_fd_sc_hd/latest/timing/sky130_fd_sc_hd_tt_025_1v80.lib
- 8) write_verling frac_mult_16x16_sky130.v

3. Conclusions

In this report, we have explored leading commercial FPGA architectures to get a sense of the current state-of-the-art in FPGA design and begun using OpenFPGA to conduct experimentation and design space exploration in custom FPGA architectures. These research activities put the US Army Combat Capabilities Development Command Army Research Laboratory in position to contribute to future FPGA design for Army-specific applications.

4. References

- 1. Xilinx.com. Field-programmable gate array (FPGA). [Accessed 2021 Oct 12]. https://www.xilinx.com/products/silicon-devices/fpga/what-is-an-fpga.html.
- 2. Tang X, Giacomin E, Chauviere B, Alacchi A, Gaillardon P. OpenFPGA: An open-source framework for agile prototyping customizable FPGAs. IEEE Micro. 2020;40(4): 41–48.
- 3. VirtualBox. Download VirtualBox. [Accessed 2021 Oct 12]. https://www.virtualbox.org/wiki/Downloads.
- 4. Ubuntu. Download Ubuntu Desktop. [Accessed 2021 Oct 12]. https://ubuntu.com/download/desktop
- 5. OpenFPGA. Welcome to OpenFPGA's documentation! [Accessed 2021 Oct 12]. https://openfpga.readthedocs.io/en/master.
- 6. Yosys Open Synthesis Suite. [Accessed 2021 Oct 12]. http://www.clifford.at/yosys.

Appendix. Raw Data for Commercial FPGAs

Company/chip name	Number of inputs	Number of LUTs	Lithography	I/Os
Xilinx Spartan-7	4	102	28 nm	400
Xilinx Artix-7	4	215	28 nm	500
Xilinx Kintex-7	4	478	28 nm	500
Xilinx Virtex-7	4	1955	28 nm	1200
Intel Agilex	4	2692760	10 nm	624
Intel Stratix	4	10200000	14 nm	2304
Intel Arria	4	1150000	20 nm	624
Intel Cyclone	4	220000	20 nm	284
Intel Max	4	50000	55 nm	500
Lattice Certus-NX	4	39000	28 nm	192
Lattice ECP5/ECP5-G5	4	85000	40 nm	
Lattice ECP3	4	150000	65 nm	
Lattice ECP2/M	4	95000	90 nm	520
Lattice XP2	4	95000		540
Flex Logix TSMC 12FFC+/FFC/16FFC+/FFC/FF+	6	2520	12	632(Input) 632(Output)
				632(Input)
Flex Logix GF 12LP/12LP+ Flex Logix 3 Gen2 TSMC	6	2520	12	632(Output) 632(Input)
28HPC/HPC+/22ULP	6	2520	22	632(Output)
Flex Logix 4 GF 22FDX®	6	2520	22	632(Input) 632(Output)
				368(Input)
Flex Logix TSMC 40ULP & 40LP	6	560	40	368(Output)
Micro Semi PolarFire FPGAs	4	50000	28 nm	584
Micro Semi IGLOO2	4	146124	65 nm	574
Micro Semi ProASIC3	4	1000000	130 nm	300
Micro Semi Fusion	4	1500000		252
Micro Semi				
Achronix Speedste7t	6	2600000	7 nm	
ADICSYS		100000	14 nm	
Efinix Ti35		36176	16 nm	146
Efinix Ti1000		969408	16 nm	268
Efinix T4		3888	40 nm	55
Efinix T120		112128	40 nm	270
Menta Small		1605		884
Menta Medium		4815		1388
Menta Large		40128		3808
Menta XL		130000		6500

Quick Logic Artic Pro			40 nm	
Quick Logic Artic Pro 2	44291	6018	22 nm	3712
Quick Logic Artic Pro 3	4		28 nm	
Quick Logic Antifuse				

Company/Chip Name	PLLs	DLLs	Block Memory	DSP Slice
Xilinx Spartan-7	8		4.2 Mb	160
Xilinx Artix-7	10		13 Mb	740
Xilinx Kintex-7	8		34 Mb	1930
Xilinx Virtex-7	24		68 Mb	3600
Intel Agilex	36		287Mb	8528
Intel Stratix	48		308 Mb	3456
Intel Arria	48		65.7 Mb	1518
Intel Cyclone	10		13.43 Mb	192
Intel Max	4		1.638 Mb	72
Lattice Certus-NX	3		0.885Mb	
Lattice ECP5/ECP5-G5	2	2	3.744Mb	
Lattice ECP3		2	4.42Mb	
Lattice ECP2/M	8	2	5.308Mb	
Lattice XP2	4	2	0.855Mb	
Flex Logix TSMC 12FFC+/FFC/16FFC+/FFC/FF+				40
Flex Logix GF 12LP/12LP+				40
Flex Logix 3 Gen2 TSMC 28HPC/HPC+/22ULP				40
Flex Logix 4 GF 22FDX®				40
Flex Logix TSMC 40ULP & 40LP				10
Micro Semi PolarFire FPGAs	8	8	33Mb	
Micro Semi IGLOO2	8		5Mb	
Micro Semi ProASIC3	1		.144Mb	
Micro Semi Fusion	2		.270Mb	
Micro Semi				
Achronix Speedste7t				
ADICSYS				
Efinix Ti35	4		1.53Mb	93
Efinix Ti1000	10			3520
Efinix T4	1		0.077Mb	
Efinix T120	8		5.407Mb	
Menta Small			0	
Menta Medium			1.422	

Menta Large	1.966	
Menta XL	5.252	
Quick Logic Artic Pro		
Quick Logic Artic Pro 2	.512Mb	
Quick Logic Artic Pro 3		
Quick Logic Antifuse		

		DSP	Memory
Company/Chip Name	DSP Description	Performance	interfaces
company/omp rame	25×18 multiplier,		
Xilinx Spartan-7	48-bit accumulator	176 GMAC/s	800 Mb/s
	25×18 multiplier,	170 Givinici 5	000 110/5
Xilinx Artix-7	48-bit accumulator	929 GMAC/s	1,066 Mb/s
	25×18 multiplier,	2,845	1,000 100/5
Xilinx Kintex-7	48-bit accumulator	GMAC/s	1,866 Mb/s
	25×18 multiplier,	5,335	1,000 100/5
Xilinx Virtex-7	48-bit accumulator	GMAC/s	1,866 Mb/s
	18×19 multipliers	Givin Ye, 5	1,000 110/5
Intel Agilex	(17,056)		
	18×19 multipliers		
Intel Stratix	(6,912)		
	Hardened single-		
	precision floating-		
	point		
	multiplers/adders		
	(1,518/1,518) 18 ×		
	19 multipliers		
Intel Arria	(3,036)		
	18×19 multipliers		
Intel Cyclone	(384)		
5	18×18 multipliers		
Intel Max	(144)		
	18×18 multipliers		
Lattice Certus-NX	(56)		
	18×18 multipliers		
Lattice ECP5/ECP5-G5	(156)		
	18×18 multipliers		
Lattice ECP3	(320)		
	18×18 multipliers		
Lattice ECP2/M	(88)		
	18×18 multipliers		
Lattice XP2	(32)		
Flex Logix TSMC	40 DSP MACs 22-		
12FFC+/FFC/16FFC+/FFC/FF+	BIt		
	40 DSP MACs 22-		
Flex Logix GF 12LP/12LP+	BIt		
Flex Logix 3 Gen2 TSMC	40 DSP MACs 22-		
28HPC/HPC+/22ULP	BIt		
	40 DSP MACs 22-		
Flex Logix 4 GF 22FDX®	BIt		
	1	1	1

Flex Logix TSMC 40ULP & 40LP	10 DSP MACs 22- Bit
Micro Semi PolarFire FPGAs	18 × 18 (1480)
Micro Semi IGLOO2	18 × 18 (240)
Efinix T4	18 × 18 (4)
Efinix T120	18 × 18 (320)

List of Symbols, Abbreviations, and Acronyms

AEOP	Army Educational Outreach Program	
ARL	Army Research Laboratory	
CLB	configurable logic block	
DEVCOM	US Army Combat Capabilities Development Command	
DSP	digital signal processor	
FPGA	field programmable gate array	
GF	GlobalFoundries	
GPIO	General Purpose Input/Output	
I/O	input/output	
LUT	look-up table	
MAC	Multiply Accumulate	
PLL	phased-locked loop	
SRC	Source	
TSMC	Taiwan Semiconductor Manufacturing Company	
VPR	Verilog Place-and-Route	

1	DEFENSE TECHNICAL
(PDF)	INFORMATION CTR
	DTIC OCA

1	DEVCOM ARL
---	------------

(PDF)	FCDD RLD DCI
	TECH LIB

- 1 DEVCOM ARL (PDF) FCDD RLS SE O AYORINDE