

AIR FORCE OFFICE OF SCIENTIFIC RESEARCH

10 DEC 2007

DTIC Data

Page 1 of 1

Purchase Request Number: FQ8671-0501249
BPN: F1ATA05126B249
Proposal Number: 05-NE-135
Research Title: "WAFER CLEANING AND PRE-BONDING MODULE FOR WAFER BONDING"
Type Submission: ~~New Work Effort~~ *Final Report*
Inst. Control Number: FA9550-05-1-0391DEF
Institution: THE REGENTS OF THE UNIVERSITY OF CALIFORNIA
Primary Investigator: Dr. Umesh Mishra
Invention Ind: none
Project/Task: 2305B / X
Program Manager: Dr. Gerald L. Witt

Objective:

This instrumentation grant stems from a DURIP 2005 proposal that was highly ranked but was not awarded due to limitation of funds. The semiconducting processing equipment hereby provided will add an important research capability to a team at UCSB that has numerous AFOSR and other DoD research projects.

Approach:

The equipment to be supported in for wafer cleaning and pre-bonding processing treatments. After the sample preparations provided by this equipment, experimental epitaxial layers will be bonded to suitable substrates. These substrates will provide electrical and other physical properties not available from same-type substrates.

Progress:

Year: 2007 **Month:** 12 **Final**

The EVG 810 system was delivered to UCSB and installed in the new Engineering Sciences cleanroom. The machine was inspected and checked out to insure that it met the designed specifications for bond strength. A number of silicon wafers were bonded with and without activation. As designed, the silicon wafers bonded with an energy of approximately 1.5 J/m² when activated versus 0.4 J/m² without activation. The bulk fracture strength of silicon is approximately 2.5 J/m².

REPORT DOCUMENTATION PAGE

AFRL-SR-AR-TR-09-0206

The public reporting burden for this collection of information is estimated to average 1 hour per response, including the gathering and maintaining the data needed, and completing and reviewing the collection of information. Send comments regarding this burden estimate or any other aspect of this collection of information, including suggestions for reducing the burden, to the Department of Defense, Executive Service and Command that notwithstanding any other provision of law, no person shall be subject to any penalty for failing to comply with a control number.

PLEASE DO NOT RETURN YOUR FORM TO THE ABOVE ORGANIZATION.

1. REPORT DATE (DD-MM-YYYY)		2. REPORT TYPE FINAL REPORT		3. DATES COVERED (From - To) 01 JUN 2005 - 31 AUG 2006	
4. TITLE AND SUBTITLE WAFER CLEANING AND PRE-BONDING MODULE FOR WAFER BONDING				5a. CONTRACT NUMBER	
				5b. GRANT NUMBER FA9550-05-1039I	
				5c. PROGRAM ELEMENT NUMBER 61102F	
6. AUTHOR(S) DR MISHRA				5d. PROJECT NUMBER 2305/BX	
				5e. TASK NUMBER	
				5f. WORK UNIT NUMBER	
7. PERFORMING ORGANIZATION NAME(S) AND ADDRESS(ES) UNIVERSITY OF CALIFORNIA 3227 CHEADLE HALL SANTA BARBARA CA 93106				8. PERFORMING ORGANIZATION REPORT NUMBER	
9. SPONSORING/MONITORING AGENCY NAME(S) AND ADDRESS(ES) AF OFFICE OF SCIENTIFIC RESEARCH 875 NORTH RANDOLPH STREET ROOM 3112 ARLINGTON VA 22203 DR KITT REINHARDT				10. SPONSOR/MONITOR'S ACRONYM(S)	
				11. SPONSOR/MONITOR'S REPORT NUMBER(S)	
12. DISTRIBUTION/AVAILABILITY STATEMENT DISTRIBUTION STATEMENT A: UNLIMITED					
13. SUPPLEMENTARY NOTES					
14. ABSTRACT The EVG 810 system was delivered to UCSB and installed in the new Engineering Sciences cleanroom. The machine was inspected and checked out to insure that it met the designed specifications for bond strength. A number of silicon wafers were bonded with and without activation. As designed, the silicon wafers bonded with an energy of approximately 1.5 J/m ² when activated versus 0.4 J/m ² without activation. The bulk fracture strength of silicon is approximately 2.5 J/m ² .					
15. SUBJECT TERMS					
16. SECURITY CLASSIFICATION OF:			17. LIMITATION OF ABSTRACT	18. NUMBER OF PAGES	19a. NAME OF RESPONSIBLE PERSON
a. REPORT	b. ABSTRACT	c. THIS PAGE			19b. TELEPHONE NUMBER (Include area code)

Wafer Cleaning and Pre-Bonding Module for Wafer Bonding

FA9550-05-1-0391

Final Performance Report

Summary

A DURIP grant was issued for the procurement of a plasma activations system. The purpose of the system is to improve the quality of bond for direct semiconductor wafer bonding by increasing the bond strength while allowing a lower bonding temperature. An EV Group 810 system was acquired, and has improved the bonding process by allowing reductions in temperature from 550°C to 350°C for III-Vs and allowed the bonding of silicon to gallium nitride.

Background

Many semiconductor material systems are incompatible with each other. Some cannot be grown together through heteroepitaxy due to excessive lattice mismatch, while for others, the process conditions necessary to produce devices on one would destroy the other. Semiconductor wafer bonding is one solution to both these issues. Bonding allows for the two material systems to be grown separately, then integrated post-growth and either pre- or post-processing. Where a lattice mismatch would cause severe dislocations once grown past the critical thickness, bonded epilayers do not suffer this

20090707130

problem; the threading dislocations do not propagate post-bond arc replaced by misfits at the interface.

Bonded material systems allow for the 'perfect storm' of semiconductor devices: combining a very high-speed electron injector with a high-breakdown collector. A bonded-FET design was proposed, combining a InGaAs/InAlAs FET for the device source and channel with a GaN drain.

A DURIP grant was issued for the procurement of a plasma activation system. By specially preparing and 'activating' the surface of the two materials to be joined, the bond strength can be increased without having to resort to higher bonding temperatures. An EV Group 810 system was ordered to fulfill the grant.

Results

The EVG 810 system was delivered to UCSB and installed in the new Engineering Sciences cleanroom. The machine was inspected and checked out to insure that it met the designed specifications for bond strength. A number of silicon wafers were bonded with and without activation. As designed, the silicon wafers bonded with an energy of approximately 1.5 J/m^2 when activated versus 0.4 J/m^2 without activation. The bulk fracture strength of silicon is approximately 2.5 J/m^2 .




Figure 1 - The EVG 810 plasma activation system. Activation chamber is located on the left side, with Windows-based control computer adjacent. RF power supplies are located in the cabinet below.

When applied to the bonding of compound semiconductors, specifically III-arsenide to gallium nitride materials, the standard process emerged with a reduced bond temperature of 350-400°C, from a previous range of 550-700°C. This is particularly of importance in any indium based semiconductors, where the volatility of indium at high temperatures can affect the material parameters post-bond. Additionally, the EVG activation system has allowed the bonding of silicon to gallium nitride in similar temperature ranges, where it was unable to bond at all previously.




Figure 2 - TEM of InP-GaN interface. Note that dislocations in the GaN do not propagate into the bonded material on top.

The current bonding process, as developed at UCSB for the bonding of III-arsenides to gallium nitride, consists of the following major steps:

1. Cleaving and general preparation of samples.
2. Acetone and isopropanol solvent cleans to remove organics.
3. Megasonic water clean to remove particles.
4. O₂ descum to remove last of organics.
5. HF dip to strip any native oxide.
6. EVG 810 plasma activation to treat surface prior to contact.
7. Contact and bonding.

Bonds of up to 1/4 of 2" wafers have been achieved, with nothing larger attempted due to prohibitive material cost and negligible return.

Initial devices have been produced using an InGaAs/InAlAs MESFET along with a GaN MESFET collector structure. Initial data shows the modulation of current in the InGaAs channel.




Figure 3 - DC Current in Bonded FET device.

Future work will improve injection from source to drain by better matching the conduction bands as well as improved process conditions in bonding.

Conclusion

As stated, the purchase and use of the EVG 810 plasma activation system has allowed for a simple plasma activation process, reduced the bonding temperature, and provided results in the form of bonds not achievable prior to its use. The gains from the use of the system will continue as the recipes used in the machine are developed and evolve to best suit the materials in use.

Wafer Bonding for Microwave and Power Electronics

FA9550-06-1-0089

Annual Performance Report

Summary

Several advances were made in the construction of bonded III-arsenide to gallium nitride devices. A mask-set containing several device experiments was designed and initial results for these devices were obtained. A first attempt at bonding silicon to GaN was made successfully.

Background

Many semiconductor material systems are incompatible with each other. Some cannot be grown together through heteroepitaxy due to excessive lattice mismatch, while for others, the process conditions necessary to produce devices on one would destroy the other. Semiconductor wafer bonding is one solution to both these issues. Bonding allows for the two material systems to be grown separately, then integrated post-growth and either pre- or post-processing. Where a lattice mismatch would cause severe dislocations once grown past the critical thickness, bonded epilayers do not suffer this problem; the threading dislocations do not propagate post-bond and are replaced by misfits at

the interface. Bonded material systems allow for the ‘perfect storm’ of semiconductor devices: combining a very high-speed electron injector with a high-breakdown collector.




Figure 1 - TEM of InP-GaN interface. Note that dislocations in the GaN do not propagate into the bonded material on top.

A bonded-FET design was proposed, combining an InGaAs/InAlAs FET for the device source and channel with a GaN drain. We proposed a device design leveraging the benefits of the two materials in an attempt to produce a high speed, high power device. The device structure appears as follows (not to scale):





Figure 2 - Bonded FET


The current is injected from the source into the InGaAs, and forced through the gate-controlled area of the InGaAs by physically removing the current path from the GaN prior to bonding.

Results

A DURIP grant allowed the purchase of an EVG 810 plasma activation system, which helps prepare the bonding surface and improve bond strength. Consequently, the standard process emerged with a reduced bond temperature of 350-400°C, from a previous range of 550-700°C. This is particularly of importance in any indium based semiconductors, where the volatility of indium at high temperatures can affect the material parameters post-bond. Additionally, the EVG activation system has allowed the bonding of silicon to gallium nitride in similar temperature ranges, where it was unable to bond at all previously. The cleaning and bonding process now consists of the following steps:



7. Substrate Removal



8. Device Processing




Table 1- Bonding Process Steps

A mask-set was designed to include numerous experiments to maximize the amount of data to be gathered from a given sample. The included devices and experiments in the mask are:

- 1, 2: Optical (0.7μ) gates and optical (0.5μ) trenches. Varied gate-edge to trench spacing and overlap.
- 3: Optical gates with E-beam trenches.
- 4: Ebeam gates with optical trenches.
- 5: Ebeam gates and trenches.
- 6: FatFETs and five TLMs. TLMs can be used to extract all contact resistances and bonded-interface resistances.
- 7: Hall pattern and Schottky diodes.
- 8: On-die RF calibration.
- 9: Optical alignment marks and verniers.





Figure 3 - Mask layout for Bonded FETs. 5 device experiments, TLMs & Fat FETs, Hall & Diodes, and on-die calibration.

The process flow for the construction of the devices is as follows:


1. Etch current isolation channels and alignment marks into GaN.




2. Bond materials and remove the substrate.




3. Source ohmic deposition and anneal.




4. InGaAs mesa formation/isolation.




5. Drain ohmic deposition.



6. GaN mesa formation/isolation.



7. Gate deposition.



Initial devices have been produced using an InGaAs/InAlAs MESFET along with a GaN MESFET collector structure. Initial data shows the modulation of current in the InGaAs channel.




Figure 4 - DC Current in Bonded FET device.

Future work will improve injection from source to drain by better matching the conduction bands as well as improved process conditions in bonding.

Conclusion

Significant progress has been made in the realm of wafer bonding. The first devices for InGaAs/InAlAs-GaN bonding have been produced, and the initial Si-GaN bonding shows strong promise. The EVG 810 activation tool obtained with a DURIP grant has helped improve the bonding process.