

Single Event Upset and Latchup Considerations for CMOS Devices Operated at 3.3 Volts

15 January 1998

Prepared by

R. KOGA, S. J. HANSEL, W. R. CRAIN,
K. B. CRAWFORD, S. D. PINKERTON, and J. QUAN
Technology Operations
The Aerospace Corporation

and

M. MAHER
National Semiconductor Corporation
South Portland, ME 04106

Prepared for

SPACE AND MISSILE SYSTEMS CENTER
AIR FORCE MATERIEL COMMAND
2430 E. El Segundo Boulevard
Los Angeles Air Force Base, CA 90245

Engineering and Technology Group

APPROVED FOR PUBLIC RELEASE;
DISTRIBUTION UNLIMITED

19980715 026



This report was submitted by The Aerospace Corporation, El Segundo, CA 90245-4691, under Contract No. F04701-93-C-0094 with the Space and Missile Systems Center, 2430 E. El Segundo Blvd., Suite 6037, Los Angeles AFB, CA 90245-4687. It was reviewed and approved for The Aerospace Corporation by A. B. Christensen, Principal Director, Space and Environment Technology Center. Maj. J. W. Cole was the project officer for the Mission-Oriented Investigation and Experimentation Program (MOIE) program.

This report has been reviewed by the Public Affairs Office (PAS) and is releasable to the National Technical Information Service (NTIS). At NTIS, it will be available to the general public, including foreign nationals.

This technical report has been reviewed and is approved for publication. Publication of this report does not constitute Air Force approval of the report's findings or conclusions. It is published only for the exchange and stimulation of ideas.


J. W. Cole, Maj. USAF
SMC/AXES

REPORT DOCUMENTATION PAGE			Form Approved OMB No. 0704-0188	
Public reporting burden for this collection of information is estimated to average 1 hour per response, including the time for reviewing instructions, searching existing data sources, gathering and maintaining the data needed, and completing and reviewing the collection of information. Send comments regarding this burden estimate or any other aspect of this collection of information, including suggestions for reducing this burden to Washington Headquarters Services, Directorate for Information Operations and Reports, 1215 Jefferson Davis Highway, Suite 1204, Arlington, VA 22202-4302, and to the Office of Management and Budget, Paperwork Reduction Project (0704-0188), Washington, DC 20503.				
1. AGENCY USE ONLY (Leave blank)		2. REPORT DATE 15 January 1998		3. REPORT TYPE AND DATES COVERED
4. TITLE AND SUBTITLE Single Event Upset and Latchup Consideratons for CMOS Devices Operated at 3.3 Volts			5. FUNDING NUMBERS F04701-93-C-0094	
6. AUTHOR(S) Koga, R., Hansel, S.J., Crain, W.R., Crawford, K.B., Pinkerton, S.D., Quan, J., The Aerospace Corporation; Maher, M., National Semiconductor Corporation.				
7. PERFORMING ORGANIZATION NAME(S) AND ADDRESS(ES) The Aerospace Corporation Technology Operations El Segundo, CA 90245-4691			8. PERFORMING ORGANIZATION REPORT NUMBER TR-94(4940)-9	
9. SPONSORING/MONITORING AGENCY NAME(S) AND ADDRESS(ES) Space and Missile Systems Center Air Force Materiel Command 2430 E. El Segundo Blvd. Los Angeles Air Force Base, CA 90245			10. SPONSORING/MONITORING AGENCY REPORT NUMBER SMC-TR-98-20	
11. SUPPLEMENTARY NOTES				
12a. DISTRIBUTION/AVAILABILITY STATEMENT Approved for public release; distribution unlimited			12b. DISTRIBUTION CODE	
13. ABSTRACT (Maximum 200 words) A comparison of single event upset and latchup test results for devices operated at several bias levels, from 2.5 V to 6 V, is reported. Vulnerability to SEU increased with decreasing bias, whereas the opposite pattern was observed for SEL. The relationship between threshold SEU vulnerability and bias is not regular, which precludes the use of simple prediction schemes for obtaining the expected vulnerability at 3.3 V from existing 5 V data.				
14. SUBJECT TERMS Bias voltage dependence on upset sensitivity Heavy ion irradiation effects Latchup			15. NUMBER OF PAGES 8	
			16. PRICE CODE	
17. SECURITY CLASSIFICATION OF REPORT Unclassified		18. SECURITY CLASSIFICATION OF THIS PAGE Unclassified		19. SECURITY CLASSIFICATION OF ABSTRACT Unclassified
20. LIMITATION OF ABSTRACT				

Single Event Upset and Latchup Considerations for CMOS Devices Operated at 3.3 Volts

R. Koga, S.J. Hansel, W.R. Crain, K.B. Crawford, S.D. Pinkerton, and J. Quan
The Aerospace Corporation
El Segundo, CA 90245

M. Maher
National Semiconductor Corporation
South Portland, ME 04106

Abstract A comparison of single event upset and latchup test results for devices operated at several bias levels, from 2.5V to 6V, is reported. Vulnerability to SEU increased with decreasing bias, whereas the opposite pattern was observed for SEL. The relationship between threshold SEU vulnerability and bias is not regular, which precludes the use of simple prediction schemes for obtaining the expected vulnerability at 3.3V from existing 5V data.

Introduction

In the past, the bias voltage (V_{DD}) applied to CMOS logic devices in satellite payloads has typically been held at about 5V. As a result, the majority of single event upset (SEU) and latchup (SEL) test data has been obtained at this voltage.¹ However, there has been a recent trend in consumer electronics toward reducing the bias voltage to 3.3V. Operation at 3.3V rather than 5V offers a number of advantages, the most obvious being reduced power consumption and heat generation. If other circuit characteristics (such as the signal to noise ratio and speed) are acceptable at reduced bias levels, then system operation at 3.3V provides a cost-effective alternative to 5V operation. The growing trend towards systems biased at 3.3V has also begun to influence space electronics systems, where power consumption is a vital concern. It is therefore important to assess the SEU and SEL vulnerabilities of CMOS devices at reduced bias voltage levels.

Previous studies have found that the SEU vulnerability of microcircuits increases with reduced bias voltage.^{2,3} However, SEU data for bias levels near 3V are very scarce. In 1981, Kolasinski et al. tested two CMOS RAM device types at 3.5V and 4V (the devices were also tested at several increased bias levels, up to 9V). More recently, Roth et al., examined the SEU vulnerability of a single SRAM device type operated at between 2.5V and 6V, and concluded that the critical charge for upset varies linearly with the bias voltage. In contrast to the SEU vulnerability, the total dose performance is reportedly enhanced at reduced bias.⁴

The present study examines the SEU and SEL susceptibility of microcircuits operated at reduced bias levels ranging from 2.5V to 6V, and considers the particular implications of these results to 3.3V operation. Of primary interest is the question of whether or not test data obtained at higher bias levels can be extrapolated to lower levels such as 3.3V.

SEU Considerations

The tested device types are listed in Table 1. The test samples were fabricated by National Semiconductor in Fairchild's FACTTM technology; the feature size for these devices is 2 μ m. Although the lot date codes indicate that the samples were manufactured in 1989, these devices are essentially the same as the functionally equivalent device types in National's more recent Low Voltage Logic (LVQ) Family, which have a recommended operating bias of 3.3V. The principal advantage of the FACT devices for SEU testing is the wide range of bias potentials, nominally 2.5V to 6V, at which they can be operated.

The devices listed in Table 1 were previously tested for SEU vulnerability at 5V.⁵ The present study extends this work by characterizing, when possible, the SEU vulnerability at several bias voltages: 2.5V, 3.3V, 4V, 5V, and 6V. (Some device types did not operate either below about 2.5V or above about 6V.) Testing was performed at the Lawrence Berkeley Laboratory 88" cyclotron facility using Ar (180 MeV), Cu (290 MeV), Kr (380 MeV), and Xe (540 MeV) ions. The test methodology is described elsewhere.⁶ SEU cross-section curves for several bias levels are presented in Figs. 1 through 4, respectively, for the four test device types listed in Table 1.

Table 1. SEU Test Samples

Device Type	Function	Date Code
54AC163	4-bit Binary Counter	8909
54ACT174	Hex D Flip-Flop	8920
54AC299	Octal Shift/Storage Register	8922
54ACT373	Octal Transparent Latch	8948

The threshold LET (linear energy transfer) of most devices decreased gradually as the bias voltage was reduced, as shown in Fig. 5. (The threshold LET was defined as the LET value at the point where the cross-section was about 5% of its saturation value.) However, the rate of decrease varied significantly from device type to device type. For example, 54AC163 displayed very little threshold dependence, whereas for 54ACT373 the threshold LET at 6V was nearly double the value at 2.5V. Furthermore, the relationship




Fig. 1. SEU Test Results for 54AC163 at Several Bias Levels

between the bias and the threshold LET does not appear linear, nor, for that matter, particularly regular. Notice, however, that the spread of threshold LET values is significantly smaller at reduced bias voltage than at higher levels. Thus, the variability in SEU susceptibility between device types belonging to the FACT family appears to be less at reduced bias levels.

SEL Considerations

The test device types listed in Table 1 were all immune to latchup, hence no SEL test data was obtained for these devices. The SEL study was instead carried out with a different device type, an ATMEL AT22V10B (CMOS PAL). Latchup susceptibility curves were obtained for this device at both 3V and 5V, as shown in Fig. 6. As can be seen, the latchup cross-section was substantially less in the reduced bias condition, especially at higher LETs. A similar test utilizing more bias levels (2V to 5V) was performed with a Toshiba TC5546 (8K x 8 CMOS SRAM). The test results, shown in Fig. 7, are consistent with the AT22V10B data.

Latchup is triggered by the formation of parasitic bipolar transistors in a CMOS circuit. The onset of




Fig. 2. SEU Test Results for 54ACT174 at Several Bias Levels




Fig. 3. SEU Test Results for 54AC299 at Several Bias Levels

latchup for AT22V10B is illustrated in Fig. 6. When the device underwent latchup (due to the passage of a single ion), the bias current increased to about 1,000 mA (see point D in Fig. 8). The irradiation was then halted, and the device current was gradually decreased, tracing the curve from D to C. The device remained in the latchup condition until point C (the holding point) was reached. The current was then decreased slightly, past the holding current, eliminating the latchup condition.

At lower bias voltages, the gain of the parasitic transistors and the amount of charge collected from an impinging ion both decrease. These factors contribute to the observed decrease in latchup susceptibility at reduced bias levels.

Other Single Event and Total Dose Effects

CMOS (and possibly NMOS circuits) are also susceptible to single event snapback (SES).⁷ SES is caused by the activation of a parasitic n-p-n transistor in the n-channel. Since a reduction in the bias voltage decreases the necessary gain for the transistor, the likelihood of snapback formation is lessened at reduced bias levels. Problems due to breakdown of




Fig. 4. SEU Test Results for 54ACT373 at Several Bias Levels




Fig. 5. SEU Threshold LET as a Function of Bias Voltage

parasitic bipolar transistors will also be lessened at reduced bias voltage.

The total ionizing dose limit of microcircuits has been shown to increase at reduced bias levels.⁴ This is due to the reduced electrical field strength in the sensitive region, which increases the likelihood of electron-hole pair recombination (see below). For some devices, this total dose advantage is substantial.⁴

SEU Phenomenology

Charge collection is governed by the rate at which electrons and holes recombine after they are generated in (or near) the depletion region. Because the speed of charge carriers is essentially proportional to the electric field strength, a reduction in the field induces a proportional increase in the rate of charge recombination, hence reduced residual charge.

The thickness of the depletion region is approximately proportional to the square root of the applied field strength. Therefore, the volume in which the charge collection is effectively carried out is reduced by the square root of any reduction in the field strength.

To cause upset the collected charge must overcome the charge stored at the sensitive node. Because the stored charge is effectively proportional to the bias




Fig. 6. Latchup Test Results for AT22V10B at Two Bias Levels




Fig. 7. Latchup Test Results for TC5546 at Several Bias Levels

voltage, reducing the bias causes a proportional decrease in the critical charge.

Analytically then, one would expect the effect of reducing the bias voltage on the sensitive volume size to be small compared to the effect on the electron-hole recombination rate. In opposition to these effects is the decrease in stored charge at the sensitive node. The SEU test results reported above seem to indicate that the decreased critical charge predominates, hence the increased SEU susceptibility observed in the tests.

The upset thresholds obtained from SPICE simulations at various bias levels increase smoothly with increasing bias voltage, as shown in Fig. 9. However, it is not clear that SPICE successfully captures the subtle dependencies that exist in real-world interactions between charged particles and silicon devices. Detailed knowledge of device circuits is also needed to produce more realistic simulations.

Discussion

Present data indicate that CMOS devices operating at 3.3V will be more susceptible to SEU, but less vulnerable to latchup than those operating at 5V. Other high current anomalies, including snapback and possible breakdown, should also be reduced at lower bias levels.




Fig. 8. Latchup Condition for AT22V10B




Fig. 9. Results of SPICE Simulations

The range of threshold LET values for devices in the FACT technology family was markedly compressed at 3.3V in comparison to 5V. This suggests that it may be possible to characterize the SEU vulnerability of an entire family of device types at 3.3V by testing only a few sample types.

However, the relationship observed between threshold LET and bias voltage was irregular, and varied from one device type to the next. For some device types the threshold increased, relatively smoothly as the bias was increased, whereas others exhibited abrupt increases. Because of these irregularities, SEU results obtained at 5V cannot reliably be extrapolated to 3.3V.

Acknowledgments

We would like to express our gratitude to the technical staff at the Aerospace Corporation for their assistance in test preparation and testing. We also would like to thank the LBL 88-inch cyclotron staff for beam delivery.

References

1. Nichols, D.K., Smith, L.S., Schwartz, H.R., Soli, G.A., Watson, K., Koga, R., Crain, W.R., Crawford, K.B., Hansel, S.J., and Lau, D.D. Update on parts SEE susceptibility from heavy ions. IEEE Transactions on Nuclear Science, 38, 1529-1539, 1991.
2. Roth, D.R., McNulty, P.J., Abdel-Kader, W.G., Strauss, L., and E.G. Stassinopoulos. Monitoring SEU Parameters at Reduced Bias. IEEE Transactions on Nuclear Science, 40, 1721-1724, 1993.
3. Kolasinski, W.A., Koga, R., Blake, J.B., and Diehl, S.E. Soft error susceptibility of CMOS RAMs: Dependence upon power supply voltage. IEEE Transactions on Nuclear Science, NS-28, 4013-4016, 1981.
4. Maher, M. Total dose testing of advanced CMOS logic at low voltage. GOMAC Digest, 457-460, 1992.
5. Koga, R., Crawford, K.B., Hansel, S.J., Johnson, B.M., Lau, D.D., Penzin, S.H., Pinkerton, S.D., and Maher, M.C. SEU and latchup tolerant advanced CMOS technology. IEEE Transactions on Nuclear Science, 37, 1869-1875, 1990.
6. Koga, R., Kolasinski, W.A., and Imamoto, S. Heavy ion induced upsets in semiconductor devices. IEEE Transactions on Nuclear Science, NS-32, 159-162, 1985.
7. Koga, R. and Kolasinski, W.A. Heavy ion induced snapback in CMOS devices. IEEE Transactions on Nuclear Science, 36, 2367-2374, 1989.

TECHNOLOGY OPERATIONS

The Aerospace Corporation functions as an "architect-engineer" for national security programs, specializing in advanced military space systems. The Corporation's Technology Operations supports the effective and timely development and operation of national security systems through scientific research and the application of advanced technology. Vital to the success of the Corporation is the technical staff's wide-ranging expertise and its ability to stay abreast of new technological developments and program support issues associated with rapidly evolving space systems. Contributing capabilities are provided by these individual Technology Centers:

Electronics Technology Center: Microelectronics, VLSI reliability, failure analysis, solid-state device physics, compound semiconductors, radiation effects, infrared and CCD detector devices, Micro-Electro-Mechanical Systems (MEMS), and data storage and display technologies; lasers and electro-optics, solid state laser design, micro-optics, optical communications, and fiber optic sensors; atomic frequency standards, applied laser spectroscopy, laser chemistry, atmospheric propagation and beam control, LIDAR/LADAR remote sensing; solar cell and array testing and evaluation, battery electrochemistry, battery testing and evaluation.

Mechanics and Materials Technology Center: Evaluation and characterization of new materials: metals, alloys, ceramics, polymers and composites; development and analysis of advanced materials processing and deposition techniques; nondestructive evaluation, component failure analysis and reliability; fracture mechanics and stress corrosion; analysis and evaluation of materials at cryogenic and elevated temperatures; launch vehicle fluid mechanics, heat transfer and flight dynamics; aerothermodynamics; chemical and electric propulsion; environmental chemistry; combustion processes; spacecraft structural mechanics, space environment effects on materials, hardening and vulnerability assessment; contamination, thermal and structural control; lubrication and surface phenomena; microengineering technology and microinstrument development.

Space and Environment Technology Center: Magnetospheric, auroral and cosmic ray physics, wave-particle interactions, magnetospheric plasma waves; atmospheric and ionospheric physics, density and composition of the upper atmosphere, remote sensing, hyperspectral imagery; solar physics, infrared astronomy, infrared signature analysis; effects of solar activity, magnetic storms and nuclear explosions on the earth's atmosphere, ionosphere and magnetosphere; effects of electromagnetic and particulate radiations on space systems; component testing, space instrumentation; environmental monitoring, trace detection; atmospheric chemical reactions, atmospheric optics, light scattering, state-specific chemical reactions and radiative signatures of missile plumes, and sensor out-of-field-of-view rejection.