# NAVAL POSTGRADUATE SCHOOL MONTEREY, CALIFORNIA



# 19980102 180

# THESIS

#### POWER ELECTRONIC BUILDING BLOCK NETWORK SIMULATION TESTBED STABILITY CRITERIA AND HARDWARE VALIDATION STUDIES

by

Michael G. Badorf

June, 1997

Thesis Advisor:

Robert W. Ashton

Approved for public release; distribution is unlimited.

# **REPORT DOCUMENTATION PAGE**

Form Approved OMB No. 0704-0188

Public reporting burden for this collection of information is estimated to average 1 hour per response, including the time for reviewing instruction, searching existing data sources, gathering and maintaining the data needed, and completing and reviewing the collection of information. Send comments regarding this burden estimate or any other aspect of this collection of information, including suggestions for reducing this burden, to Washington Headquarters Services, Directorate for Information Operations and Reports, 1215 Jefferson Davis Highway, Suite 1204, Arlington, VA 22202-4302, and to the Office of Management and Budget, Paperwork Reduction Project (0704-0188) Washington DC 20503.

1.	AGENCY USE ONLY (Leave blank)	2.		REPORT DATE June 1997	3	•		ORT TYPE AND DATES COVERED r's Thesis		
4. TITLE AND SUBTITLE POWER ELECTRONIC BUILDING BLOCK NETWORK SIMULATION TESTBED STABILITY CRITERIA AND HARDWARE VALIDATION STUDIES						5.	FUNDING NUMBERS			
6. AUTHOR(S) Michael G. Badorf										
7. PERFORMING ORGANIZATION NAME(S) AND ADDRESS(ES) Naval Postgraduate School Monterey CA 93943-5000					8.	PERFORMING ORGANIZATION REPORT NUMBER				
9.	9. SPONSORING/MONITORING AGENCY NAME(S) AND ADDRESS(ES)					10.	SPONSORING/MONITORING AGENCY REPORT NUMBER			
11.	<ol> <li>SUPPLEMENTARY NOTES The views expressed in this thesis are those of th official policy or position of the Department of Defense or the U.S. Govern</li> </ol>						or and do not reflect the			
12a.	12a. DISTRIBUTION/AVAILABILITY STATEMENT Approved for public release; distribution is unlimited.				12b	. DISTRIBUTION CODE				
1										

13. ABSTRACT (maximum 200 words)

Naval power distribution has principally used an AC network to supply loads. With the advent of new power electronic devices, the focus has shifted to employing a DC distribution system that eliminates large transformers and mechanical switching devices and enhances the survivability of the platform. The Power Electronic Building Block (PEBB) Network Simulation Testbed currently under construction at the Naval Postgraduate School is a study into the feasibility of such DC systems.

The objective of this thesis was to perform theoretical and simulation-based analysis to establish quantitative criteria for PEBB Testbed stability. These criteria were then used to develop a set of hardware studies to investigate the interaction of components within the PEBB Testbed. Finally, the hardware studies were utilized to verify PEBB Testbed performance.

Principal conclusions of this research included that the PEBB Testbed demonstrated stability under all simulated loading conditions. Follow-on testing of the PEBB Testbed confirmed that the simulations correlated well with hardware implementation. In addition, the hardware validation studies revealed that switching harmonics had a considerable effect on the system output.

14. SUBJECT TERMS buck converters, dc-to-dc converters, power electronic building blocks, control of power converters, parallel dc-to-dc converter operation						15.	NUMBER OF PAGES 162
							PRICE CODE
17.	SECURITY CLASSIFICA- TION OF REPORT Unclassified	18.	SECURITY CLASSIFI- CATION OF THIS PAGE Unclassified	19.	SECURITY CLASSIFICA- TION OF ABSTRACT Unclassified	20.	LIMITATION OF ABSTRACT UL

NSN 7540-01-280-5500

Standard Form 298 (Rev. 2-89) Prescribed by ANSI Std. 239-18 298-102 .

#### Approved for public release; distribution is unlimited.

### POWER ELECTRONIC BUILDING BLOCK NETWORK SIMULATION TESTBED STABILITY CRITERIA AND HARDWARE VALIDATION STUDIES

Michael G. Badorf

Lieutenant, United States Navy B.S., United States Naval Academy, 1990

Submitted in partial fulfillment of the requirements for the degree of

#### MASTER OF SCIENCE IN ELECTRICAL ENGINEERING

from the

# NAVAL POSTGRADUATE SCHOOL June 1997

Michael G. Badorf

Approved by:

Author:

Robert W. Ashton, Thesis Advisor

John G. Ciezki, Second Reader

Herschel H. Loomis, Jr., Chairman Department of Electrical and Computer Engineering

.

.

·

.

.

iv

#### ABSTRACT

Naval power distribution has principally used an AC network to supply loads. With the advent of new power electronic devices, the focus has shifted to employing a DC distribution system that eliminates large transformers and mechanical switching devices and enhances the survivability of the platform. The Power Electronic Building Block (PEBB) Network Simulation Testbed currently under construction at the Naval Postgraduate School is a study into the feasibility of such DC systems.

The objective of this thesis was to perform theoretical and simulation-based analysis to establish quantitative criteria for PEBB Testbed stability. These criteria were then used to develop a set of hardware studies to investigate the interaction of components within the PEBB Testbed. Finally, the hardware studies were utilized to verify PEBB Testbed performance.

Principal conclusions of this research included that the PEBB Testbed demonstrated stability under all simulated loading conditions. Follow-on testing of the PEBB Testbed confirmed that the simulations correlated well with hardware implementation. In addition, the hardware validation studies revealed that switching harmonics had a considerable effect on the system output.

v

. .

# **TABLE OF CONTENTS**

I. INTRODUCTION	1
II. POWER SECTION DESIGN	5
A. TOPOLOGY	5
B. SPECIFICATIONS AND COMPONENT SELECTION	6
1. Switch and Diode Selection	7
2. Output Inductor Sizing and Switching Frequency	
3. Output Capacitor Sizing	
4. Input Filter Sizing	
C. SUMMARY	
III. CONTROL ALGORITHM DEVELOPMENT	
A. OPEN-LOOP ABCD STATE SPACE MODEL	13
B. KASSAKIAN ALGORITHM	15
C. STATE DIFFERENCE IMPLEMENTATION IN HARDWARE	16
1. Basic Implementation	16
2. Feedforward Gain	
3. Source Buck Converter House Curve	
D. SUMMARY	20
IV. CONTROLLER GAIN SELECTION	23
A. ANALOG CONTROLLER GAIN SELECTION	23
1. Computer Modeling	23
2. Source Buck Converter Transient Specifications	
3. Closed Loop Model	24
4. Pole Placement And Gain Selection	25
5. Effect of Output Capacitor Sizing	29
B. DIGITAL CONTROLLER GAIN SELECTION	31
1. Computer Modeling,	
2. Pole Placement and Gain Selection	31
3. Summary of Digital Controller Gain Selections	
C. SUMMARY	
V. SIMULATION AND HARDWARE RESULTS	
A. BACKGROUND	
B. MODE 1 OPERATION	
C. MODE 2 OPERATION	
D. MODE 3 OPERATION	42
E. MODE 4 OPERATION	43
F. MODE 5 OPERATION	47
G. MODE 6 OPERATION	52
H. MODE 7 OPERATION	55
I. SUMMARY	

VI. SCHEMATICS	59
A. CIRCUIT BOARD BACKGROUND	
1. Easytrax Overview	
2. Circuit Labeling	50
B. CIRCUIT DIAGRAMS AND DESCRIPTIONS.	
1. Source and Load Buck Converter Topologies	
2. Sensor Board	
3. Analog Control Board	63
4. IGBT Driver Board	
5. Digital Control Board	74
VII. CONCLUSIONS	75
APPENDIX A. DATA SHEETS	70
A. INTERNATIONAL RECTIFIER IRGT1090U06 IGBT	79
B. UNITRODE UC3637 PWM DRIVER IC	
APPENDIX B. SIMULINK BLOCK DIAGRAMS AND MATLAB CODE	03
A. SOURCE BUCK CONVERTER.	93
1. Matlab M-file buckcons.m	
2. Matlab M-file buckstrt.m	
3. Matlab M-file buckfull.m.	
4. Matlab M-file buckten.m	. 98
5. Matlab M-file buckplot.m	99
6. Simulink Block Diagram	100
B. LUAD BUCK CONVERTER	101
1. Matlab M-file buckcons.m	
2. Simulink Block Diagram	102
APPENDIX C. ACSL CODE	105
A. SOURCE BUCK CONVERTER GAIN SELECTION CODE	
1. Main Program	105
2. Buck Converter Macro	107
3. Analog Controller Macro	109
4. Command File	110
B. LOAD BUCK CONVERTER GAIN SELECTION CODE	
1. Main Program	112
2. Command File	116
C. MODE 7 DETAILED SIMULATION CODE	
1. Main Program	118
2. Buck Converter Macro	128
3. Source Buck Converter Input Filter Macro	130
4. Load Buck Converter Input Filter Macro	131
5. Command File	

APPENDIX D. EASYTRAX PCB DATA	137
A. ANALOG CONTROLLER PCB DATA	137
1. Component List	
2. Net List	139
3. PCB Component Overlay	141
B. PHASE-LOCKED LOOP PCB DATA	
1. Component List	142
2. Net List	
3. PCB Component Overlay	143
C. IGBT DRIVER CIRCUIT PCB DATA	
1. Component List	144
2. Net List	144
3. PCB Component Overlay	145
D. SENSOR BOARD PCB DATA	
1. Component List	146
2. Net List	
3. PCB Component Overlay	148
LIST OF REFERENCES	
INITIAL DISTRIBUTION LIST	

x

#### I. INTRODUCTION

Naval power distribution has principally used AC networks to supply loads. With the advent of new power electronic devices, the focus has shifted to employing a DC distribution system that eliminates large transformers and mechanical switching devices and enhances the survivability of the platform. The Power Electronic Building Block (PEBB) Network Simulation Testbed currently under construction at the Naval Postgraduate School will be used to study the feasibility of such DC systems.

The proposed architecture for this shipboard power distribution scheme is shown in Figure (1-1). In this distribution network the main feeders are DC. The ship is




Figure 1-1, Integrated Power System (from [Ref. 1])

divided into zones with each zone containing common energy conversion devices fed from the DC busses. The DC power is distributed via port and starboard busses from the source(s) into the separate zones. Each zone contains a number of Ship Service Converter (SSCM) and Inverter Modules (SSIM). The SSCM is used in each zone to step-down the distribution bus voltage to a regulated level for use in the zone. In this way the SSCM inserts intelligence into the system by acting to buffer, preregulate and fault protect each zone. Electric loads within the zone are fed by either SSCMs or SSIMs depending on the load's requirement for DC or AC power.

The focus of this thesis is on the design of SSCMs and their subsequent integration with SSIMs in a DC distribution network. Coincident to this research is the development of system stability criteria. As a result, theoretical and simulation-based analysis will be performed to establish quantitative criteria for system stability. These criteria will then be used to develop a set of hardware studies to investigate the interaction of components within the PEBB Network Simulation Testbed. Finally, the hardware studies will be conducted to verify system performance.

The documentation detailing this research is organized into six chapters. In Chapter II, the basic design of the SSCM power section is presented. Chapter III deals with the development of SSCM analog and digital closed-loop state-difference control algorithms. Pole placement and gain selection for these controllers are investigated in Chapter IV. With the SSCM gains determined, detailed simulations of integrated SSCM/SSIM operations are documented in Chapter V. This chapter also includes hardware study results for some of the simulation configurations studied.

Circuit operations and schematics for the SSCM power section and controller are covered in Chapter VI. The final chapter contains a summary of the research work, notable conclusions and recommendations for future work.

#### **II. POWER SECTION DESIGN**

#### A. TOPOLOGY

This project focused on the design, implementation and testing of high-bandwidth DC-to-DC buck converters. Figure (2-1) illustrates the basic circuit topology.




Figure 2-1, DC-To-DC Buck Converter Topology

Following a full development in reference [2], it can be shown that the buck converter acts as a DC step-down transformer. The reduction in voltage is governed by the duty cycle of the switch according to

$$V_c = DE \tag{2-1}$$

where D is the duty cycle. From Equation (2-1), it is evident that any desired output voltage can be attained by controlling the duty cycle.

System design called for the application of this topology as part of the DC Zonal Electrical Distribution (DC ZED) Network envisioned for the Surface Combatant for the twenty-first century. As part of the basic research into DC ZED, a Power Electronic Building Block (PEBB) Network Simulation Testbed is being assembled at the Naval Postgraduate School. A general topology of this network is pictured in Figure (2-2). From the diagram, it can be seen that two Source Buck Converters condition rectified three-phase power and provide the network with regulated DC power. This power is directed to loads supplied by two Load Buck Converters and four Auxiliary Resonant Commutated Pole (ARCP) Inverters.




Figure 2-2, DC Distribution System

Specifications for the Source and Load Buck Converters are given below. Detailed design descriptions of the ARCP units are given in reference [3].

# B. SPECIFICATIONS AND COMPONENT SELECTION

Minimum design specifications for the Source and Load Buck Converters were provided by the Naval Surface Warfare Center, Carderock Division/Annapolis Detachment. Table (2-1) summarizes the requirements. Using this information, component sizing and selection was performed. The final results of this analysis are

Parameter	Source Buck	Load Buck		
Maximum Output Power	9 kW	3 kW		
Switching Frequency	5-25 kHz Hard Switched	5-25 kHz Hard Switched		
Input (nominal)	400 V <sub>DC</sub> / 22.5 A	300 V <sub>DC</sub> / 10 A		
Output (nominal)	300 V <sub>DC</sub> / 30 A	208 V <sub>DC</sub> / 14.5 A		
Continuous Operations	10% to 100% Loading	10% to 100% Loading		
Table 2.1 Buck Converter Specifications				

documented in Table (2-2). Analysis of each component selection is given below.

**Table 2-1**, Buck Converter Specifications

Component/Parameter	Source Buck	Load Buck
Switch / Diode	International Rectifier IRGT1090U06 600V/90A IGBT Power Modules	International Rectifier IRGT1090U06 600V/90A IGBT Power Modules
Input Filter Capacitor	Sprague Powerlytic 2000 µF, 450 V <sub>DC</sub>	Two Sprague Powerlytic 230 $\mu$ F, 450 V <sub>DC</sub> , Paralleled
Input Filter Inductor	0.425 mH, hand wound	0.425 mH, hand wound
Output Capacitor	Sprague Powerlytic 400 µF, 450 V <sub>DC</sub>	Sprague Powerlytic 400 µF, 450 V <sub>DC</sub>
Output Inductor	0.760 mH, hand wound 0.875 mH, hand wound	1.3 mH, hand wound
Switching Frequency	20 kHz	20 kHz
Output Voltage Ripple	<u>≤1 %</u>	≤ 1 %

Table	2-2, Componen	t Selection	Results
Labic	<i>z-z</i> , componen	C Selection	ICourto

#### 1. Switch and Diode Selection

For both the Source and Load Buck Converters, International Rectifier 600V/90A IGBT Power Modules were chosen based on their high current density, rugged design, and simple gate drive. In addition, the INT-A-pak "half-bridge" packaging lends itself to the buck converter topology. One power module contains two IGBT / diode pairs allowing co-location of the switch and diode components. Appendix (A) contains the data sheet for this component.

# 2. Output Inductor Sizing and Switching Frequency

#### a. Source Buck Converter

Inductor sizing was done to maintain continuous inductor current over a load range of  $10\% \rightarrow 100\%$ . Based on this range, the most limiting condition for continuous inductor current occurs at minimum load. To maintain continuous operations at this point, the inductor must be wound to meet or exceed the critical inductance for the circuit. This value is given in reference [2] by

$$L_{crit} = \frac{T \cdot R}{2} \cdot (1 - D)$$
(2-2)

where T is the switching period and R is the resistance at minimum loading.

Analysis of Equation (2-2) shows that two of the input parameters are set. From Equation (2-1), the duty cycle is 75%. In addition, load resistance is 100  $\Omega$  based on a nominal output voltage of 300 V. As a result, only the switching period, or conversely the switching frequency, must be set. Utilizing Table (2-1), the switching frequency was chosen to be 20 kHz. This selection corresponds to a switching period of 50 µsec and provides the following advantages:

- minimization of required inductor size
- minimization of the inductor ripple current given by  $\Delta I = \frac{E V_C}{L} \cdot DT$
- elimination of audible switching noise of the buck converter

• maintains a 5 kHz margin to the maximum hard-switched limit of the IGBTs. Substituting into Equation (2-2), critical inductance was found to be 625  $\mu$ H. The actual inductances achieved for the two Source Buck Converters were 760  $\mu$ H and 875  $\mu$ H respectively.

This sizing was not made any larger than necessary because of the tradeoff between desired inductance and the size required to achieve that inductance. At full load, inductor current has a 30 A dc offset. This dc component drives a single, wound inductor core sized to  $L_{crit}$  into saturation. As a result, each inductor was made from several cores wound in series. Cores were wound to minimize saturation effects while maximizing inductance per core. The overall inductance is then given by summing each of the series core inductances. Reference [4] contains core sizing information.

#### b. Load Buck Converter

Inductor sizing was done to maintain continuous inductor current over a load range of  $10\% \rightarrow 100\%$ . A 20 kHz switching frequency was chosen for the reasons mentioned above. Substituting appropriate values into Equation (2-2) yielded a critical inductance of 1.1 mH. In actuality, a 1.3 mH inductance value was achieved for each Load Buck Converter. Contrary to the Source Buck Converters, core saturation due to dc offset was not a concern since the maximum load current is well below saturation levels. As a result each inductor was wound using one core thus saving space in the Load Buck Converter topology.

9

^پ

#### 3. Output Capacitor Sizing

#### a. Source Buck Converter

Capacitor selection was based on maintaining less than 1% voltage ripple on the Source Buck Converter output. From reference [2], percent voltage ripple is given by:

$$\frac{\Delta V_c}{V_c} = \frac{T^2(1-D)}{8LC} \cdot 100$$
(2-3)

Substituting the appropriate values, the minimum output capacitance is found to be 10  $\mu$ F. Based on this small size, rapid transient response can be expected. Computer simulation and gain selection detailed in Chapter IV, however, shows that the transient voltage response is unacceptably soft at such low output capacitance values. Utilizing these results, 400  $\mu$ F Sprague electrolytic capacitors were selected. This choice provided the required transient response and built in a design margin for testing above the 10%  $\rightarrow$ 100%  $\rightarrow$  10% load transient used for analysis in Chapter IV.

#### b. Load Buck Converter

Capacitor selection was based on maintaining less than 1% voltage ripple on the Load Buck Converter output. Utilizing Equation (2-3), minimum output capacitance was determined to be 7.5  $\mu$ F. Using computer simulation and gain selection results detailed in Chapter IV, 400  $\mu$ F Sprague electrolytic capacitors were selected to provide the required voltage transient response.

^پ

#### 4. Input Filter Sizing

#### a. Source Buck Converter

One circuit element not shown in the basic buck converter topology of Figure (2-1) is the input LC lowpass filter. The input filter is documented in Figure (6-1) of Chapter VI. Initial filter design focused on component selection to provide 10 dB of attenuation at 60 Hz. Component sizing and dc attenuation concerns, however, make this design impractical. As a result, ac ripple rejection analysis shifted to a combined filter/controller loop speed method. In this arrangement, the input LC filter decouples the rectifier source from the Source Buck Converter input by at least 10 dB of attenuation for frequencies 360 Hz and above. The controller loop speed of the Source Buck Converter is then tasked with providing ac ripple rejection below 360 Hz. Chapter IV contains a discussion on controller loop speed.

Central to the selection of capacitor and inductor values was the placement of the resonant peak of the input LC filter. The resonance acts to amplify low frequency components in the supply voltage. As a result, peak placement must minimize this amplification for the frequencies of concern. Since the supply voltage is rectified 3-phase power, these frequencies are 60 Hz, 120 Hz, and 360 Hz. Matlab analysis revealed that a resonant peak placed at 180 Hz provides the desired response. This value was obtained using a capacitance of 2000  $\mu$ F and an inductance of 391  $\mu$ H. In actuality, a 173 Hz resonant peak was achieved using a 2000  $\mu$ F capacitor and 425  $\mu$ H inductor.

#### b. Load Buck Converter

The input filter to the Load Buck Converters was designed to provide decoupling from the output of the Source Buck Converters. As a result, the LC combination had to be chosen to place the resonant peak of the Load Buck Converter input filter below the slowest controller poles of the Source Buck Converters. Based on the pole placement/gain selections detailed in Chapter IV, the resonant peak of the input LC filter was set at 360 Hz using a capacitance of 460  $\mu$ F and an inductance of 425  $\mu$ H.

#### C. SUMMARY

With the basic power sections of the Source and Load Buck Converters established, the design effort focused on the development and implementation of an appropriate control scheme. As will be shown in Chapter III, open-loop operations of a buck converter are extremely underdamped under transient conditions. Therefore, satisfactory system transient response must be obtained by "closing the loop". Once the required control algorithm has been established, gain selections and simulations can be performed to produce stability criteria for hardware testing.

#### III. CONTROL ALGORITHM DEVELOPMENT

#### A. OPEN-LOOP ABCD STATE SPACE MODEL

The first step in controller development required the determination of the openloop state space equations. In state space analysis, energy storage devices dictate the state variables. Referring to Figure (2-1) in Chapter II, the obvious state variable choices are capacitor voltage and inductor current. With the switch shut, the state equations are:

$$\frac{dv_c}{dt} = \frac{1}{C} \left[ i_L - \frac{v_c}{R} \right]$$

$$\frac{di_L}{dt} = \frac{1}{L} \left[ E - v_c \right]$$
(3-1)
(3-2)

With the switch open, the state equations become:

$$\frac{dv_c}{dt} = \frac{1}{C} \left[ i_L - \frac{v_c}{R} \right]$$
(3-3)

$$\frac{di_L}{dt} = \frac{1}{L} \left[ 0 - v_C \right] \tag{3-4}$$

Combining like equations into an averaged model yields

$$\frac{dv_C}{dt} = \frac{1}{C} \left[ i_L - \frac{v_C}{R} \right]$$
(3-5)

$$\frac{di_L}{dt} = \frac{1}{L} \left[ dE - v_C \right] \tag{3-6}$$

where the duty cycle, d, is given by:

$$d = \frac{t_{switch on}}{t_{switch on} + t_{switch off}} = \frac{t_{on}}{T_{switch}}$$
(3-7)

with  $T_{switch}$  = switching period. The resulting ABCD state space representation is:

$$\begin{bmatrix} \mathbf{v}_{C} \\ \mathbf{i}_{L} \end{bmatrix} = \begin{bmatrix} \frac{-1}{RC} & \frac{1}{C} \\ \frac{-1}{L} & 0 \end{bmatrix} \begin{bmatrix} \mathbf{v}_{C} \\ \mathbf{i}_{L} \end{bmatrix} + \begin{bmatrix} 0 \\ \frac{E}{L} \end{bmatrix} d$$
(3-8)
$$\begin{bmatrix} \mathbf{v}_{C} \\ \mathbf{i}_{L} \end{bmatrix} = \begin{bmatrix} 1 & 0 \\ 0 & 1 \end{bmatrix} \begin{bmatrix} \mathbf{v}_{C} \\ \mathbf{i}_{L} \end{bmatrix}$$
(3-9)

When operated in the open-loop configuration, the buck converter output voltage and inductor current responses are highly underdamped in the presence of load transients. Figure (3-1) illustrates the system response for a buck converter operating at a 75% duty cycle with  $E = 400 V_{DC}$ .




Figure 3-1, Open-Loop Buck Converter  $10\% \rightarrow 100\% \rightarrow 10\%$  Transient Response

#### B. KASSAKIAN ALGORITHM

The large overshoots, long settling times and high-frequency oscillations shown in Figure (3-1) are not acceptable in an interconnected power system. Clearly, a need has been established to "close the loop". The foundation for the final control algorithm comes from reference [5] and is given by:

$$\tilde{d}(t) = -h_i \tilde{i}_L(t) - h_v \tilde{v}_o(t) - h_n \int \tilde{v}_o(\xi) d\xi \qquad (3-10)$$

This multiloop control law states that duty cycle perturbations are a function of perturbations in the average output voltage and average inductor current. By judicious selection of the constant feedback gains  $h_i$ ,  $h_v$ , and  $h_n$ , the desired closed-loop response can be obtained.

The last term in Equation (3-10) represents integral control action. Assuming that the buck converter closed-loop system is stable and driven only by constant signals, all variables must settle to constant values in the steady state. As a result, the integrand in Equation (3-10) must settle to zero to prevent the integral from contributing a timevarying term to the equation. Therefore, so long as the feedback gains are chosen to stabilize the system, zero steady-state error is assured in the output voltage.

With Equation (3-10) serving as a model for the feedback path, the closed-loop state equations were determined. This step was done by performing small-signal analysis of Equation (3-8). The resulting small-signal state space representation is:

$$\begin{bmatrix} \dot{i}_{L} \\ \dot{i}_{L} \\ \dot{v}_{C} \\ \dot{d} \end{bmatrix} = \begin{bmatrix} 0 & \frac{-1}{L} & \frac{E}{L} \\ \frac{1}{C} & \frac{-1}{RC} & 0 \\ \frac{-h_{v}}{C} & \left(\frac{h_{i}}{L} + \frac{h_{v}}{RC} - h_{n}\right) & \frac{-h_{i}E}{L} \end{bmatrix} \begin{bmatrix} \dot{i}_{L} \\ \dot{v}_{C} \\ \dot{d} \end{bmatrix}$$
(3-11)

By taking the determinant of the system matrix and setting it equal to zero, a third-order characteristic polynomial is obtained. The eigenvalues of this polynomial determine the closed-loop pole positions. As a result, proper selection of the control gains will give the desired pole locations.

## C. STATE DIFFERENCE IMPLEMENTATION IN HARDWARE

#### 1. Basic Implementation

Implementation of Equation (3-10) required generating the perturbation terms,

 $\tilde{v_o}(t)$  and  $\tilde{i_L}(t)$ , using state difference methods. In this approach,  $\tilde{v_o}(t)$  and  $\tilde{i_L}(t)$  are represented by difference terms. For example, the output voltage perturbation is given by

$$v_o(t) = v_c - v_{ref}$$
 (3-12)

Equation (3-12),  $\tilde{v_o}(t)$  is zero in the steady state. If a load transient occurs, however,  $v_c$  changes and produces a difference error that is used in Equation (3-10) to affect the duty cycle perturbation term. Likewise, the  $\tilde{i_L}(t)$  difference term is

where  $v_{ref}$  is the desired output voltage of the buck converter. As can be seen from

$$i_L(t) = i_0 - i_L \tag{3-13}$$

where  $i_o$  is output load current and  $i_L$  is inductor current. Substituting Equation (3-12) and Equation (3-13) into Equation (3-10) results in the state difference equation:

$$\tilde{d}(t) = -h_i (i_O - i_L) - h_v (v_C - v_{ref}) - h_n \int (v_C - v_{ref}) d\xi$$
(3-14)

The development of Equation (3-13) raises an important point. Unlike Equation (3-12), Equation (3-13) does not employ the use of a reference term to act as a baseline from which to measure perturbations. Rather, to generate difference errors, Equation (3-13) relies on the fact that inductor current will lag output current during a load transient. If inductor current is an average value, then Equation (3-13) represents the perturbation in average inductor current as developed in Equation (3-10). Digital controller implementation allows the user to meet this requirement as will be shown in Chapter IV. Analog controller implementation, however, does not provide an adequate method for obtaining the true average inductor current since filtering introduces additional poles and unwanted time delays. As a result, Equation (3-13) actually implements an instantaneous state difference for analog control. This point raises important gain selection issues outlined in Chapter IV.

#### 2. Feedforward Gain

Up to this point, the small-signal duty cycle algorithm has been determined. To drive the switch, however, an expression for the overall duty cycle is required:

$$d(t) = D + d(t) \tag{3-15}$$

Equation (3-15) states that the overall duty cycle is made up of a large-signal component, D, and a small-signal component,  $\tilde{d}(t)$ , which was given in Equation (3-14). An expression must now be developed for D.

Manipulating Equation (2-1) from Chapter II, it is apparent that D is the ratio of output voltage to input voltage. This ratio could be set as a constant in the controller and methodically added to  $\tilde{d}(t)$  every switching cycle, but the full effectiveness of algorithm would not be achieved. In order to enhance the control algorithm, the large-signal duty cycle term is implemented as

$$D_{ss} = \frac{v_{ref}}{e(t)} \tag{3-16}$$

where  $v_{ref}$  is the desired output voltage of the buck converter, and e(t) is the time-varying input voltage.

Equation (3-16) illustrates an important point. A feedforward gain is introduced by using e(t) in the calculation of Equation (3-16). This gain compensates for the input voltage perturbations neglected in the development of the small-signal duty cycle algorithm. Since d(t) can instantaneously adjust to input voltage changes due to the feedforward gain, it acts to filter unwanted input noise from the output of the buck converter. The details of this point are expanded in Chapter IV. Incorporating Equations (3-16) and (3-14) into Equation (3-15), the total duty cycle algorithm is given by:

$$d(t) = D_{ss} - h_i (i_o - i_L) - h_v (v_c - v_{ref}) - h_n \int (v_c - v_{ref}) d\xi$$
(3-17)

#### 3. Source Buck Converter House Curve

With Equation (3-17) in hand, a controller simulation and implementation can be undertaken for an isolated buck converter. Parallel operations, however, will be required of the Source Buck Converters illustrated in Figure (2-2). Paralleling offers the advantages of supplying higher loads and enhancing reliability of the system. Before this step can be accomplished, Equation (3-17) must be modified to allow load sharing between buck converters. To accomplish this action, a house curve is built into the system control and is depicted in Figure (3-2). As illustrated in the slope of Figure (3-2), every three amp increase in load current causes the output voltage to drop by one volt.




Figure 3-2, Source Buck Converter House Curve

Over the no-load to full-load range, output voltage drops ten volts. The slope of the house curve was selected to provide an adequate load sharing profile while maintaining output voltage sufficiently high to supply system loads.

The house curve is added by introducing the load current, scaled by the desired slope of the house curve, into the voltage and integral gain terms of Equation (3-17). The house curve could also be introduced into the feedforward gain term. Its inclusion, however, makes the overall duty cycle so responsive to load current changes that unacceptable voltage and current overshoots occur during transient load response. Equation (3-18) is the final form of the analog control algorithm:

$$d(t) = D_{ss} - h_i (i_0 - i_L) - h_v \left( v_C - v_{ref} + \frac{i_0}{3} \right) - h_n \int \left( v_C - v_{ref} + \frac{i_0}{3} \right) d\xi \qquad (3-18)$$

This result will be utilized in Chapter IV to simulate the analog control of the Source Buck Converter. For use with the Load Buck Converter, the house curve is removed from Equation (3-18), and it is modified into the following digital form:

$$d(n) = D_{ss}(n) - h_i (i_0(n) - i_L(n)) - h_v v_{error}(n) - h_n v_{int}(n)$$
(3-19)

where

$$v_{\rm int}(n) = \frac{T_{sample}}{2} \left( v_{error}(n) + v_{error}(n-1) \right) + v_{\rm int}(n-1)$$
(3-20)

and

$$v_{error}(n) = v_C(n) - v_{ref}(n)$$
(3-21)

#### D. SUMMARY

This chapter detailed the development of state difference control algorithms for the Source and Load Buck Converters. It was shown that proper selection of the control gains will give the desired pole locations. As a result, the next step in the system design is directed towards determining the gain magnitudes utilizing computer simulations. As Chapter IV will show, this process involves many tradeoffs to achieve the required

system transient response.

#### IV. CONTROLLER GAIN SELECTION

#### A. ANALOG CONTROLLER GAIN SELECTION

#### 1. Computer Modeling

Controller gains and operational characteristics were established using computer modeling. First-order gain selection was done using Simulink, MATLAB's dynamic system modeling tool. Detailed analysis was then performed using models developed in the Advanced Continuous Simulation Language (ACSL).

Simulink, in combination with supporting MATLAB m-files, provided the means for iteratively manipulating pole placement and fine tuning gain selection. The closedloop Source Buck Converter model is pictured in Appendix (B). The open-loop plant is represented by the state space averaged ABCD matrices. It should be noted that the state space averaging process eliminates the switch by "averaging" the modeling equations for the two topologies. As a result, characteristics like ramping inductor current are seen as a dc average. The main control algorithm developed in Chapter III "closes the loop". Utilizing this model and the three MATLAB m-files provided in Appendix (B), Source Buck Converter gain selection performance was measured by running a  $10\% \rightarrow 100\% \rightarrow$ 10% load transient with a hard input voltage source.

Following initial development in Simulink, the controller gains were evaluated under the same  $10\% \rightarrow 100\% \rightarrow 10\%$  load transient in the detailed ACSL model. Built on the foundation of FORTRAN, ACSL allows modeling of the switched Source Buck Converter. As a result, the "details" of system performance are brought to the surface. Model assumptions included:

- instantaneous switching
- switch and diode losses modeled as voltage drops
- ideal passive components

The code for the ACSL simulation is provided in Appendix (C).

# 2. Source Buck Converter Transient Specifications

Specifications for the Source Buck Converter did not include requirements for system transient response. In a general sense, transient response should have short rise and settling times and little or no overshoot. In addition, the loop speed of the controller should be such that low-frequency (< 360 Hz) ac ripple is filtered from the input. This general system performance has been quantified in Table (4-1). The numbers shown are a "first cut" on adequate system response.

Figure of Merit	Value
rise time (t <sub>r</sub> )	$\leq 1 \text{ msec}$
2% settling time (t <sub>s</sub> )	< 5 msec
maximum percent overshoot (M <sub>p</sub> )	5%

Table 4-1, System Transient Response Figures of Merit

#### 3. Closed Loop Model

Before pole placement was done, the Source Buck Converter small-signal closedloop block diagram was developed. Figure (4-1) gives the final result. The picture shows that two effects can be studied. The first involves analysis of the small-signal output voltage response due to  $\hat{d}$ . This step is done assuming input voltage is constant.




Figure 4-1, Source Buck Converter Small-Signal Closed-Loop System

As a result,  $D\hat{e}$  is set to zero. Derivation of the closed-loop transfer function for this model resulted in Equation (4-1):

$$\frac{\hat{v}_C}{\hat{v}_{ref}} = \frac{\frac{E}{LC} \left( Ch_i s^2 + h_v s + h_n \right)}{s^3 + \left( \frac{1}{RC} + \frac{Eh_i}{L} \right) s^2 + \left( \frac{1 + Eh_v}{LC} \right) s + \frac{Eh_n}{LC}}$$
(4-1)

The second effect involves analysis of the input voltage ripple response. This step is done assuming the duty cycle is constant. As a result,  $\hat{v}_{ref}$  is set to zero. Derivation of the closed-loop transfer function for this model resulted in Equation (4-2):

$$\frac{\hat{v}_C}{\hat{e}} = \frac{\frac{D}{LC}s}{s^3 + \left(\frac{1}{RC} + \frac{Eh_i}{L}\right)s^2 + \left(\frac{1 + Eh_v}{LC}\right)s + \frac{Eh_n}{LC}}$$
(4-2)

As shown below, both of these cases will be used to determine the overall closed-loop performance of the Source Buck Converter.

#### 4. Pole Placement And Gain Selection

To determine pole placement, the Bessel Prototype model given in reference [6] was employed. The poles for a third-order system are given by

# $s = -0.9420 w_{o}, (-0.7455 \pm 0.7112i) w_{o}$


where  $w_o$  is the desired closed-loop bandwidth. With the poles established, a third-order polynomial can be formed, and term-by-term matching can be done with the denominator of Equation (4-1) to find the controller gains.

Selection of  $w_o$ , and thus the gains, was set by three factors. First,  $w_o$  must be sized to ensure the pole farthest in the left half plane is at least a factor of ten smaller than the radian switching frequency to prevent unwanted controller interactions. Second, selection of  $w_o$  should not require an excessive duty cycle control effort. This effect causes increased noise in the voltage output due to a beating action set up between the faster duty cycle response and the slower output capacitor voltage response. Third,  $w_o$ must be large enough to produce the required response times of Table (4-1).


Based on these criteria, the final pole locations and controller gains were determined using  $w_0 = 3250$  rad/sec. The results are documented in Table (4-2).

Closed-Loop Pole Locations	$s = -3062, -2423 \pm 2311i$
Proportional Voltage Gain	$h_v = 0.017$
Integral Voltage Gain	$h_n = 26.09$
Proportional Current Gain	$h_i = 0.015$
Table 4-2, Source Buck Con	verter Closed-Loop Poles and Gains

Substituting these gain values into Equation (4-1), the system closed-loop frequency response shown in Figure (4-2) was produced. From the magnitude response it can be seen that frequencies beyond 7000 rad/sec (~1114 Hz) are attenuated by the 20 dB/decade rolloff. Up to this point, the response shows little or no attenuation. In fact, from 2000 rad/sec to 7000 rad/sec, a maximum gain of 2 dB occurs. The input ripple response of Figure (4-3), however, compensates for this lack of attenuation. This plot shows a





**Figure 4-2**, Source Buck Converter Closed-Loop Frequency Response:  $\hat{v}_C / \hat{v}_{ref}$ 




**Figure 4-3**, Source Buck Converter Closed-Loop Frequency Response:  $\hat{v}_c / \hat{e}$ 

minimum attenuation of 20 dB in the 360 Hz frequency range. As a result, the combined effect of both responses yields proper Source Buck Converter closed-loop operations. The MATLAB transient response is given in Figure (4-4). Analysis of Figure (4-4) and the MATLAB code results shows that all the requirements of Table (4-1) were met. Next, the transient response was verified using the detailed ACSL simulation.





Substituting the Table (4-2) gains into the ACSL model produced the transient response pictured in Figure (4-5). The most notable feature of the ACSL graphs is the influence of detailed switching on inductor current and duty cycle. The inductor current response was expected. The duty cycle response, on the other hand, was not. In fact, results close to that of the duty cycle plot in Figure (4-4) were anticipated. The reason for the duty cycle band in Figure (4-5) goes back to the fact that the inductor current perturbation term in Equation (3-18) is not a true average. Rather, instantaneous



inductor current and load current are subtracted to produce the perturbation term. In steady state, this difference is the inductor ac current ripple. As a result, this ripple is introduced into the duty cycle calculation, and the duty cycle waveform of Figure (4-5) is produced. The end result of this effect is the introduction of low amplitude (< 0.1 V) 20 kHz harmonics into the output. Therefore, it is imperative to minimize the magnitude of  $h_i$  while still meeting the response of Table (4-1). Bench testing showed that a value of  $h_i$  less than 0.02 gave acceptable results.

## 5. Effect of Output Capacitor Sizing

To this point, pole placement and gain selection have been done utilizing an output inductance of 760  $\mu$ H and an output capacitance of 400  $\mu$ F. It has been shown,

however, that output capacitance can be as low as 10  $\mu$ F while still satisfying the 1% output ripple requirement. As a result, justification for the 400  $\mu$ F choice is required.

Using the Bessel Prototype model described above, system transient response was analyzed at additional output capacitance values of 10  $\mu$ F, 140  $\mu$ F, 230  $\mu$ F, and 400  $\mu$ F. A value of w<sub>o</sub> = 3250 rad/sec was used for all cases to maintain the current gain less than or equal to its present value based on the discussion in the previous paragraph.

Table (4-3) gives the gains for each of the output capacitances mentioned above. Figure (4-6) summarizes the transient responses.

Parameter	$C = 10 \ \mu F$	$C = 140 \mu F$	$C = 230 \mu F$	$C = 400 \ \mu F$
h	0.0131	0.015	0.015	0.015
h_	-0.0021	0.0043	0.0087	0.017
h <sub>n</sub>	0.65	9.13	15.00	26.09




Table 4-3, Capacitor Sizing Effects on the Source Buck Converter Gains

Figure 4-6, Source Buck Converter Transient Response as a Function of Capacitor Size

From the data provided, it can be seen that the 10  $\mu$ F case was unacceptable. All of the remaining cases, however, were well within the Table (4-1) requirements. Based on overshoot and settling characteristics, however, the 400  $\mu$ F capacitor was used in the hardware implementation. This selection was made to prevent undesirable buck converter interactions during parallel operations and to ensure adequate system response at load transient testing above the 10%  $\rightarrow$  100%  $\rightarrow$  10% scenario used in this analysis.

# B. DIGITAL CONTROLLER GAIN SELECTION

## 1. Computer Modeling

As with the analog controller, the digital controller was modeled using Simulink and ACSL. The simulation limitations discussed above also apply to this section. In the digital simulation, the continuous-time controller inputs were sampled once each switching period using a zero-order hold and applied to the digital control algorithm given by Equation (3-19). The calculated duty cycle is then applied to the IGBT gate drive on the next switching period. The Simulink block diagram and MATLAB m-files are contained in Appendix (B). The code for the ACSL simulation is provided in Appendix (C).

## 2. Pole Placement and Gain Selection

The design parameters of Table (4-1) and the simulation sequence employed above were also used for the digital controller design. In addition, the limitations on  $w_o$  also hold here. Unlike the analog case, however, current gain selection does not play as significant a role. This fact was due to the use of a true average for the inductor current

perturbation term in Equation (3-19). Since the analog inputs to the digital controller are sampled once each switching period, the inductor current sample becomes an average value as long as the sample point occurs at the same place during each switching period. Of course the ramping nature of inductor current may cause the sampled average to be slightly different from the actual average depending where on the ramp the sample is taken. Any offset, however, is compensated for by the digital integrator. This argument is equally applicable to the case where multiple samples are taken and averaged during the switching period.

#### 3. Summary of Digital Controller Gain Selections

Table (4-4) provides a summary of final gain selections for the Load Buck Converter controller. The design centered on using a 400  $\mu$ F capacitor on the output with  $w_o = 1900$  rad/sec. The value of  $w_o$  was set based on a maximum duty cycle limitation of 0.95 for the Universal Controller detailed in reference [7]. Since the controller was built for dual Auxiliary Resonant Commutated Pole (ARCP) Inverter and Buck Converter operations, the duty cycle must incorporate dead time to prevent a direct short between ARCP switches during the switching interval. As a result, duty cycle is limited to 0.95. The  $w_o$  selection prevents the duty cycle from exceeding this limit so that linear operation is maintained. Overall, Table (4-1) transient response is achieved. See the analog

Closed-Loop Pole Locations	$s = -942, -746 \pm 711i$
Proportional Voltage Gain	$h_v = 0.000869$
Integral Voltage Gain	$h_n = 1.733$
Proportional Current Gain	$h_i = 0.0105$

Table 4-4, Load Buck Converter Closed-Loop Poles and Gains

controller case above for the detailed gain and capacitor selection procedure. Figure (4-7) documents the ACSL transient load response.




Figure 4-7, ACSL Load Buck Converter Closed-Loop Transient Response

# C. SUMMARY

With the controller gains established for the Source and Load Buck Converters, simulation of the PEBB Network can begin. This analysis will be used to identify stability criteria for the network. With this information in place, interesting PEBB Network component interactions can be investigated.

#### V. SIMULATION AND HARDWARE RESULTS

#### A. BACKGROUND

With the proper analog and digital controller gains established, detailed PEBB Network simulations were developed and conducted in ACSL. Representative models, identified as "modes" in this chapter, were established based on seven basic PEBB Network hardware configurations. Model assumptions included:


- rectified 3-phase power input to Source Buck Converters
- instantaneous switching
- no switching noise
- switch and diode losses modeled as voltage drops
- inductor and capacitor equivalent series resistance (ESR) modeled
- DC bus resistive-inductive link (RL-link) effects not modeled

The RL-link effect was not considered due to a tradeoff between simulation run time and the simulation time step. The time step could be made small enough to model the RLlinks, but the simulation run time would have been unnecessarily large. In addition, the RL-link contribution to the overall system stability is negligible for the components considered based upon the small size of the line inductance compared to the much larger inductance value of the Load Buck Converter input filter.

For each of the seven modes described in this chapter, two transient analysis cases were considered. The first case investigated a step change in load resistance on the output of the Source Buck Converter. Load Buck Converter output response was then observed to identify if its controller could regulate the desired output voltage and current. No noticeable effects or stability issues were documented for any of the seven topologies (modes), and therefore, this transient study was not considered further. The second transient case performed a load change on the output of the Load Buck Converter and/or a conventional inverter. Overall system response was then observed. The results for this case are documented below for each of the seven modes. Representative ACSL code is provided for Mode 7 operation in Appendix (C).

# B. MODE 1 OPERATION

Mode 1 is defined as a Source Buck Converter operating in series with a Load Buck Converter. Figure (5-1) illustrates the overall system model. The only difference



# Figure 5-1, PEBB Testbed Mode 1 Operation

component-wise between Figure (5-1) and the ACSL code resulted from the need to represent the input filter to the Source Buck Converter differently in the simulation. Due to an algebraic loop formed between the ACSL main program, the buck converter macro and the analog controller macro, the input filter capacitor and its associated ESR had to be modeled by a capacitor in parallel with an equivalent resistor. As a result, the Rcesr\_in1' component in Figure (5-1) is represented by a 2.47 k $\Omega$  parallel resistance in the ACSL code.

System transient analysis focused on investigating a step load change from 300 W to 3 kW on the output of the Load Buck Converter. Figure (5-2) documents the results. As can be seen, the output voltage and current of the Source Buck Converter (Vout and iout1) have a somewhat more pronounced oscillation at the transient edges before settling to steady-state values. This result is due to a "ringing" effect set up between the output of the Source Buck Converter. In fact, this effect is clearly discernible in iout1 in the steady state. The transient performance of the Load Buck Converter is the same as that predicted by Figure (4-7) in Chapter IV.

With system stability demonstrated, a hardware validation study was conducted. Figure (5-3) shows the actual system response for a 300 W to 2.5 kW load change. The reason for the difference between the simulated 3 kW maximum load value and the actual 2.5 kW load value was based upon the sizing of test load banks available in the laboratory. Comparison of the simulation and hardware trials demonstrates reasonably good correlation between predicted and actual system response. Note that the voltages in Figure (5-3) are ac coupled. The major difference between the plots comes from the switching harmonics and noise of the actual system operation. The principle source of the noise comes from the operation of the IGBT switches.

## C. MODE 2 OPERATION

Mode 2 is defined as a Source Buck Converter operating in series with an inverter. Figure (5-4) illustrates the overall system model. A hard-switched inverter was used to model the ARCP unit so that simulation times could be kept to a reasonable




Figure 5-2, Mode 1 Simulation Results: 300 W  $\rightarrow$  3 kW Load Buck Transient




Figure 5-3, Mode 1 Hardware Results: 300 W  $\rightarrow$  2.5 kW Load Buck Transient

length. Since the gross system dynamics between an ARCP and a conventional inverter are nearly the same this assumption was reasonable to make. The inverter was controlled by a current feedback controller implemented in the stationary reference frame. A complete discussion on the derivation of this model is given in reference [8]. As with Mode 1 operation, the input filter capacitor and its associated ESR had to be modeled as an equivalent parallel combination in the ACSL code.




Figure 5-4, PEBB Testbed Mode 2 Operation

System transient analysis focused on investigating a step change in load from 2.5 kW to 6 kW at the inverter output. This was performed by changing the amplitude values of the reference phase currents from 10 A to 24 A. Figure (5-5) documents the results. As can be seen, significant switching harmonics have been introduced into the output voltage and current responses of the Source Buck Converter. In addition, this effect is aggravated at higher levels of inverter loading. The output of the inverter is as expected for a current controlled unit.




Figure 5-5, Mode 2 Simulation Results: 2.5 kW  $\rightarrow$  5.3 kW Inverter Transient

One point to note is that the inverter current response does not achieve the desired steady-state values. This result stems from the use of stationary reference frame control. Although it is easy to implement, reference [8] shows that steady-state errors of 11% can be expected. A hardware validation study was not conducted for this case because the ARCP closed-loop control has not been fully developed at this time. It is anticipated that future research efforts will provide the hardware study results to validate these waveforms.

## D. MODE 3 OPERATION

Mode 3 is defined as a Source Buck Converter supplying both a Load Buck Converter and an inverter. Figure (5-6) illustrates the overall system model. The same inverter model described in Mode 2 operation was used for this case. As with Mode 1 operation, the input filter capacitor and its associated ESR had to be modeled as an equivalent parallel combination in the ACSL code.




Figure 5-6, PEBB Testbed Mode 3 Operation

Transient analysis focused on investigating system response to the load changes discussed in Mode 1 and Mode 2 operation. The step change for the Load Buck Converter occurred at 45 msec while the step change in inverter loading was specified at 125 msec. Figure (5-7) documents the results. The plots show a system response that is the composite of the results achieved in the previous two modes of operation. As with Mode 2 operation, a hardware validation study was not conducted since the ARCP closed-loop control algorithm is still under development.

## E. MODE 4 OPERATION

Mode 4 is defined as parallel Source Buck Converter operations. Figure (5-8) illustrates the overall system model. As described in Mode 1 operation, the input filter capacitors and their associated ESRs had to be modeled as equivalent parallel combinations in the ACSL code.

Transient analysis for this case focused on investigating a load change from 2.25 kW to 18 kW and observing system response. Figure (5-9) documents the results. From the plots, it can be seen that the parallel units share the total load, iout, equally. In addition, the output voltage response covers the full range of house curve operation as expected.

An interesting occurrence to note in the individual buck converter current responses, iout1 and iout2, is the "mirror" effect seen at the transient edges. This effect is best observed in the system transient at the 85 msec mark. At this point, iout1 settles to




Figure 5-7, Mode 3 Simulation Results: Load Buck and Inverter Transients




Figure 5-8, PEBB Testbed Mode 4 Operation

its final steady-state value following a slight undershoot. The response for iout2, on the other hand, settles to its final steady-state value after experiencing an overdamped effect. When observed on an expanded scale, the currents are mirror responses of each other. This result occurs due to the difference in the output inductor sizing of the Source Buck Converter units. In essence, a small AC current is established and reflects between the paralleled capacitors based upon the difference in the inductor current waveforms.

With system stability demonstrated and the transient excursion of the variables well within device limitations, a hardware validation study was conducted for Mode 4 operation. Figure (5-10) shows the actual system response for a 2.25 kW to 7.5 kW load change. Although the overall transient was smaller in magnitude, a general comparison of the simulation and hardware trials demonstrates reasonably good correlation between predicted and actual system response. As with the Mode 1 hardware validation, the major




Figure 5-9, Mode 4 Simulation Results: 2.25 kW → 18 kW Load Transient


difference between the simulated and actual results is due to the presence of switching harmonics and EMI noise in actual system operation.


The current "mirror" effect discussed previously is demonstrated on an expanded scale in Figure (5-11) for actual circuit operation. It can be seen that the effect occurs during steady state as well as transient operations. The steady-state effect was not as noticeable in the simulation because switching noise was not modeled. Follow-on research may consider incorporating a Gaussian white noise source into the sensed variables in the simulation.

## F. MODE 5 OPERATION

Mode 5 is defined as two parallel Source Buck Converters operating to supply one Load Buck Converter. Figure (5-12) illustrates the overall system model. As described in Mode 1 operation, the input filter capacitors and their associated ESRs had to be modeled as equivalent parallel combinations in the ACSL code.

System transient analysis focused on investigating a step change in resistive load from 300 W to 3 kW on the output of the Load Buck Converter. Figure (5-13) documents the simulation results. As can be seen, the output voltage and current of the parallel Source Buck Converters have a somewhat more pronounced oscillation at the transient edges before settling to their steady-state values. This result is due to a "ringing" effect set up between the output of the Source Buck Converter and the input LC filter of the Load Buck Converter. During load transients, this effect dominates over the current "mirror" effect documented in Mode 4 operation. This result is shown in









Figure 5-11, Mode 4 Hardware Results: Current Mirror Effect






Figure (5-13) by observing that the transient portions of the output currents, iout1 and iout2, are "in phase" with one another during load changes.

With system stability demonstrated, a hardware validation study was conducted for Mode 5 operation. Figure (5-14) shows the actual system response. From the plots, it can be seen that the actual Load Buck Converter output correlated with the simulation results. Actual current values out of the parallel Source Buck Converters were about 2.5 A higher than shown in the simulation results because a 25  $\Omega$  static load was used during hardware validation. In the ACSL simulation, this value was 40  $\Omega$ . The voltage output response of the parallel Source Buck Converter is harder to compare due to the switching noise present on the waveform. Note that all voltage responses are ac coupled.

The "ringing" effect versus the current "mirror" effect is shown in Figure (5-15). This plot shows how the mirror effect dominates during steady-state operation but shifts "in phase" during load changes. Overall, comparison of the simulation and hardware




Figure 5-13, Mode 5 Simulation Results: 300 W  $\rightarrow$  3 kW Load Buck Transient




Figure 5-14, Mode 5 Hardware Results: 300 W  $\rightarrow$  2.5 kW Load Buck Transient

trials demonstrates reasonable correlation between predicted and actual results. As with the previous hardware studies, switching noise constitutes the major difference between simulated and actual operations.




Figure 5-15, Mode 5 Hardware Results: Current Mirror Effect

# G. MODE 6 OPERATION

Mode 6 is defined as two parallel Source Buck Converters supplying an inverter. Figure (5-16) illustrates the overall system model. The same inverter model described in Mode 2 operation was used for this case. As described in Mode 1 operation, the input filter capacitors and their associated ESRs had to be modeled as equivalent parallel combinations in the ACSL code.




Figure 5-16, PEBB Testbed Mode 6 Operation

System transient analysis focused on investigating a step change in inverter load from 2.5 kW (10 A peak current per phase) to 6 kW (24 A peak current per phase) and observing system response. Figure (5-17) documents the results. As can be seen, significant switching harmonics have been introduced into the output voltage and current responses of the parallel Source Buck Converters. In addition, the level of the harmonics is increased with increased in inverter load. The output of the inverter is as expected for a current controlled unit. As described earlier, the inverter current response does not achieve the desired steady state-values due to the use of stationary reference frame control. A hardware validation study was not conducted for this case because the ARCP closed-loop control has not been fully developed.




Figure 5-17, Mode 6 Simulation Results: 2.5 kW  $\rightarrow$  5.3 kW Inverter Transient

#### H. MODE 7 OPERATION

Mode 7 is defined as two parallel Source Buck Converters supplying both a Load Buck Converter and an inverter. Figure (5-18) illustrates the overall system model. The same inverter model described in Mode 2 operation was used for this case. As described in Mode 1 operation, the input filter capacitors and their associated ESRs had to be modeled as equivalent parallel combinations in the ACSL code.




Figure 5-18, PEBB Testbed Mode 7 Operation

System transient analysis focused on investigating the transients discussed in Mode 5 and Mode 6 operation and observing system response. Figures (5-19) and (5-20) document the results. The step change for the Load Buck Converter occurred at 45 msec while the step change in inverter loading was specified at 125 msec. These plots show a system response that is the composite of Mode 5 and Mode 6 results.






Figure 5-19, Mode 7 Simulation Results: Load Buck and Inverter Transients





#### I. SUMMARY

This chapter has included a discussion of the ACSL simulations performed for seven basic PEBB Network configurations. The results of these simulations did not yield any gross system instabilities. At most, only "interesting" system interactions were identified. In addition, hardware validation studies were conducted for Modes 1, 4 and 5. The results of these tests verified that the ACSL simulations correlated well with hardware implementation. The hardware validation results also showed that switching noise was a major issue in actual circuit operation. Chapter VII addresses methods for eliminating or minimizing the switching noise and suggests follow-on ACSL simulations and hardware validation studies.

## VI. SCHEMATICS

## A. CIRCUIT BOARD BACKGROUND

#### 1. Easytrax Overview

The development of printed circuit boards (PCBs) was done using Protel Easytrax, version 2.06. This software allowed PCB definition, layout, and component interconnection on two layers. All PCB layouts were done so that there were no isolated ground sections. Once a PCB was developed, a netlist was compiled. The basic function of the netlist is to associate integrated circuits with resistors, capacitors, and diodes so that connections can be verified. With the PCB layout completed, a Gerber file was made to direct the required circuit milling. The milling work was done at the Naval Postgraduate School by DP1 Daly. Finally, hardcopies of circuit traces and component layouts were made for future reference.

### 2. Circuit Labeling

For the purpose of more easily locating components and understanding their function in the circuit, the following format was chosen:

The first digit represents the type of component.

- R: resistor
- C: capacitor
- D: diode

The second digit represents the IC with which the component is best associated.

- 0: U10
- 1: U1
- 2: U2, etc.

The third and fourth digits are used for IC pin location.

- 03: pin 3
- 18: pin 18, etc.

When a prefix is used, it indicates an interface between circuits in the overall system.

The prefix may have an actual number associated with it or just the '#' sign.

- S1: Sensor board interface for buck converter 1
- D#: Driver board interface for buck converter being referenced
- J25: 25 pin D-sub connector interfacing controller with other boards

If a suffix is used, then there are generally more than one of the same components connected to the same pin.

- A,B,C: Multiple components of same type are connected to same pin where A = 1 component, B = 2 components, etc.
- G: Ground
- H: Vcc, Vdd: positive source voltage
- L: Vss: negative source voltage
- Q: Transistor

Specific examples of circuit labeling include:

• C#-J25-9: Control board interface at J25 pin 9 for buck converter being referenced.

- R113C: Resistor connected to U1 pin 13 and there are at least two more resistors connected to that same node.
- C006: Capacitor connected to U10 pin 6.
- RJ4036Q: Resistor connected to J40 pin 36 and a transistor.

## B. CIRCUIT DIAGRAMS AND DESCRIPTIONS

This section documents the hardware implementation of the Source and Load Buck Converters as well as their associated sensor, controller, and driver boards. Each subsection is layed out so that it contains a detailed line diagram and description of the circuit. If further information is needed, Appendix (D) contains all the Easytrax PCB schematics and netlists.

## 1. Source and Load Buck Converter Topologies

Figures (6-1) and (6-2) document the layout of the Source and Load Buck Converters. As seen from the diagrams, the topologies are identical. Input/output characteristics, inductor sizing, and the voltage sensing circuits represent the only differences. The reason for the different sensing circuits goes back to the choice of analog control boards for the Source Buck Converters and digital control boards for the Load Buck Converters. As the diagrams indicate, the analog controller requires a voltage reduction of (1/50) whereas the digital controller requires a voltage reduction of (1/100). The general flow of overall system operation is as follows:

• Sensed voltage from the voltage divider network is sent to the sensor board via twisted pair.

- Sensed currents are sent to the sensor board via the Hall Effect sensors.
- The sensor board, acting as an isolator, provides the appropriately scaled voltages and currents to the analog/digital control board.
- The control board processes the voltages and currents according to the developed control algorithm.
- The generated driver signal from the control board is sent to the IGBT driver board via twisted pair (analog control) or optical signal (digital control).




Figure 6-1, Source Buck Converter Topology




Figure 6-2, Load Buck Converter Topology

• The driver signal controls the IGBT switching frequency and duty cycle. With this overview in hand, a more detailed description is presented next.

## 2. Sensor Board

Pictured in Figure (6-3), the sensor board provides isolation between the buck converter and the analog/digital control board. Sensed voltages from the voltage divider network on the buck converter are sent via twisted pair to the input of wideband AD215 isolation units. Configured as a unity gain buffers, the AD215s output the sensed voltages and send them to the control board via twisted pair. Current sensing is done by CL50 Hall Effect sensors mounted directly on the sensor board. Instantaneous currents proportional to ( $i_{sensed}/1000$ ) are output by the Hall Effects. These currents are converted to a proportional voltage by 100  $\Omega$  precision resistors to yield ( $i_{sensed}/10$ ). These voltages are the sent to the control board via twisted pair.

# 3. Analog Control Board

The implementation of the analog control board can be broken down into five subsections:

- J25 25 Pin Connector and Buffer Stage
- Main Control Stage
- Pulse Width Modulation Stage
- Protection and Startup Circuitry Stage
- Power Supply Stage

A diagram and discussion of each of the subsections is provided below. Appendix (D) contains detailed PCB information on the analog control board.




Figure 6-3, Sensor Board

#### a. Buffer Stage

From the twisted pair output of the sensor board, the sensed and scaled voltages and currents go to the 25 pin D-sub connector of the control board as shown in Figure (6-4). From J25, the inputs are buffered utilizing a LM324 quad op amp (labeled U2). Each buffer stage input contains an RC lowpass filter designed to remove high-frequency components from the measured voltages and currents. The cutoff frequency for each filter is at 8 kHz. The LM324 outputs are fed to the Main Control Stage.

#### b. Main Control Stage

The Main Control Stage is where Equation (2-18) is formulated. The output of this stage is the analog duty cycle scaled by a factor of ten. In addition to the Buffer Stage outputs, the signal representing the desired output voltage is fed into the Main Control from the Protection and Startup Circuitry Stage. As shown in Figure (6-5), an AD534 configured as a divider provides the base duty cycle,  $D_{ss}$ , by dividing the reference voltage by the input voltage. Note that this arrangement implements the feedforward term given in Equations (3-18) and (3-19) of Chapter III.

The small-signal control algorithm is performed using a LF347 quad op amp. The first three op amps in the package form the proportional voltage  $(U1_1)$ , integral voltage  $(U1_2)$  and current response  $(U1_3)$  terms. Note that a limited integrator has been used to generate the integral voltage term. This implementation prevents integrator windup. Without the limiting zener diodes in place, C107 is free to charge up during extended transients to values well outside the range in which its voltage affects duty cycle. As a result, the voltage on C107 locks out the remaining terms in the duty cycle control algorithm. This lockout persists until C107 come backs within its operating range. The final op amp  $(U1_4)$  is used to scale and sum the outputs of the first three op amps. Scaling is performed such that the analog gain values developed in Chapter IV were obtained, scaled by a factor of ten. Output feeds the Pulse Width Modulation Stage.




Figure 6-4, Analog Control Board: J25 - 25 Pin Connector and Buffer Stage




Figure 6-5, Analog Control Board: Main Control Stage

## c. Pulse Width Modulation Stage

Pictured below in Figure (6-6), the Pulse Width Modulation (PWM) Stage is comprised of the UC3637 chip. It receives the analog duty cycle from the Main Control Stage and produces a square wave driver signal with a frequency of 23 kHz based upon R318 and C302. This frequency can be calculated utilizing formulas given in the UC3637 data sheet in Appendix (A). Actual frequency runs about 20.5 kHz due to interactions with the phase-locked loop circuit described below. The duty cycle of the pulses is equal to the Main Control Stage analog duty cycle signal divided by ten. From the Pulse Width Modulation Stage, the driver signal is fed to a driver board mounted on the IGBT.




Figure 6-6, Analog Control Board: Pulse Width Modulation Stage

# d. Phase Locked Loop

Analysis of Figure (6-6) shows MASTER and SLAVE connection points for implementation of the Phase-Locked Loop Board shown in Figure (6-7). This board synchronizes the switching frequencies of both Source Buck Converter controllers so that they can operate in parallel. Without proper synchronization, load sharing between paralleled units cannot be achieved due to inductor current oscillations. As shown in reference [7], digital control precludes the need for this circuit since frequency can be directly set by timer circuits.

Implementation of the phase-locked loop requires one controller to be designated the MASTER so that it can set the switching frequency. The other board, by default, is the SLAVE. In actual operation, the phase-locked loop generates a DC current depending on the difference in frequencies of the two controllers. This current sums with the set current of the SLAVE PWM chip, directly influencing the switching frequency of the SLAVE controller. This cycle continues until frequency capture and lock results. In addition to the functions and interfaces mentioned above, the PWM Stage also




Figure 6-7, Phase-Locked Loop Board

provides pulse-by-pulse and overcurrent protection circuitry. These circuits are documented in the following Protection and Startup Circuitry Stage discussion.

# e. Protection and Startup Circuitry Stage

The analog controller provides the Source Buck Converters with two forms of protection. The first is the pulse-by-pulse current limiting feature of the UC3637 chip. This circuit protects the IGBT from exceeding its 90A current rating. Referring to Figure (6-6), pins 12 and 13 make up this circuit. If a fault occurs in the buck converter,  $i_L/10$  will rise. If its peak value gets to ~6.75V, the driver output of U3 goes low, and the IGBT remains open until peak inductor current goes below the 6.75V threshold.

The second protection circuit is overcurrent time-out shown in Figure (6-8). This circuit protects components from thermal damage when  $i_0/10$  exceeds 150% of its rated value for more than 1 second. Utilizing the op amp in U3 (pins 15-17), an integrator was designed such that  $i_0/10 = 4.5V$  causes pin 17 to reach -10V in 1 second. This voltage trips comparator U7 high and causes U5<sub>2</sub> and U5<sub>4</sub> to go high (~ +V). As a result, comparator U8 goes high initiating a shutdown signal to pin 14 of U3. This protective action has the end effect of halting Source Buck Converter operation.

The startup circuitry allows duty cycle to ramp up to its steady-state value from zero initial conditions. When the controller is initially energized,  $U5_1$  goes high due to a +5V pulse generated by the RC circuit at input pin 1 of the OR gate. As a result,  $U5_4$  and  $U_8$  go high and Q1 turns "on". This action causes pin 3 of U6 to go low (~ -V) and prevents a reference signal from being generated. The end result is a voltage lockout. This action prevents a duty cycle waveform from being generated instantaneously. If such an occurrence happened from zero initial conditions, large current and voltage




Figure 6-8, Analog Control Board: Protection and Startup Circuitry Stage

oscillations would result with possible damage to the buck converter. As it stands, however, d(t)=0. By resetting momentary switch S2, Q1 is turned "off" and voltage is applied to pin 3 of U6. Reference voltage ramps up to its final setpoint through the action of the RC time constant established by R603 and C603 ( $\tau = 1$  sec). Raising the reference voltage in this way causes duty cycle to ramp to its operating value thus preventing the aforementioned current and voltage oscillations on startup. After startup, the reference voltage continues to be supplied through U6.

# f. Power Supply Stage

Shown in Figure (6-9), the power supply takes 117 VAC, 60 Hz receptacle power, and rectifies it into 11.5 VDC for input to the DATEL TWR-5/1000-15/200-D12





Figure 6-9, Analog Control Board: Power Supply Stage

voltage regulator. The output of the DATEL module is  $+5 V_{DC}$  and  $\pm 13.5 V_{DC}$  supply power for the control board. The  $\pm 15 V_{DC}$  is not obtained due to minimal circuit loading. The lower  $\pm 13.5 V_{DC}$  values meet control board component power supply requirements.

# 4. IGBT Driver Board

The IGBT driver board completes the feedback loop. Input to the board can be made using twisted pair (analog control) or optical interface (digital control). Both configurations are shown in Figure (6-10). The input driver signal is amplified to  $\pm 10$  V by the optically isolated push-pull transistor pair in U1. Following amplification, the driver signal is applied to the IGBT gate. The back-to-back 1N4744 zener diodes ( $V_z = 15$  V) were installed across the gate to prevent overvoltage damage.







# 5. Digital Control Board

Reference [7] contains a detailed description on the layout and operation of the Load Buck Converter digital control board.

# VII. CONCLUSIONS

This research documented the design of SSCM units and their controllers for the PEBB Network Simulation Testbed being built at the Naval Postgraduate School. In addition, baseline simulations were developed to identify system instabilities and interesting controller interactions. Finally, hardware validation studies were conducted to confirm the PEBB Network simulations.

The SSCM design process began with the selection of components for the buck converter power sections. The initial selections were based upon system specifications, theoretical calculations, and physical limitations. The process continued with the development of state-difference analog and digital control algorithms. Next, gain selection was performed for the Source Buck Converter analog controller and the Load Buck Converter digital controller. Chapter IV showed that to achieve the desired response, proper output capacitor sizing and current gain selection had to be achieved to minimize unwanted harmonic effects in the system output.

With the proper gain values determined, detailed ACSL simulations were performed as described in Chapter V. The results showed that the PEBB Network is stable under the seven basic operational modes. In addition, hardware validation studies were conducted for Modes 1, 4 and 5. The results of this testing verified that the ACSL simulations correlated well with hardware implementation. From this process, it was shown that the SSCM units operated to their design specifications.

75

One issue not considered in the initial design process, however, dealt with shielding. As shown in Chapter V, switching noise had a considerable effect on the system. This problem will only grow worse with the addition of more SSCM and SSIM units. As a result, the next generation of SSCMs need to employ methods to eliminate switching noise. Several recommendations include:

- soft switching
- placement of an enclosure about the buck converter power sections
- relocation of the buck converter controllers to a separate enclosure
- use of fiberoptic connections between controllers and feedback paths.

An additional system improvement deals with the replacement of the Source Buck analog controllers with digital controllers. This step will greatly enhance the flexibility of the PEBB Network since frequency and gain modifications can be performed in software for the digital controller. As a result, a wide variety of system interactions can be investigated "on the fly" rather than having to wait for resistor replacements on the analog control boards. In addition, the digital control provides another layer of noise immunity.

Recommendations for future research focus on further development of the ACSL simulation models. Areas for investigation include:

- effect of buck converters operating at different frequencies
- implementation of an ARCP synchronous reference frame current controller
- incorporation of Gaussian white noise into the sensed variables to model the effects of switching noise.

Ideally, these detailed simulations can then be used to direct hardware testing towards interesting PEBB Network interactions and stability bounds.

# **APPENDIX A. DATA SHEETS**

#### **INTERNATIONAL RECTIFIER IRGT1090U06 IGBT A**.



"HALF-BRIDGE" IGBT INT-A-PAK

- Rugged Design
  Simple gate-drive
  Ultra-fast operation up to 25KHz hard
- switching, or 100KHz resonant •Switching-Loss Rating includes all "tail" osses

#### Description

IR's advanced IGBT technology is the key to this line of INT-A-pak Power Modules. The efficient geometry and unique processing of the IGBT allow higher current densities than comparable bipolar power module transistors, while at the same time requiring the simpler gate-drive of the familiar power MOSFET. This superior technology has now been coupled to state of the art assembly techniques to produce a higher current module that is highly suited to power applications such as motor drives, uninterruptible power supplies, welding, induction heating and ultrasonics.


# **Absolute Maximum Ratings**


Parameter	Description	Value	Units
	Continuous collector to emitter voltage	600	V
V <sub>CES</sub> I <sub>C</sub> @ T <sub>C</sub> = 25°C	Continuous collector current	90	
$r_c = 1_c = 25^{\circ}C$	Continuous collector current	60	
$\frac{1}{100}$ T = 100°C	Continuous collector current	50	A
	Peak switching current	180	
1 <sub>EM</sub>	Peak diode forward current (1) 225		
V <sub>GE</sub>	Gate to emitter voltage	± 20	v
V <sub>ISOL</sub>	RMS isolation voltage, any terminal to case, t= 1 min	2500	
$P_{\rm D} \oplus T_{\rm C} = 25^{\circ}{\rm C}$		298	W
	Operating junction temperature range	-40 to 150	۰C
Т <sub>ј</sub> Т <sub>STG</sub>	Storage temperature range	-40 to 125	


(1) Duration limited by max junction temperature.

PD-9.954B

# IRGT1090U06







# IRGT1090U06

#### Parameter Description Min Тур Max Units Test Conditions BVCES Collector-to-emitter breakdown voltage 600 ----\_ $V_{GE} = 0V$ , $I_C = 1mA$ Collector-to-emitter voltage V<sub>CE</sub>(ON) \_ 3.0 V<sub>GE</sub> = 15V, I<sub>C</sub> = 90A \_ $V_{QE} = 15V, I_C = 90A, T_J = 150^{\circ}C$ $I_F = 90A, V_{QE} = 0V$ -3.1 \_ ۷ VFM Diode forward voltage - maximum 2.8 \_ -\_ 2.6 \_\_\_\_ I<sub>F</sub>=90A, V<sub>GE</sub>=0V, T<sub>J</sub>=150°C VGEth Gate threshold voltage l<sub>c</sub> = 500µA 3.0 5.5 -∆V<sub>GEth</sub> Threshold voltage temperature coeff. --11 mV/°C V<sub>CE</sub> = V<sub>GE</sub>, I<sub>C</sub> = 500µA \_ g<sub>ie</sub> Forward transconductance 34 -58 S(U) V<sub>CE</sub> = 25V, I<sub>C</sub> = 90A Collector-to-emitter leakage current lces \_ 1 V<sub>GE</sub> = 0V, V<sub>CE</sub> = 600V \_ mA -10 V\_GE=0V,V\_GE=600V,T\_=150°C Gate-to-emitter leakage current IGES \_ -±1 $\mu A = V_{QE} = \pm 20V$

IOR

# Electrical Characteristics - $T_J = 25^{\circ}C$ , unless otherwise stated

## Dynamic Characteristics - $T_J = 150^{\circ}C$


Parameter	Description	Min	Тур	Max	Units	Test Conditions
Eon	Turn-on switching energy	-	0.05	-		$R_{g_1} = 47\Omega, R_{g_2} = 0\Omega$
E <sub>off</sub> (1)	Turn-off switching energy	_	0.05	_	mJ/A	I <sub>c</sub> = 90A, L <sub>s</sub> = 100nH
E <sub>ts</sub> (1)	Total switching energy	—	_	0.12		V <sub>CC</sub> =360V, V <sub>GE</sub> = ± 15V
t <sub>d(oň)</sub>	Tum-on delay time	-	70	-		$R_{01} = 47\Omega$ , $R_{02} = 0\Omega$
t <sub>r</sub>	Risetime	-	90		ns	I <sub>c</sub> = 90A
t <sub>d(off)</sub>	Turn-off delay time	—	180	_	113	V <sub>CC</sub> =360V, V <sub>GE</sub> =±15V
<b>t</b> y	Falltime	-	250			L <sub>s</sub> = 100nH
1 <sup>44</sup>	Diode peak recovery current		52	1	A	$R_{G1} = 47\Omega, R_{G2} = 0\Omega$
t <sub>rr</sub>	Diode recovery time	-	110	-	ns	I <sub>c</sub> = 90A
Q <sub>rr</sub>	Diode recovery charge		3.0	-	μC	V <sub>CC</sub> =360V, V <sub>GE</sub> = ± 15V
Qge	Gate-to-emitter charge (turn-on)	150	-	280		V <sub>cc</sub> = 360V
Qgc	Gate-to-collector charge (turn-on)	70	-	140	nC	I_= 90A
Q <sub>0</sub>	Total gate charge (turn-on)	26	—	42		V <sub>GE</sub> = 15V
Cies	Input capacitance	-	5800-	-		V <sub>OF</sub> = 0V
Coes	Output capacitance	-	660	-	pF	V <sub>cc</sub> = 30V
Cres	Reverse transfer capacitance	_	80	-		f = 1MHz

(1) Includes tail losses


#### **Thermal and Mechanical Characteristics**

Parameter	Description	Тур	Max	Units	
R <sub>thuc</sub> (IGBT)	Thermal resistance, junction to case, each IGBT	_	0.42		
R <sub>INC</sub> (Diode)	Thermal resistance, junction to case, each diode	_	0.7	•c/w	
R <sub>thCS</sub> (Module)	Thermal resistance, case to sink	0.1			
Wt	Weight of module	140	-	- a	

# IRGT1090U06




# IRGT1090U06




IOR

82



IOR



# B. UNITRODE UC3637 PWM DRIVER IC

# DESCRIPTION

The UC1637 is a pulse width modulator circuit intended to be used for a variety of PWM motor drive and amplifier applications requiring either uni-directional or bi-directional drive circuits. When used to replace conventional drivers, this circuit can increase efficiency and reduce component costs for many applications. All necessary circuitry is included to generate an analog error signal and modulate two bi-directional pulse train outputs in proportion to the error signal magnitude and polarity.


This monolithic device contains a sawtooth oscillator, error amplifier, and two PWM comparators with  $\pm 100$ mA output stages as standard features. Protection circuitry includes under-voltage lockout, pulse-by-pulse current limiting, and a shutdown port with a 2.5V temperature compensated threshold.

The UC1637 is characterized for operation over the full military temperature range of -55°C to +125°C, while the UC2637 and UC3637 are characterized for -25°C to +85°C and 0°C to +70°C, respectively.

#### ABSOLUTE MAXIMUM RATINGS (Note 1)

Supply Voltage (±Vs)	±20V
Output Current, Source/Sink (Pins 4, 7)	
Analog Inputs (Pins 1, 2, 3, 8, 9, 10, 11 12, 13, 14, 15, 16)	
Error Amplifier Output Current (Pin 17)	
Oscillator Charging Current (Pin 18).	
Power Dissipation at TA = 25°C (Note 2)	
Power Dissipation at $TC = 25^{\circ}C$ (Note 2)	
Storage Temperature Range	
Lead Temperature (Soldering, 10 Seconds).	
Note 1: Currents are positive into, negative out of the specified terminal.	
Note 2. Consult Probably Section of Detabash for them all limit to some descent	· · · · · · · · · · · · · · · · · · ·


Note 2: Consult Packaging Section of Databook for thermal limitations and considerations of package.



# **BLOCK DIAGRAM**

9/96

# **CONNECTION DIAGRAM**



# **ELECTRICAL CHARACTERISTICS:**

Unless otherwise stated, these specifications apply for TA = -55°C to +125°C for the UC1637; -25°C to +85°C for the UC2637; and 0°C to +70°C for the UC3637; +VS =+15V, -VS = -15V, +VTH = 5V, -VTH = -5V, RT = 16.7kW, CT = 1500pF, TA=TJ.

PARAMETER	TEST CONDITIONS	UC1637/UC2637			UC3637			UNITS
		MIN TYP MA	MAX	MIN	TYP	MAX		
Oscillator							1	
Initial Accuracy	TJ = 25°C (Note 6)	9.4	10	10.6	9	10	1 11	1 11 10
Voltage Stability	$Vs = \pm 5V$ to $\pm 20V$ , $VPIN 1 = 3V$ , VPIN 3 = -3V		5	7		5	7	kHz %
Temperature Stability	Over Operating Range (Note 3)		0.5	2		0.5		- <u></u> -
+VTH Input Bias Current	VPIN 2 = 6V	-10	0.1	10	-10		2	<u>%</u>
-VTH Input Bias Current	VPIN 2 = OV	-10	-0.5			0.1	10	μA
+YTHVTH Input Range		+Vs-2		340.0	+10	-0,5		JLA
Error Amplifior		449.2		-V5+2	+Vs-2		-V5+2	V
Input Offset Voltage	VCM = OV		1.5	5				
Input Bias Current	Vox = OV		0,5	5		1.5	10	mV
Input Offset Current	Vow = OV		0.1			0,5	5	jiA
Common Mode Range	Vs = 12.5 to 20V	-V5+2	U. I	+V5		0.1	1	jtA
Open Loop Voltage Gain	8L = 10k	75	100	+¥\$	-Vs+2		+Vs	V
Slew Rate					80	100		dB
Unity Gain Bandwidth		╾╂╾╾┥	15			15		VALS
CMAR	Over Common Mode Range		2			5		MHz
PSRR	Vs = 12.5 to 120V	75	100		75	100		dB
	10 = 1619 (0 2508	75	110		75	110		dB

# **ELECTRICAL CHARACTERISTICS:**

Unless otherwise stated, these specifications apply for TA =  $-55^{\circ}$ C to  $+125^{\circ}$ C for the UC1637;  $-25^{\circ}$ C to  $+85^{\circ}$ C for the UC2637; and 0°C to  $+70^{\circ}$ C for the UC3637: VS = +15V, -VS = -15V, +VTH = 5V, -VTH = -5V, RT = 16.7kW, CT = 1500pF, TA=TJ.

PARAMETERS	TEST CONDITIONS	UCI	UC1637/UC2637			UC3637		
		MIN	TYP	MAX	MIN	TYP	MAX	
Error Amplitier (Continued)								
Output Sink Current	VPIN 17 # OV		-50	-20		-50	-20	mA
Output Source Current	VPIN 17 # OV	5	11		5	11		mA
High Level Output Voltage		13	13.8		13	13.6		۷
Low Level Output Voltage			-14,8	-13		-14.8	-13	٧
PWM Comparators								
input Offset Voltage	VCM # OV		20			20		m٧
Input Bias Current	VCM = OV		2	10		2	10	μA
Input Hysteresis	VCM # OV		10			10		mV
Common Mode range	Vs = ±5V to ±20V	-Vs+1		+V5-2	-Vs+1		+Vs-2	۷
Current Limit	-							
input Offset Voltage	VCM = OV. TJ = 25°C	190	200	210	180	200	220	mV
Input Offset Voltage T.C.			-0.2			-0.2		mV/*C
Input Bias Current		-10	-1.5		-10	-1.5		jцА
Common Mode Range	$Vs = \pm 2.5V$ to $\pm 20V$	-Vs		+Vs-3	-Vs		+Vs-3	۷
Shutdown								
Shutdown Threshold	(Note 4)	-23	-2.5	-2.7	-2.3	-2.5	-2.7	۷
Hysteresis			40			40		۳V
Input Bias Current	VPIN 14 = +VS to -VS	-10	-0.5		-10	-0.5		μА
Under-Voltage Lockout								
Start Threshold	(Note 5)		4,15	5.0		4.15	5.0	V
Hysteresis			0.25			0.25		m٧
Total Standby Current								
Supply Current			8,5	15		8.5	15	mA
Output Section				_				
Output Low Level	ISINK = 20mA		-14.9	-13		-14.9	×13	V
	Isink = 100mA		-14,5	-13		-14,5	-13	
Output High Level	Isourace = 20mA	13	13.5		13	13.5		.V
	ISOURCE = 100mA	12	13,5		12	13.5		
Rise Time	(Note 3) CL = Inf, TJ = 25°C		100	600		100	600	ns
Fall Time	(Note 3) CL = Inf, TJ = 25°C		100	300		100	300	ns

Note 3: These parameters, although guaranteed over the recommended operating conditions, are not 100% tested in production.

Note 4: Parameter measured with respect to +VS (Pin 6).

Note 5: Parameter measured at +VS (Pin 6) with respect to -VS (Pin 5).


Note 6: RT and CT referenced to Ground.

# FUNCTIONAL DESCRIPTION

Following is a description of each of the functional blocks shown in the Block Diagram.

#### Oscillator

The oscillator consists of two comparators, a charging and discharging current source, a current source set terminal, ISET and a flip-flop. The upper and lower threshold of the oscillator waveform is set externally by applying a voltage at pins +VTH and -VTH respectively. The +VTH terminal voltage is buffered internally and also applied to the ISET terminal to develop the capacitor charging current through RT. If RT is referenced to -VS as shown in Figure 1, both the threshold voltage and charging current will vary proportionally to the supply differential, and the oscillator frequency will remain constant. The triangle waveform oscillators frequency and voltage amplitude is determined by the external components using the formulas given in Fig. 1.



## **PWM Comparators**

Two comparators are provided to perform pulse width modulation for each of the output drivers. Inputs are uncommitted to allow maximum flexibility. The pulse width of the outputs A and B is a function of the sign and amplitude of the error signal. A negative signal at Pin 10 and 8 will lengthen the high state of output A and shorten the high state of output B. Likewise, a positive error signal reverses the procedure. Typically, the oscillator waveform is compared against the summation of the error signal and the level set on Pin 9 and 11.

## **MODULATION SCHEMES**

Case A Zero Deadtime (Equal voltage on Pin 9 and Pin 11)


In this configuration, maximum holding torque or stiffness and position accuracy is achieved. However, the power input into the motor is increased. Figure 3A shows this configuration.

# Case B Small Deadtime (Voltage on Pin 9 > Pin 11)

A small differential voltage between Pin 9 and 11 provides the necessary time delay to reduce the chances of momentary short circuit in the output stage during transitions, especially where power-amplifiers are used. Refer to Figure 3B.

# Case C Increased Deadtime and Deadband Mode (Voltage on Pin 9 > Pin 11)

With the reduction of stiffness and position accuracy, the power input into the motor around the null point of the servo loop can be reduced or eliminated by widening the window of the comparator circuit to a degree of acceptance. Where position accuracy and mechanical stiffness is unimportant, deadband operation can be used. This is shown in Figure 3C.



## **Output Drivers**

Each output driver is capable of both sourcing and sinking 100mA steady state and up to 500mA on a pulsed basis for rapid switching of either POWERFET or bipolar transistors. Output levels are typically -VS + 0.2V @50mA low level and +VS - 2.0V @50mA high level.

# **Error Amplifier**

The error amplifier consists of a high slew rate (15V/ms) op-amp with a typical 1MHz bandwidth and low output impedance. Depending on the ±VS supply voltage, the common mode input range and the voltage output swing is within 2V of the VS supply.

## **Under-Voltage Lockout**

An under-voltage lockout circuit holds the outputs in the low state until a minimum of 4V is reached. At this point, all internal circuitry is functional and the output drivers are enabled. If external circuitry requires a higher starting voltage, an over-riding voltage can be programmed through the shutdown terminal as shown in Figure 4.





Figure 3. Modulation Schemes Showing (A) Zero Deadtime (B) Deadtime and (C) Deadband Configurations


#### **Shutdown Comparator**

The shutdown terminal may be used for implementing various shutdown and protection schemes. By pulling the terminal more than 2.5V below VIN, the output drivers will be enabled. This can be realized using an open collector gate or NPN transistor biased to either ground or the negative supply. Since the threshold is temperature stabilized, the comparator can be used as an accurate low voltage lockout (Figure 4) and/or delayed start as in Figure 5. In the shutdown mode the outputs are held in the low state.



# **Current Limit**

A latched current limit amplifier with an internal 200mV offset is provided to allow pulse-bypulse current limiting. Differential inputs will accept common mode signals from -VS to within 3V of the +VS supply while providing excellent noise rejection. Figure 6 shows a typical current sense circuit.






Figure 7. Bi-Directional Motor Drive with Speed Control Power-Amplifier




Figure 8. Single Supply Position Serve Motor Drive

.

. . .

# APPENDIX B. SIMULINK BLOCK DIAGRAMS AND MATLAB CODE

## A. SOURCE BUCK CONVERTER

The Matlab m-files and Simulink block diagram used to generate first-cut gain selections for the Source Buck Converter are provided below.

1. Matlab M-file buckcons.m

% buckcons.m % % Specifications: % % 90 A IGBT's % Analog controller patterned after SSCM. % % Want continuous operations between 10% and % 100% loading. % % Simulation sequence cycles through % startup -> 10% loading -> full loading. % % Written by: Mike Badorf % Last mod: 2JUN97 0/\*\*\*\*\* % Constant Definitions %\*\*\*\*\* \*\*\*\*\* Έ = 400.0; % input voltage of buck = 305.0; Vcd % desired output voltage of buck: 10% Pout = 9e3; % output power Cf = 400e-6;% chosen based on fres << fline & parts Lfilt = 0.425e-3;% actual filter inductance value Cfilt = 2000e-6; % actual filter capacitance value rx full = 9.68;% low R value - full load current rx ten = 96.8;% high R value - 10% load current % starting resistance rxstart = rx ten;d = Vcd/E; % duty cycle fline = 360.0;% 360 Hz ripple from 6 pulse rectifier f = 20e3;% switching frequency Т = 1/f;% switching period pw = d\*T;% pulse width for switching noise SS model = 0.760e-3;% actual inductance value for buck 1 L %\*\*\*\*\*\* 

% Determination of Lcrit: low load R determines R = rx ten; Lcrit = (T\*R/2)\*(1-d); % critical inductance % Determination of delta\_I, Imax, Imin, ILavg % and I\_load at 10% load (ll).  $delta_I = ((E - Vcd)/L)^*d^*T;$ Imax\_ll =  $d^*E^*(1/R + (1-d)^*T/(2^*L));$ % ll max L current Imin\_ll =  $d^*E^*(1/R - (1-d)^*T/(2^*L));$ % ll min L current ILavg\_ll = (Imax\_ll+Imin\_ll)/2; % ll avg L current I\_load\_ll = Vcd/R; % ll current % Determination of Imax, Imin, ILavg % and I\_load at full load (fl). %\*\*\*\*\*\* \*\*\*\*\*\*\* R = rx\_full; Imax =  $d^{*}E^{*}(1/R + (1-d)^{*}T/(2^{*}L));$ % fl max L current Imin = d\*E\*(1/R - (1-d)\*T/(2\*L));% fl min L current ILavg = (Imax+Imin)/2;% fl avg L current  $I_load = Vcd/R;$ % fl current % Determination of resonant peak for L / Cf LPF. fres = 1/(2\*pi\*sqrt(L\*Cf)); % Determination of resonant peak for % input Lfilt / Cfilt LPF. %\*\*\*\*\* \*\*\*\*\* fres\_filt = 1/(2\*pi\*sqrt(Lfilt\*Cfilt));

2. Matlab M-file buckstrt.m

```
% buckstrt.m
%
% Provides startup parameters for 9 kW, 20 kHz
% buck chopper.
%
% Calls buckcons.m, a constant file developed
% for above buck chopper.
%
% Written by: Mike Badorf
% Last mod: 2JUN97
0⁄0***************
                  *****
clear
        % clear MATLAB memory
         % establish buck constants
buckcons
% Bessel Pole specifications
wo = 3250;
poles = wo^{*}[-0.942 - 0.74550 + 0.7112^{*}i - 0.7455 - 0.7112^{*}i];
% desired characteristic polynomial used to
% determine gains
0/0********
              ******
S
  = poly(poles);
% Gain calculations: Calculated using low
% starting resistance. Gains are utilized as
% first run starting point. Entry of manual
% gains can follow to give best overall
% response over all operating conditions. Use
% board resistors in practice to set gains.
0/*********
                              *****
R = rxstart;
hi = ((L*R*Cf*S(2))-L)/(E*R*Cf)
hn = (L*Cf*S(4))/E + hi*L/2
hv = ((L*R*Cf*S(3))-(E*hi)-R)/(E*R)
% Function to verify poles obtained with gains
% match desired poles.
Am = [0]
         -1/L
                     E/L
  1/Cf
        -1/(R*Cf)
                      0
        (hi/L)+(hv/(R*Cf))-hn -hi*E/L];
  -hv/Cf
```

closed\_syspole = eig(Am) % check for c

% SIMULINK no load pa % to constants determine	**************************************
% ABCD state space para	ameters
A = [-1/(R*Cf) 1/Cf	
-1/L 0 ];	
B = [ 0	
E/L ];	
C = [10]	
01];	
$\mathbf{D} = \begin{bmatrix} 0 \\ 0 \end{bmatrix}$	
0];	
%*************	*****
% Update initial condition	ns for integrators
°⁄o************************************	******
Vciv = 304;	% initial Vc integrator value
iLiv = Vciv/R;	% initial hn integrator value
hnintiv $= 0.0;$	% initial hn integrator value
dutyiv = $304/E$ ;	% initial duty cycle value
tstart $= 0.0;$	% simulation start time
tstop = 0.012;	% simulation stop time

96

3. Matlab M-file buckfull.m

```
% buckfull.m
%
% Provides full load parameters for 9 kW,
% 20 kHz buck chopper.
%
% Written by: Mike Badorf
% Last mod: 2JUN97
R = rx_full; % full load resistance value
% Function to verify poles obtained with gains
% match desired poles.
Am = [ 0
         -1/L
                     E/L
        -1/(R*Cf)
  1/Cf
                     0
        (hi/L)+(hv/(R*Cf))-hn -hi*E/L];
  -hv/Cf
syspole = eig(Am); % check for correct poles
% SIMULINK no load parameters (are in addition
% to constants determined in buckcons.m)
% ABCD state space parameters
A = [-1/(R*Cf) 1/Cf; -1/L]
                    0 ]; B = [ 0;
                              E/L];
C = [10; 01]; D = [0; 0];
% Data passdown before buckfull.m simulation
% begins.
%*********
           *****
Vc_response = Vc;
iL_response = iL;
duty response = duty;
timer = time;
% Update initial conditions for integrators in
% buckfull.m simulation.
%*********
               ******
Vciv = Vc(length(time));
                   % Vc initial value for buckfull.m
iLiv = iL(length(time));
                  % iL initial value for buckfull.m
dutyiv = duty(length(time)); % duty initial value for buckfull.m
tstart = tstop;
               % sim. start time for buckfull.m
tstop = tstop + 0.012;
                  % simulation stop time for buckfull.m
```

4. Matlab M-file buckten.m

% buckten.m % % Provides 10% load parameters for 9 kW, 20 kHz % buck chopper. % % Written by: Mike Badorf % Last mod: 2JUN97  $R = rx_ten;$  % 10% load resistance value % Function to verify poles obtained with gains % match desired poles. Am = [ 0 -1/L E/L -1/(R\*Cf) 1/Cf0 -hv/Cf (hi/L)+(hv/(R\*Cf))-hn -hi\*E/L];syspole = eig(Am); % check for correct poles % SIMULINK no load parameters (are in addition % to constants determined in buckcons.m) % ABCD state space parameters A = [-1/(R\*Cf) 1/Cf; -1/L]0 ]; B =[ 0; E/L ]; C = [10; 01]; D = [0; 0];% Data passdown before buck\_ten.m simulation % begins. Vc\_response = [ Vc\_response; Vc]; iL\_response = [ iL\_response; iL]; duty\_response = [ duty\_response; duty]; timer = [ timer; time]; % Update initial conditions for integrators for % buckten.m simulation. %\*\*\*\*\*\*\*\*\*\* \*\*\*\*\*\*\*\*\*\* Vciv = Vc(length(time)); % Vc initial value for buckten.m iLiv = iL(length(time)); % iL initial value for buckten.m dutyiv = duty(length(time)); % duty initial value for buckten.m tstart = tstop;% simulation start time for buckten.m tstop = tstop + 0.012; % simulation stop time for buckten.m


### 5. Matlab M-file buckplot.m

duty\_response = [ duty\_response; duty]; timer = 1000\*[ timer; time ]; datastep = 1:1:length(timer); % Allows plotting fewer points % than generated.

### figure(1)

subplot(3,1,1), plot(timer(datastep), Vc\_response(datastep),'b'), grid title('Vc Response'),ylabel('Vc (volts)') subplot(3,1,2), plot(timer(datastep), iL\_response(datastep),'b'), grid title('iL Response'),ylabel('iL (amps)') subplot(3,1,3), plot(timer(datastep), 10\*duty\_response(datastep),'b'), grid title('d(t) Response'),xlabel('time (msec)'),ylabel('10\*d(t)')

#### Simulink Block Diagram 6.



## B. LOAD BUCK CONVERTER

The Matlab m-file, buckcons.m, and the Simulink block diagram for the Load Buck Converter are provided below. The remaining m-files are provided above since the transient response generation is the same for both the Source and Load Buck Converters.

1. Matlab M-file buckcons.m

%*************************************	*******		
% buckcons.m			
%			
% Determining Buck Cir	cuit Parameters		
%			
% Specifications:			
%			
% 90 A IGBT's			
% Analog controller patte	erned after SSCM.		
%			
% Want continuous operation	ations between 10% and		
% 100% loading.			
%			
% Simulation sequence c	ycles through		
% startup -> 10% loading			
%	-		
% Written by: Mike Bado	orf		
% Last mod: 21SEP96			
%*************************************	******		
0/**********************	********		
% Constant Definitions			
	*******		
	% input voltage of buck		
$V_{cd} = 208.0$	% desired output voltage of buck		
	% output power		
	% chosen based on fres << fline & parts		
	% actual filter inductance value		
	% actual filter capacitance value		
	% low R value - full load current		
	% high R value - 10% load current		
rxstart = rx ten;	% starting resistance		
d = Vcd/E;	% duty cycle		
fline $= 360.0;$	% 360 Hz ripple from 6 pulse rectifier		
f = 20e3;	% switching frequency		
T = 1/f;	% switching period		
$pw = d^*T;$	% pulse width for switching noise SS model		
L = 1.3e-3;	% actual inductance value for buck		

% Determination of Lcrit: low load R determines  $R = rx_ten;$ Lcrit =  $(T^{R/2})^{*}(1-d)$ ; % critical inductance \*\*\*\*\*\*\* % Determination of delta\_I, Imax, Imin, ILavg % and I\_load at 10% load (ll). \*\*\*\*\* delta\_I = ((E - Vcd)/L)\*d\*T;Imax  $ll = d^*E^*(1/R + (1-d)^*T/(2^*L));$ % ll max L current Imin\_ll =  $d^*E^*(1/R - (1-d)^*T/(2^*L));$ % ll min L current ILavg\_ll = (Imax\_ll+Imin\_ll)/2; % ll avg L current  $I_load_ll = Vcd/R;$ % ll current \*\*\*\*\* % Determination of Imax, Imin, ILavg % and I\_load at full load (fl). 0/0\* \*\*\*\*\*\* \*\*\*\*\*\*\* R = rx full; Imax =  $d^*E^*(1/R + (1-d)^*T/(2^*L));$ % fl max L current Imin = d\*E\*(1/R - (1-d)\*T/(2\*L));% fl min L current ILavg = (Imax+Imin)/2;% fl avg L current  $I_load = Vcd/R;$ % fl current % Determination of resonant peak for L / Cf LPF. fres = 1/(2\*pi\*sqrt(L\*Cf));0/0\* \*\*\*\*\*\* % Determination of resonant peak for % input Lfilt / Cfilt LPF. %\*\*\*\*\* \*\*\*\*\*\*

fres\_filt = 1/(2\*pi\*sqrt(Lfilt\*Cfilt));

# 2. Simulink Block Diagram




Figure B-2, Load Buck Converter Simulink Block Diagram

.

104

# APPENDIX C. ACSL CODE

# A. SOURCE BUCK CONVERTER GAIN SELECTION CODE

The computer code for this section is comprised of the main ACSL program, two

supporting macro files and the command file used to generate transient load studies.

# 1. Main Program

!*************************************	********	*****		
! sourcebuck.csl				
<ul> <li>! This program simulates the operation of a 9 kW source buck converter unit operating at</li> <li>! 20 kHz assuming ideal components and no line losses. The converter has been designed</li> <li>! to operate as follows:</li> </ul>				
	dc input voltage			
	dc nominal output voltage			
! continu	uous ind. current from 10% -> 100% load			
! ! The controller for this simulation makes use of the analog control algorithm derived ! in Chapter III. The file, sourcebuck.cmd, contains the runtime commands utilized to ! exercise this model.				
! Written by: Michael Badorf ! Last modified: 02JUN97 !************************************	*****	*****		
INCLUDE 'buck.mac'				
INCLUDE 'analog_control.mac'				
PROGRAM sourcebuck				
INITIAL				
MAXTERVAL maxt = 1.0e-6 MINTERVAL mint = 1.0e-8	!"maximum integration step size" !"minimum integration step size" !"for variable step algorithms "			
CINTERVAL cint = 1.0e-6 ALGORITHM ialg = 5	!"data communication interval" !"integration algorithm" !"4R.K. 2nd, 5R.K. 4th"			
NSTEPS $nstp = 1$				
CONSTANT tstop = $1.0$	!"stop point for integration	"		
CONSTANT Vramppk = 10.0	!"pk value of ramp modulating waveform	u -		
CONSTANT swfreq1 = 20000.0	!"switching frequency for buck 1	"		
Tramp1 = 1.0/swfreq1	!"switching period for buck 1	n		
END ! "of initial"				

#### DYNAMIC

```
TERMT (t .GE. (tstop-0.5*cint))
```

#### DERIVATIVE

Vincap1 = 400.0!"define a hard input voltage of 400 Vdc" ! source buck converter unit 1 tpwm1 = MOD(t, Tramp1)!"time elapsed in switching period for buck 1 Vramp1 = Vramppk\*tpwm1/Tramp1 !"establish ramp modulating waveform for buck 1" !"implement source buck converter unit 1 macro" buck(1,Vincap1,iout1,isw1,iL1,Vc,Vramp1,"Lbuck1=760.0e-6","Vdidrop1=2.0",& "Vswdrop1=2.0") !"implement source buck converter unit 1 multiloop control macro analog\_control(1,Vincap1,Vc,iout1,iL1,"RCstart1=0.6","hi1=0.015","hv1=0.017",& "hn1=26.09") CONSTANT Cbuck1 = 400.0e-6 !"output capcitance " CONSTANT Vcic = 0.0!"output voltage IC " pVc = (iL1 - iout1)/Cbuck1!"output voltage state" Vc = INTEG(pVc, Vcic)!"output voltage CONSTANT Rout = 96.8!"source buck converter startup load" !"10% load value iout1 = Vc/Rout!"load current" \*\*\*\*\*\* ! end source buck converter unit 1 1\* \*\*\*\*\*\*

END !"of derivative"

END !"of dynamic"

END !"of program"

### 2. Buck Converter Macro

#### INITIAL

CONSTANT pLbuck CONSTANT pVdidrop CONSTANT pVswdrop

!"assign the initial inductor current" CONSTANT iLic&z = 0.0

!"define and initialize the switch conduction status" LOGICAL SW1&z SW1&z = .true. !"T s1 conducts, F s1 blocks"

#### END

!"determine conduction status of SW1" PROCEDURAL(SW1&z,isw=rampwav,duty&z,iL)

> "charge inductor when duty GT reframp" IF (duty&z .GT. rampwav) THEN

> > SW1&z = .true.isw = iL

ELSE

SW1&z = .false.isw = 0.0

ENDIF !"end if (duty&z .GT. rampwav)

END

!"of procedural"

 !"Given conduction status of SW1, and whether continuous or not,
 "

 !" determine derivative of iL
 "

 PROCEDURAL(piL&z=SW1&z,vin,Vc,Vdidrop&z,iL,Vswdrop&z,Lbuck&z)

"----if SW1 gated, assume can conduct pos. current" IF (SW1&z) THEN

> contmode&z = .true. piL&z = (vin-Vswdrop&z-Vc)/Lbuck&z

ELSE

IF (iL .GT. 0.0) THEN

!"if IGBT not gated but iL greater than zero "
!"the diode conducts and the inductor discharges"
piL&z = (-Vdidrop&z-Vc)/Lbuck&z

#### ELSE

!"'if IGBT not gated and iL less than or equal" !"to zero, the diode is off and the inductor " !"current and derivative are zero " piL&z = 0.0

ENDIF !"end if (iL .GT. 0.0)"

ENDIF !"end if (SW1&z)"

END !"of procedural"

!"integrate the inductor state variable" iL = BOUND(0.0, 100.0, LIMINT(piL&z, iLic&z, 0.0, 100.0))

MACRO END

# 3. Analog Controller Macro

.

له طه طه طه طه ا					
•	**************************************	* * * * * * * * * * * * * * * * * * * *			
! anaio	! analog_control.mac				
! This	macro governs the analog control algorithm derived in	n Chapter III. In addition			
	current protection is provided to place the controller in	-			
! opera	ations if inductor current exceeds 67.5 amps.				
!					
	en by: Michael Badorf				
	modified: 02JUN97	****			
•	RO analog_control(z,Vin,Vout,iout,iL,pRCstart,phi,ph				
MACK		(v,pim)			
INITLA	AL .				
	CONSTANT pRCstart				
	CONSTANT phi				
	CONSTANT phv				
	CONSTANT phn				
	"assign internal macro constants" CONSTANT Vthouseref&z = 305.0	!"top of housecurve"			
	CONSTANT vuldusclete z = 3.0	!"housecurve slope "			
	CONSTANT V thouse ic & z = 0.0	. nouseen ve stope			
	CONSTANT Vxic&z = 0.0				
	CONSTANT iLlimit&z = 67.5	!"max. ind. current before prot. action"			
	CONSTANT dutylow& $z = 0.0$	ī			
	CONSTANT minduty&z = $0.0$				
	CONSTANT maxduty & z = 10.0				
-	CONSTANT scale & z = 10.0				
END					
	pVthouse&z = (Vthouseref&z-Vthouse&z)/RCstart	&z !"reference voltage state "			
	Vthouse&z = INTEG(pVthouse&z, Vthouseic&z)	!"reference voltage "			
	vcref&z = Vthouse&z - iout/houseslope&z				
	pVx&z = Vout - vcref&z	!"voltage state difference "			
	Vx&z = INTEG(pVx&z, Vxic&z)	!"integral voltage state diff."			
	!"control algorithm for source buck converter control				
	dutyML&z = -hi&z*(iL-iout)-hv&z*pVx&z-hn&z*	$\nabla X \partial z + \nabla H \partial u s \partial z / \nabla H$			
	!"overcurrent protection for buck converter controll	er "			
	!"if buck converter 1 is operating, implement overc				
	IF (iL .GT. iLlimit&z) THEN	1			
	duty&z = dutylow&z	!"overcurrent"			
	ELSE				
	duty&z = BOUND(minduty&z, maxduty&	z, scale&z*dutyML&z)			
	ENDIF !"end if (iL .GT. iLlimit&z)"				

MACRO END

4. Command File

*****	***********
sourcebuck.cmd	****
<ul> <li>! way the transient response of a</li> <li>! contains a study that allows a s</li> <li>! this startup are used as ICs for</li> <li>! analysis can be run over and o</li> <li>!</li> <li>! Written by: Michael Badorf</li> <li>! Last modified: 02JUN97</li> </ul>	ercises the simulation by executing load changes. In this a source buck converter can be analyzed. The file source buck converter to start up. The final values of the transient analysis. In this way, the transient ver without having to execute a startup every time.
s strplt = .t. s calplt = .f.	**************************************
s devplt = 1	<pre>!"1 for screen output " !"5 for postscript "</pre>
s ppoplt = .f. s xinspl = 6 s weditg = .f.	!"true rotates plot 90 deg " !"x-axis plot units " !"false suppresses data write " !"each time SCHEDULE occurs "
s nrwitg = .t.	!"true enables accumulation of data " !"after a CONTIN "
s dpnplt =.f.	!"no date on plots "
!"determines which variables to p prepare t,iL1,iout1,Vc,duty1	plot"
!"startup of source buck converte proced sourcestartup	er"
!"source buck startup pa s Rout = 96.8	rameters" !"10% load"
!"simulation parameters s ialg = 5 s maxt = 1.0e-6 s cint = 1.0e-3 s tstop = 3.0 start	n
s cint = 1.0e-6 s tstop = 4.0 contin	
SAVE /FILE='sourcestan	tup' /BINARY /STATES /ICS /EVENTS

!"single source buck converter transient operation" proced trans

```
!"initial conditions restoration source converter startup"
RESTORE /FILE='sourcestartup' /EVENTS
```

!"reinitializes states to new ICs" REINIT

```
!"source buck parameters"
s Rout = 96.8
```

!"10% load"

```
!"simulation parameters"
s ialg = 5
s maxt = 1.0e-7
s cint = 1.0e-6
s tstop = 0.04
start
```

```
!"10% -> 100% source buck converter load change"
s Rout = 9.68
s tstop = 0.08
contin
```

```
!"100% -> 10% source buck converter load change"
s Rout = 96.8
s tstop = 0.12
contin
```

```
s plt=1
```

plot /color=0 /XTAG='(sec)'	&
duty1	&
iout1 /TAG='(amps)'	&
Vc /TAG='(volts)'	

end

B.

# LOAD BUCK CONVERTER GAIN SELECTION CODE

The computer code for this section is comprised of the main ACSL program and

the command file used to generate transient load studies. The buck macro is provided

above.

# 1. Main Program

·*************************************	*********			
! loadbuck.csl				
<ul> <li>! This program simulates the operation of a 3 kW load buck converter unit operating at</li> <li>! 20 kHz assuming ideal components and no line losses. The converter has been designed</li> <li>! to operate as follows:</li> </ul>				
300 Vdc input voltage				
	dc output voltage			
	ious ind. current from 10% -> 100% load			
! The controller for this simulation makes use of the digital control algorithm derived ! in Chapter III. The file, loadbuck.cmd, contains the runtime commands utilized to ! exercise this model.				
! Written by: Michael Badorf ! Last modified: 02JUN97 !************************************	*********			
INCLUDE 'buck.mac'				
PROGRAM loadbuck				
INITIAL				
MAXTERVAL maxt = 1.0e-6	!"maximum integration step size"			
MINTERVAL mint = 1.0e-8	!"minimum integration step size" !"for variable step algorithms "			
CINTERVAL cint = 1.0e-6 ALGORITHM ialg = 5	!"data communication interval" !"integration algorithm" !"4R.K. 2nd, 5R.K. 4th"			
NSTEPS nstp = 1 CONSTANT tstop = 1.0	!"stop point for integration"			
LOGICAL reinitf CONSTANT reinitf = .false.				

· · · · · · · · · · · · · · · · · · ·				
! Initialization of digital controller values: if reinitializing from previous ! run, then this section is skipped by setting reinitf = .true. in the ! command file. !************************************				
IF (reinitf) GO TO skipin Vthouse_old = 0.0 Verr_old = 0.0 Vint_old = 0.0 count = 0.0				
skipinCONTINUE				
END ! "of initial"				
DYNAMIC				
TERMT (t.GE. (tstop-0.5*cint))				
DERIVATIVE				
Vincap3 = 300.0 !"defi	ne a hard input voltage of 300 Vdc"			
! load buck converter unit 3	!*************************************			
!"implement load buck converter buck(3,Vincap3,iout3,isw3,iL3,V "Vswdrop3=2.0")	unit 3 macro /c3,count,"Lbuck3=1300.0e-6","Vdidrop3=2.0	)",&		
CONSTANT Cbuck3 = 400.0e-6 CONSTANT Vcic3 = 0.0	!"output capacitance of load buck !"output voltage IC	17		
pVc3 = (iL3 - iout3)/Cbuck3 Vc3 = INTEG(pVc3, Vcic3)	!"output voltage state !"output voltage	17 11		
CONSTANT Rout3 = 144.0	!"load buck converter startup load !"10% load value	11		
iout3 = Vc3/Rout3	!"load cuŕrent" ************************************	*****		
! end load buck converter unit 3	*****			
!*************************************	*******	*****		
! load buck converter unit 3 digita	al controller overcurrent protection ************************************			
CONSTANT iLlimit3 = 50.0	!"pulse-by-pulse inductor current limit	"		
CONSTANT dutylow3 = 0.0	!"lower admissible duty cycle limit	"		
CONSTANT minduty3 = 0.0 $CONSTANT maxduty3 = 475.0$	!"lower admissible duty cycle limit	11 11		
$\frac{1}{2} = \frac{1}{2} = \frac{1}$	!"upper admissible duty cycle limit !"duty between 0-500 counts			
	-			

!"if load buck converter operating, implement overcurrent protection" IF (iL3 .GT. iLlimit3) THEN

duty3 = dutylow3!"overcurrent"

ELSE

duty3 = BOUND(minduty3, maxduty3, scale3\*dutyML3)

ENDIF !"end if (iL3 .GT. iLlimit3)"

END !"of derivative"

!"interval statement causes controller to sample every tcount seconds
"
!"set tcount large if load buck is to be idle; when putting on line
"
!" reset tcount to 1.0e-7, the clock speed of the NSWC digital
"
!" controller -> perform reset in command file
"
INTERVAL tcount = 1.0e-7

count =	count	+	1
---------	-------	---	---

!"clock -> advances " !"every 1.0e-7 seconds"

CONSTANT Vthouseref3 = 208.0

!"top of house curve "

!"reference voltage with startup "time constant" of 0.06 sec " Vthouse3 = Vthouse\_old + 700\*tcount

!"memory for old reference voltage value - used on startup "
Vthouse\_old = Vthouse3

!"when clock counts to 250 (= 25 usec) update duty cycle for " !"application to upcoming switching interval " IF (count .EQ. 250) THEN

> !"limits reference voltage to top of house curve IF (Vthouse3 .GE. Vthouseref3) THEN Vthouse3 = Vthouseref3 ENDIF !"end if (Vthouse3 .GE. Vthouseref3)

CONSTANT houseslope3 = 3.0	!"slope of house curve	"
CONSTANT hi3 = 0.0105	!"current fdbk gain	**
CONSTANT hv3 = 0.000869	!"voltage fdbk gain	11
CONSTANT hn3 = 1.733	!"integral voltage fdbk gain	"

!"voltage state difference" Vprop = Vc3 - Vthouse3

!"integral voltage state difference"
Vint = 25.0e-6\*(Vprop + Verr\_old) + Vint\_old

!"control algorithm for load buck converter controller"
dutysamp = -hi3\*(iL3-iout3)-hv3\*Vprop-hn3\*Vint+Vthouse3/Vincap3

Verr\_old = Vprop Vint\_old = Vint

CALL LOGD(.false.)

ENDIF

!"end if (count .EQ. 250)"

"apply duty cycle to upcoming switching interval" IF (count .EQ. 500) THEN

CALL LOGD(.false.)

dutyML3 = dutysamp

count = 0.0

!"reset clock for next 50 usec cycle"

CALL LOGD(.false.)

ENDIF !"end (count .EQ. 500)

END

!"end discrete

END !"of dynamic"

END !"of program"

2. Command File

|\*\*\*\*\*\* ! loadbuck.cmd 1 ! This runtime command file exercises the simulation by executing load changes. In this ! way the transient response of a load buck converter can be analyzed. The file ! contains a study that allows a load buck converter to start up. The final values of ! this startup are used as ICs for the transient analysis. In this way, the transient ! analysis can be run over and over without having to execute a startup every time. Ł ! Written by: Michael Badorf ! Last modified: 02JUN97 \*\*\*\*\*\* s strplt = .t.! "one variable per x-axis" s calplt = .f.s devplt = 1! "1 for screen output" ! "5 for postscript " s ppoplt = .f. ! "true rotates plot 90 deg" s xinspl = 6! "x-axis plot units" s weditg = .f.! "false suppresses data write" ! "each time SCHEDULE occurs" s nrwitg = .t.! "true enables accumulation of data" ! "after a CONTIN" s dpnplt =.f. !"no date on plots" !"determines which variables to plot" prepare t,iL3,iout3,Vc3,duty3p !"startup of load buck converter" proced loadstartup !"load buck startup parameters" s Rout3 = 144.0!"10% load" !"simulation parameters" s ialg = 5s maxt = 1.0e-6s cint = 1.0e-6s tstop = 0.4start SAVE /FILE='loadstartup' count, Vthouse\_old, Verr\_old, Vint\_old & /BINARY /STATES /ICS /EVENTS

end

"single load buck converter transient operation" proced trans

!"initial conditions restoration from load buck converter startup" RESTORE /FILE='loadstartup' /EVENTS

!"reinitializes state to new ICs and skips digital controller"
!"initializations in INITIAL section of main program "
REINIT
s reinitf = .true.

!"load buck parameters" s Rout3 = 144.0

!"10% load"

!"simulation parameters" s ialg = 5 s maxt = 1.0e-7 s cint = 1.0e-6 s tstop = 0.03 start

!"10% -> 100% load buck converter load change" s Rout3 = 14.4 s tstop = 0.05 contin

!"100% -> 10% load buck converter load change" s Rout3 = 144.0 s tstop = 0.08 contin

plot /color=0 /XTAG='(sec)'	&
duty3p	&
iout1 /TAG='(amps)'	&
Vc /TAG='(volts)'	

end

# C. MODE 7 DETAILED SIMULATION CODE

The computer code for this section is comprised of the main ACSL program, three of the four supporting macro files and the command file used to generate transient load studies. The fourth macro file is the analog control macro provided at it was the same for all simulation cases.

## 1. Main Program

*****	*************************
! mode7.csl	······································
!	
! Of supplying 18 kw) supplying a ! The buck converter models assured	ation of parallel source buck converter units (capable) a load buck converter and a hard-switched inverter mes equivalent series resistances for the verter operates at 6 kHz. The system has been
<ul> <li>Source Buck Converter:</li> </ul>	400 Vdc input voltage w/ 360 Hz ripple 300 Vdc nominal output voltage continuous ind. current from 10% -> 100% load 20 kHz switching frequency
Load Buck Converter:	300 Vdc nominal input voltage 208 Vdc nominal output voltage continuous ind. current from 10% -> 100% load 20 kHz switching frequency
Inverter:	<ul> <li>300 Vdc nominal input voltage</li> <li>210 Vac(peak) 3-phase output voltage</li> <li>24 A(peak) maximum 3-phase current output</li> <li>6 kHz switching frequency (larger value requires smaller time step)</li> </ul>
<ul> <li>! algorithm derived in Chapter III.</li> <li>! frame current feedback as describ</li> <li>! the runtime commands utilized to</li> <li>!</li> <li>! Written by: Michael Badorf</li> <li>! Last modified: 02JUN97</li> </ul>	or this simulation makes use of the analog control The inverter is controlled by stationary reference bed in reference [8]. The file, mode7.cmd, contains exercise this model.

PROGRAM operational mode 7

#### INITIAL

MAXTERVAL maxt = 1.0e-6 !"maximum integration step size 11 MINTERVAL mint = 1.0e-8 \*\* CINTERVAL cint = 1.0e-6 !"data communication interval ALGORITHM ialg = 5!"integration algorithm \*\* 11 !"4 -- R.K. 2nd, 5 -- R.K. 4th NSTEPS nstp = 1CONSTANT tstop = 1.0!"stop point for integration" \*\*\*\*\* \*\*\*\*\*\* ! Electrical constants |\*\*\*\*\*\* \*\*\*\*\* pi = 3.14159265 twopi = 2.0\*pi pi2o3 = 2.0\*3.14159265/3.0 !"120 degrees in radians we = 60.0\*2.0\* pi !"60 Hz converted to 377 rad/sec " ! Switch and diode losses ... CONSTANT Vdidrop = 2.0!"voltage drop across diodes ... CONSTANT Vswdrop = 2.0 !"voltage drop across IGBTs ! Buck Converter and PWM settings CONSTANT swfreq1 = 20000.0 !"switching frequency for buck 1" Tbuck1 = 1.0/swfreq1!"switching period for buck 1 " CONSTANT swfreq2 = 20000.0!"switching frequency for buck 2" Tbuck2 = 1.0/swfreq2!"switching period for buck 2 " CONSTANT Vpk = 10.0 !"pk value of ramp mod wvfrm" CONSTANT finv = 6000.0!"switching frequency for inverter " Tinv = 1.0/finv!"switching period of inverter !"half the inverter switching period " Tinv over2 = Tinv/2.0slope = 4.0\*Vpk\*finv!"reference triangle slope for inverter" \*\*\*\*\*\*\*\*\*\*\*\* ! Logical switches used to turn load buck converter on and off ! 1 true = unit on 1 false = unit off \*\*\*\*\* LOGICAL buck1300

CONSTANT buck1300 = .false.

LOGICAL reinitf CONSTANT reinitf = .false.

### IF (reinitf) GO TO skipin

! Initialization of digital controller values: if reinitializing from previous ! run, then this section is skipped by setting reinitf = .true. in the ! command file.

\*\*\*\*\*

Vthouse3 = 0.0 Verr\_old = 0.0 Vint\_old = 0.0 count = 0.0

# 

! Initialization of inverter values: if reinitializing from previous ! run, then this section is skipped by setting reinitf = .true. in the ! command file.

> Vag=0.0Vbg=0.0Vcg=0.0i1 = 0.0i2 = 0.0i3 = 0.0

skipin..CONTINUE

END ! "of initial"

### DYNAMIC

TERMT (t.GE. (tstop - 0.5\*cint))

#### DERIVATIVE

· · · · · · · · · · · · · · · · · · ·	************	*****
! develops 6-pulse voltage input to	) source buck converters	
theta = $we^{t}$		
theta_s = mod(theta, twopi)	!"statement causes theta_s to vary from 0 -> 2*pi	.,
	!"then reset back to 0 for next cycle	17
CONSTANT Vr_ave = 208.0	!"average value of 6 pulse waveform	••
$Vrms = pi*Vr_ave/(3.0*SQRT(6.0))$	))) !"rms value of ripple "	

!"generates 6-pulse waveform " PROCEDURAL(Vr=theta s,Vrms,we) IF ((theta s.GE. 0.0) .AND. (theta s.LE. pi/3.0)) THEN Vr = -SQRT(6.0)\*Vrms\*cos(we\*t + 5.0\*pi/6.0)ELSE IF ((theta s.GE. pi/3.0).AND. (theta s.LE. 2.0\*pi/3.0)) THEN Vr = SQRT(6.0)\*Vrms\*cos(we\*t - pi/2.0)ELSE IF ((theta\_s.GE. 2.0\*pi/3.0) .AND. (theta\_s.LE. pi)) THEN Vr = -SQRT(6.0)\*Vrms\*cos(we\*t + pi/6.0)ELSE IF ((theta\_s .GE. pi) .AND. (theta\_s .LE. 4.0\*pi/3.0)) THEN Vr = SQRT(6.0)\*Vrms\*cos(we\*t + 5.0\*pi/6.0)ELSE IF ((theta s.GE.4.0\*pi/3.0).AND.(theta s.LE. 5.0\*pi/3.0)) THEN Vr = -SQRT(6.0)\*Vrms\*cos(we\*t - pi/2.0)ELSE IF ((theta\_s.GE. 5.0\*pi/3.0) .AND. (theta\_s.LE. 2.0\*pi)) THEN Vr = SQRT(6.0)\*Vrms\*cos(we\*t + pi/6.0)**ENDIF** !"end multiple if-then-else" !"of procedural" END Vin = 2\*Vr!"voltage at source buck converter input filters" ! end 6-pulse voltage input to source buck converters \*\*\*\*\*\*\*\*\*\* \*\*\*\*\*\*\*\*\*\*\* ! source buck converter unit 1 \*\*\*\*\*\* !"input LC filter for source buck converter unit 1" sourcefilter(1,Vin,Vincap1,iLfilt1,isw1,"Rlesr in1=0.2","Lfilt1=425.0e-6",& "Rcesr\_in1=2046.6","Cin1=2000.01e-6","Vcapic1=400.0") tpwm1 = MOD(t, Tbuck1)\*\* !"time elapsed in switching period for buck Vramp1 = Vpk\*tpwm1/Tbuck1 !"establish ramp modulating waveform for buck ... !"implement source buck converter unit 1 macro" buck(1,Vincap1,iout1,isw1,iL1,Vout,Vramp1,"Lbuck1=760.0e-6",& "Vdidrop1=2.0","Vswdrop1=2.0") !"implement source buck converter unit 1 multiloop control analog control(1,Vincap1,Vout,iout1,iL1,"RCstart1=0.1","hi1=0.015",& "hv1=0.017","hn1=26.09") \*\*\*\*\*\*\*\*\*\*\* ! end source buck converter unit 1 ! source buck converter unit 2 

!"input LC filter for source buck converter unit 2" sourcefilter(2,Vin,Vincap2,iLfilt2,isw2,"Rlesr\_in2=0.2","Lfilt2=425.0e-6",& "Rcesr in2=2046.6","Cin2=2000.01e-6","Vcapic2=400.0")

tpwm2 = MOD(t,Tbuck2) Vramp2 = Vpk*tpwm2/Tbuck2	!"time elapsed in switching period for buck " !"establish ramp modulating waveform for buck	17	
!"implement source buck converter buck(2,Vincap2,iout2,isw2,iL2,Vou "Vdidrop2=2.0","Vswdrop2=2	it,Vramp2,"Lbuck2=875.0e-6",&		
!"implement source buck converter unit 2 multiloop control macro" analog_control(2,Vincap2,Vout,iout2,iL2,"RCstart2=0.1","hi2=0.015",& "hv2=0.017","hn2=26.09")			
!*************************************	20.09 ) ************************************		
! end source buck converter unit 2	******		
CONSTANT Cbuck = 810.0e-6	!"output capcitance	11	
CONSTANT Rout = $96.8$	!"source buck converter startup load		
CONSTANT Rcesr = $0.02$	!"capacitor esr	n	
CONSTANT Vcic = $0.0$	!"output voltage IC	"	
	: output voltage IC	*1	
pVc = (iL1+iL2-iout)/Cbuck	"Output capacitor voltage state		
Vc = INTEG(pVc, Vcic)	· output oupublion voltage state		
	!"voltage across output capacitor "		
Vout = Vc + (iL1+iL2-iout)*Rcesr	!"output voltage "		
iout = (Vc+(iL1+iL2)*Rcesr+(iLfilt3+iinv)*Rout)/(Rout+Rcesr) !"total iout "			
iout1 = iL1 - (Cbuck/2)*pVc	!"iout of buck 1 "		
iout2 = iL2 - (Cbuck/2)*pVc	!"iout of buck 2 "		
	: Tout of back 2		
***********	*********	****	
! load buck converter unit 3			
·*************************************	**********	*****	
!"input LC filter for load buck conver	rter unit 3"		
loadfilter(3,Vout,Vincap3,iLfilt3,isw	3,"Rlesr_in3=0.2","Lfilt3=425.0e-6",&		
"Rcesr_in3=0.01","Cin3=4	460 0e-6" "Vcanic3=0 0")		
	(0.000, 0.00)		
!"implement source buck converter u buck(3,Vincap3,iout3,isw3,iL3,Vout3 "Vswdrop3=2.0")	nit 3 macro" 3,count,"Lbuck3=1300.0e-6","Vdidrop3=2.0",&		
CONSTANT Cbuck3 = 400.0e-6	!"output capcitance	**	
CONSTANT V cic3 = 0.0	!"output voltage IC	17	
CONSTANT Rout3 = 144.0	!"source buck converter startup load	**	
CONSTANT Rcesr_out3 = 0.01	!"load buck converter output	11	
	!"capacitor esr	11	
pVc3 = (iL3 - iout3)/Cbuck3	!"capacitor output voltage state	11	
Vc3 = INTEG(pVc3, Vcic3)	!"capacitor output voltage	Ħ	
Vout3 = $Vc3 + (iL3-iout3)$ *Rcesr_out	3 !"output voltage	"	
iout3 = (Vc3+iL3*Rcesr_out3)/(Rout3+Rcesr_out3) !"total iout "			

CONSTANT iLlimit3 = 50.0 CONSTANT dutylow3 = 0.0 CONSTANT minduty3 = 0.0 CONSTANT maxduty3 = 475.0 CONSTANT scale3 = 500.0 !"pulse-by-pulse inductor current limit "
!"lower admissible duty cycle "
!"lower admissible duty cycle limit "
!"upper admissible duty cycle limit "
!"duty between 0-500 counts"

IF (buck1300) THEN

!"if load buck converter operating, implement overcurrent protection" IF (iL3 .GT. iLlimit3) THEN

duty3 = dutylow3!"overcurrent"

ELSE

duty3 = BOUND(minduty3, maxduty3, scale3\*dutyML3)

ENDIF !"end if (iL3 .GT. iLlimit3)"

ELSE

!"if load buck converter is idle, duty cycle is zero" duty3 = 0.0 Vout3 = 0.0 iout3 = 0.0

ENDIF !"end if (buck1300)"

duty3p = duty3/scale3

"scales load buck duty cycle to 0 -> 1 range"

\*\*\*\*\*\* ! inverter model CONSTANT Lf = 10.0e-3 !"inverter phase load inductance 11 CONSTANT R4 = 5.0!"inverter phase load resistance ... CONSTANT K = 0.0005!"PWM gain CONSTANT K1 = 1260.0 !"proportional gain 11 CONSTANT K2 = 3750.0!"integral gain CONSTANT A = 24.0!"desired current amplitude 11

!"sine - triangle modulation"
tt = mod(t,Tinv)
IF(tt .LT. Tinv\_over2) THEN

Vtri = Vpk - tt\*slope

ELSE

 $Vtri = -Vpk + slope^{*}(tt - Tinv_over2)$ 

ENDIF !"end if (tt .LT. Tinv\_over2)"

!"calculate synchronous reference frame angle" thetae = integ(we,0.0)

!"calculate desired currents"Idesa = A\*cos(thetae)Idesb = A\*cos(thetae - pi2o3)Idesc = A\*cos(thetae + pi2o3)!"desi

!"desired phase A current " !"desired phase B current " !"desired phase C current "

!"transform desired currents to stationary qd0 quantities" Iqsdes = (2.0/3.0)\*(Idesa - 0.5\*Idesb - 0.5\*Idesc) Idsdes = (sqrt(3.0)/3.0)\*(-Idesb + Idesc)

!"transform actual currents to synchronous qd0 quantities" Iqse = (2.0/3.0)\*(ILa\*cos(thetae) + ILb\*cos(thetae - pi2o3) & +ILc\*cos(thetae + pi2o3)) Idse = (2.0/3.0)\*(ILa\*sin(thetae) + ILb\*sin(thetae - pi2o3) & +ILc\*sin(thetae + pi2o3))

!"determine error currents in stationary reference frame" Iqserr = Iqsdes - iqss Idserr = Idsdes - idss

!"generate commanded currents (PI Controller)" Iqscom = (K\*K1\*Iqserr + K\*K2\*integ(Iqserr,0.0)) Idscom = (K\*K1\*Idserr + K\*K2\*integ(Idserr,0.0))

!"transform commanded quantaties to ABC frame" Iacont = Iqscom Ibcont = -0.5\*Iqscom - (sqrt(3.0)/2.0)\*Idscom Iccont = -0.5\*Iqscom + (sqrt(3.0)/2.0)\*Idscom !"switching control voltages" Vacont = Iacont\*R4 Vbcont = Ibcont\*R4 Vccont = Iccont\*R4

!"schedule inverter switching" SCHEDULE hia .XN. (Vtri - Vacont) SCHEDULE loa .XP. (Vtri - Vacont) SCHEDULE hib .XN. (Vtri - Vbcont) SCHEDULE lob .XP. (Vtri - Vbcont) SCHEDULE hic .XN. (Vtri - Vccont) SCHEDULE loc .XP. (Vtri - Vccont)

!"calculate line voltages"

Vas = (2.0/3.0)\*Vag - (1.0/3.0)\*(Vbg + Vcg) Vbs = (2.0/3.0)\*Vbg - (1.0/3.0)\*(Vag + Vcg) Vcs = (2.0/3.0)\*Vcg - (1.0/3.0)\*(Vag + Vbg)

!"transform to stationary reference frame" Vqss = (2.0/3.0)\*(Vas - 0.5\*Vbs - 0.5\*Vcs) Vdss = (sqrt(3.0)/3.0)\*(-Vbs + Vcs)

!"find current derivatives in stationary frame"
piqss = (Vqss - R4\*iqss)/Lf
pidss = (Vdss - R4\*idss)/Lf

!"calculate stationary currents" CONSTANT iqssic = 0.0 CONSTANT idssic = 0.0 iqss = integ(piqss,iqssic) idss = integ(pidss,idssic)

!"initial q axis current !"initial d axis current

!"transform back to ABC quantaties" iLa = iqss iLb = -0.5\*iqss - (sqrt(3.0)/2.0)\*idss iLc = -0.5\*iqss + (sqrt(3.0)/2.0)\*idss

iinv = i1 + i2 + i3

#### END !"of derivative"

!*************************************
! implement load buck converter digital controller
***************************************

#### DISCRETE COUNTER

!"interval statement causes controller to sample every tcount seconds "

!" set tcount large if load buck is to be idle; when putting on line"

!" reset to 1.0e-7, the clock speed of the NSWC digital "

!" controller -> perform reset in command file

INTERVAL tcount = 10.0

"switch A to HI state	**
"switch A to LO state	
"switch B to HI state	"
"switch B to LO state	"
"switch C to HI state	**
"switch C to LO state	

.

!"execute if block when load buck converter is to be put on line "

!" the buck1300 condition tells the program that the load buck

!" is to be operating; the tcount condition ensures that tcount "

!" has been reset since reset only takes effect on following

!" program cycle -> see ACSL Reference Manual for details IF ((buck1300) .AND. (tcount .EQ. 1.0e-7)) THEN

count = count + 1	!"clock -> advances "
	!"every 1.0e-7 seconds"

CONSTANT Vthouseref3 = 208.0

!"top of house curve "

!"reference voltage with startup "time constant" of 0.06 sec " Vthouse3 = Vthouse\_old + 700\*tcount

"memory for old reference voltage value - used on startup" Vthouse\_old = Vthouse3

"when clock counts to 250 (= 25 usec) update duty cycle for " !"application to upcoming switching interval

IF (count .EQ. 250) THEN

!"limits reference voltage to top of house curve IF (Vthouse3 .GE. Vthouseref3) THEN Vthouse3 = Vthouseref3 ENDIF !"end if (Vthouse3 .GE. Vthouseref3)

CONSTANT houseslope3 = 3.0!"slope of house curve CONSTANT hi3 = 0.0105 !"current fdbk gain CONSTANT hv3 = 0.000869 !"voltage fdbk gain CONSTANT hn3 = 1.733!"integral voltage fdbk gain"

!"voltage state difference" Vprop = Vout3 - Vthouse3

!"integral voltage state difference" Vint = 25.0e-6\*(Vprop + Verr\_old) + Vint\_old

"control algorithm for load buck converter controller" dutysamp = -hi3\*(iL3-iout3)-hv3\*Vprop-hn3\*Vint+Vthouse3/Vincap3

Verr\_old = Vprop Vint\_old = Vint

#### CALL LOGD(.false.)

**ENDIF** 

!"end if (count .EQ. 250)"

"apply duty cycle to upcoming switching interval IF (count .EQ. 500) THEN

#### CALL LOGD(.false.)

dutyML3 = dutysamp count = 0.0

!"reset clock for next 50 usec cycle"

.

#### CALL LOGD(.false.)

#### ENDIF !"end (count .EQ. 500)

#### ENDIF

#### !"end if (buck1300)... "

11

END

!"end discrete

**DISCRETE** hia

- Vag = Vout Vswdrop i1 = iLa
- END ! "of discrete"

DISCRETE loa

Vag = Vswdrop i1 = 0.0

END ! "of discrete"

#### DISCRETE hib

Vbg = Vout - Vswdrop i2 = iLb END ! "of discrete"

### DISCRETE lob

Vbg = Vswdropi2 = 0.0

- END ! "of discrete"
- DISCRETE hic Vcg = Vout - Vswdrop i3 = iLc END ! "of discrete"

### DISCRETE loc

Vcg = Vswdrop i3 = 0.0 END ! "of discrete"

#### END !"of dynamic"

END !"of program"

### 2. Buck Converter Macro

# 

### t buck.ma

! This macro governs the conduction status of a buck converter switch and uses this
! condition to develop inductor current utilizing the inductor equation of state.
! Switch and diode losses are modeled as voltage drops. Capacitors and inductors are
! modeled with equivalent series resistance in place. The output inductor current is
! used in the main program to determine output capacitor voltage. Although this step
! could be done in the macro, the current arrangement allows modeling more complex PEBB
! network configurations.

! Written by: Michael Badorf ! Last modified: 02JUN97

MACRO buck(z,vin,iout,isw,iL,Vo,rampwav,pLbuck,pVdidrop,pVswdrop)

#### INITIAL

I

CONSTANT pLbuck CONSTANT pVdidrop CONSTANT pVswdrop CONSTANT iLic&z = 0.0 CONSTANT Rlesr&z = 0.2 CONSTANT Rcesr&z = 0.01

!"inductance " !"diode losses " !"switch losses " !"inductor current IC" !"inductor esr " !"capacitor esr "

"----define and initialize the switch conduction status" LOGICAL SW1&z SW1&z = .true. !"T s1 conducts, F s1 blocks"

END !"of initial"

END

"----determine conduction status of SW1" PROCEDURAL(SW1&z,isw=rampwav,duty&z,iL)

> "----charge inductor when duty GT reframp" IF (duty&z.GT. rampwav) THEN SW1&z = .true. isw = iL ELSE SW1&z = .false. isw = 0.0 ENDIF !"of procedural"

"----Given conduction status of SW1, and whether " " contin or not, determine deriv of iL " PROCEDURAL(piL&z=SW1&z,vin,Vo,Vdidrop&z,iL,iout,Vswdrop&z,Lbuck&z,& Rlesr&z,Rcesr&z)

> "----if SW1 gated, assume can conduct pos. current" IF (SW1&z) THEN

> > piL&z = (vin-Vswdrop&z-Vo)/Lbuck&z - & (Rlesr&z+Rcesr&z)\*iL/Lbuck&z + & Rcesr&z\*iout/Lbuck&z

ELSE

IF (iL .GT. 0.0) THEN

!"if IGBT not gated but iL greater than zero " !"the diode conducts and the inductor discharges" piL&z = (-Vdidrop&z-Vo)/Lbuck&z - & (Rlesr&z+Rcesr&z)\*iL/Lbuck&z + & Rcesr&z\*iout/Lbuck&z

ELSE

!"if IGBT not gated and iL less than or equal" !"to zero, the diode is off and the inductor " !"current and derivative are zero " piL&z = 0.0

ENDIF !"end if (iL .GT. 0.0)"

ENDIF !"end if (SW1&z)"

END

!"of procedural"

!"integrate the inductor state variable"
iL = BOUND(0.0, 100.0, LIMINT(piL&z, iLic&z, 0.0, 100.0))

MACRO END

## 3. Source Buck Converter Input Filter Macro

#### \*\*\*\*\*\*\*\* \*\*\*\*\*\* ! sourcefilter.mac t ! This macro governs the operation of the source buck converter input LC filters. The ! model takes into account equivalent series resistance of the capacitor and inductor in ! the filter. Due to algebraic loop considerations within the controller and buck ! macros, an equivalent parallel capacitance and resistance was found for the series ! capacitance/esr combination. This result gives the seemingly large value of capacitor ! esr shown in the call to this macro in mode7.csl. ł ! Written by: Michael Badorf ! Last modified: 02JUN97 \*\*\*\*\*\* MACRO sourcefilter(z,vin,Vcap,iLfilt,isw,pRlesr\_in,pLfilt,pRcesr\_in,& pCin,pVcapic)

**INITIAL** 

CONSTANT pRlesr\_in CONSTANT pLfilt CONSTANT pRcesr\_in CONSTANT pCin CONSTANT pVcapic

"----assign the inductor current IC" CONSTANT iLfiltic&z = 0.0

END !"of initial"

!"buck converter input filter state equations " piLfilt&z = (vin-Rlesr\_in&z\*iLfilt-Vcap)/Lfilt&z

!"current through input inductor "
iLfilt = INTEG(piLfilt&z, iLfiltic&z)

pVcap&z = (iLfilt - isw - Vcap/Rcesr\_in&z)/Cin&z

!"input voltage at buck converter IGBT "
Vcap = INTEG(pVcap&z, Vcapic&z)

MACRO END

### 4. Load Buck Converter Input Filter Macro

#### 

#### INITIAL

CONSTANT pRlesr\_in CONSTANT pLfilt CONSTANT pRcesr\_in CONSTANT pCin CONSTANT pVcapic

"----assign the initial inductor current and cap volt" CONSTANT iLfiltic&z = 0.0

#### END !"of initial"

!"buck converter input filter state equations " piLfilt&z = (vin-Rlesr\_in&z\*iLfilt-Vcap)/Lfilt&z

!"current through input inductor iLfilt = INTEG(piLfilt&z, iLfiltic&z)

pV&z = (iLfilt - isw)/Cin&zV&z = INTEG(pV&z, Vcapic&z)

!"input voltage at buck converter IGBT "
Vcap = V&z + (iLfilt-isw)\*Rcesr in&z

#### MACRO END

11

5. Command File

|\*\*\*\*\*\*\* ! mode7.cmd I ! This runtime command file exercises the simulation by executing load changes. In this ! way the transient response of the PEBB network can be analyzed. The file contains ! studies that allow system start up. The final values of the startups are used as ICs ! for the transient analysis. In this way, the transient analysis can be run over and ! over without having to execute a startup every time. ! ! Written by: Michael Badorf ! Last modified: 02JUN97 s strplt = .t. ! "one variable per x-axis" s calplt = .f.s devplt = 5! "6 for X-windows" ! "5 for postscript" s ppoplt = .f.! "true rotates plot 90 deg" s xinspl = 6! "x-axis plot units" s weditg = .f.! "false suppresses data write" ! "each time SCHEDULE occurs" s nrwitg = .t.! "true enables accumulation of data" ! "after a CONTIN" s dpnplt = .f.! "no date" !"determines which variables to plot" prepare t,iout1,iout1,iout2,iout3,Vout,Vout3,iLa,Vas !"startup of source buck converters" proced startup !"source buck startup parameters" s Rout = 40.0!"load buck parameters" s Rout3 = 144.0 s buck1300 = .false. !"loadbuck off" s tcount = 10.0!"inverter parameters s R4 = 5.0 s A = 0.0 !"inverter off"

132

```
!"simulation parameters"
s ialg = 5
s maxt = 1.0e-6
s cint = 1.0e-3
s tstop = 0.5
start
s cint = 1.0e-6
s tstop = 0.75
contin
```

SAVE /FILE='startup' count,Vthouse\_old,Verr\_old,Vint\_old,& Vout,iout,Vincap3,Vout3,iout3,Vag,Vbg,Vcg,i1,i2,i3,& /BINARY /STATES /ICS /EVENTS

#### end

!"startup of load buck converter" proced loadbuck

> RESTORE /FILE='startup' /EVENTS s reinitf = .true. REINIT

!"source buck startup parameters" s Rout = 40.0

!"load buck parameters" s Rout3 = 144.0 s buck1300 = .true. s tcount = 1.0e-7

!"loadbuck on"

!"inverter parameters s R4 = 5.0 s A = 0.0

#### !"inverter off"

!"simulation parameters"
s ialg = 5
s maxt = 1.0e-6
s cint = 1.0e-6
s tstop = 0.4
start

SAVE /FILE='loadbuck' count,Vthouse\_old,Verr\_old,Vint\_old,& Vout,iout,Vincap3,Vout3,iout3,Vag,Vbg,Vcg,i1,i2,i3,& /BINARY /STATES /ICS /EVENTS

#### end

!"startup of inverter" proced inverter

> RESTORE /FILE='loadbuck' /EVENTS s reinitf = .true. REINIT !"source buck startup parameters" s Rout = 40.0 !"load buck parameters" s Rout3 = 144.0s buck1300 = .true. !"loadbuck on" s tcount = 1.0e-7!"inverter parameters s R4 = 5.0 s A = 10.0 !"inverter on" !"simulation parameters" s ialg = 5s maxt = 1.0e-6s cint = 1.0e-6s tstop = 0.4start

SAVE /FILE='inverter' count, Vthouse\_old, Verr\_old, Vint\_old,& Vout, iout, Vincap3, Vout3, iout3, Vag, Vbg, Vcg, i1, i2, i3,& /BINARY /STATES /ICS /EVENTS

end

!"parallel source buck converters supplying load buck and inverter" proced trans

!"initial conditions restoration from 760 uH source "
!"buck converter / load buck converter startup
"
RESTORE /FILE='inverter' /EVENTS
REINIT
s reinitf = .true.

!"source buck parameters" s Rout = 96.8

!"load buck parameters" s Rout3 = 144.0 s buck1300 = .true. s tcount = 1.0e-7

!"inverter parameters" s R4 = 5.0 s A = 10.0 !"simulation parameters"
s nrwitg = .true.
s ialg = 5
s maxt = 1.0e-6
s cint = 1.0e-6
s tstop = 0.04
start

!"10% -> 100% load buck converter load change"
!"3 kW 100% power reference "
s Rout3 = 14.4
s tstop = 0.08
contin

!"100% -> 10% load buck converter load change" s Rout3 = 144.0 s tstop = 0.12 contin

!"40% -> 100% inverter load change" s A = 24.0 s tstop = 0.17 contin

!"100% -> 40% inverter load change" s A = 10.0 s tstop = 0.2 contin

s plt=1

plot /color=0 /XTAG='(sec)' & iout3 /TAG='(amps)' /lo=0.0 /hi = 16.0 & Vout3 /TAG='(volts)' /lo=196.0 /hi=218.0 & iout /TAG='(amps)' /lo=-5.0 /hi=30.0 & Vout /TAG='(volts)' /lo=300.0 /hi=308.0

s plt=2

plot /color=0 /XTAG='(sec)' & & iout2 /TAG='(amps)' /lo=-5.0 /hi16.0 & & iout1 /TAG='(amps)' /lo=-5.0 /hi=16.0 & & iLa /TAG='(amps)' /lo=-24.0 /hi=24.0 & & Vas /TAG='(volts)' /lo=-210.0 /hi=210.0

end

#### APPENDIX D. EASYTRAX PCB DATA

## A. ANALOG CONTROLLER PCB DATA

This section is divided into a component parts listing, an EASYTRAX PCB netlist, and a PCB component overlay.

#### 1. Component List

D. (110			~~~
R411G	AXIAL0.4	R110G	C203
AXIAL0.4		AXIAL0.4	RADO.2
	R807Q		
C603	AXIAL0.4	R109	C210
RAD0.2		AXIAL0.4	RADO.2
	R807H		
R603	AXIAL0.4	R102B	C212
AXIAL0.4	R606	AXIAL0.4	RADO0.2
	AXIAL0.4		14100012
R603H		R113A	C205
AXIAL0.4	R803	AXIAL0.4	RADO.2
	AXIAL0.4	AMALU.4	KADU.2
R411	AXIAL0.4	R113C	R024J
AXIAL0.4	R803G	AXIAL0.4	
AAIALU.4			AXIAL0.4
D (07	AXIAL0.4	R106	<b>T A A Z</b>
R607	~ ~ ~ ~	AXIAL0.4	R205
AXIAL0.4	C107		AXIAL0.4
	RADO.2	R313	
C902		AXIAL0.4	R210
RADO0.2	D107		AXIAL0.4
	DIODE0.4	R102C	R212
C904		AXIAL0.4	AXIAL0.4
RB.3/.6	D106		
	DIODE0.4	R101	C904D
C905		AXIAL0.4	RADO.2
RB.3/.6	R112G		
	AXIAL0.4	R113B	C305
C907		AXIAL0.4	RADO.2
RB.2.4	R114		10 10 0.2
100.2.1	AXIAL0.4	R110	C804
C901		AXIAL0.4	RADO.2
RB.2.4	R108	AMALV.4	NADU.2
ND.2.7	AXIAL0.4	D102 A	C000
D110	AAIALU.4	R102A	C808
R112		AXIAL0.4	RADO.2

C514	R902	C702	<b>TO </b>
RADO.2	AXIAL0.4	RAD0.2	J25
		KAD0.2	DB25RA/F
C708	R907		C907G
RADO.2	AXIAL0.4	D311	RADO.2
		DIODE0.4	U1
C704	D907		DIP14
RADO.2	RADO.1	D301	LF347
		DIODE0.4	LF 347
C306	R313G	21022011	U2
RADO.2	AXIAL0.4	D317	DIP12
	· · · ·	DIODE0.4	LM324
C111	<b>R704</b>		LW1524
RADO.2	AXIAL0.4	R501	U3
		AXIAL0.4	
C104	R702	TATALO.4	DIP18
RADO.2	AXIAL0.4	R509	UC3637
		AXIAL0.4	<b>T</b> T <i>4</i>
C211	R316B	AMALU.4	U4
RADO.2	AXIAL0.4	R504	DIP14
		AXIAL0.4	AD534
C204	R316A	AAIAL0.4	***
RADO.2	AXIAL0.4	R807	U5
		AXIAL0.4	DIP14
C608	R318	AAIALU.4	7432
RADO.2	AXIAL0.4	R505	TIC
C414		AXIAL0.4	U6
RADO.2	R301	TIMEU.4	DIP8
	AXIAL0.4	R502	1458
C408		AXIAL0.4	110
RADO.2	R311	AAIALU.4	U7
	AXIAL0.4	C807	DIP8
C604		RADO.2	LM311
RADO.2	C313	KADO.2	110
	RADO.2	C501	U8
D901A	10.0.2	RADO.2	DIP8
DIODE0.4	C301	RADO.2	LM311
	RADO.2	C803	
D902A		RADO.2	U9
DIODE0.4	C311	KADO.2	DATEL
	RADO.2	0216	TWR-5/1000-
D901B	10100.2	C316	15/200-D12
DIODE0.4	C302	RADO.2	<b>0</b> .
	RADO.2	D60237	Q1
D902B	C317	R603V	TO-92A
DIODE0.4	RADO.2	VR1	2N2222
	100.2		

### 2. Net List

.

አመጥ1	114 10		NET10
NET1	U4-10	D902B-A	NET19
R411G-2		<b>R902-1</b>	R803-2
R411-1	NET7 (+15V)		R803G-2
U4-11	U6-8	NET12	U8-3
	R603H-1	C902-1	C803-2
NET2	C904-1	C901-1	
C603-2	R807H-2	U9-1	NET20
U6-3	R803-1	D901A-K	C107-2
R603-2	R313-1	D901B-K	D107-A
Q1-3	C904D-2		R113C-2
	C808-1	NET13 (+5V)	U1-7
NET3	C708-2	C907-1	
U6-1	C306-2	C514-1	NET21
U6-2	C104-1	U5-14	C107-1
R606-2	C204-1	U9-7	D106-A
	C608-1	J25-4	R106-1
NET4 (-15V)	C414-1	R907-2	U1-6
U6-4	U3-6	R504-2	
C905-2	U7-8	C501-2	NET22
C904D-1	U8-8	C907G-1	D107-K
C305-2	U2-4		D106-K
C804-2	U4-14	NET14	
C704-2	U9-4	R112-1	NET23
C111-2	U1-4	R106-2	R114-1
C211-2	R301-1	R101-2	R113A-1
C408-1	C807-1	U1-1	R113C-1
C604-2	NET8	011	R113B-1
U3-5	R603-1	NET15	U1-13
U7-4	R603V-2	R112-2	01-15
U8-4		R112G-1	NET24
U2-11	NET9	U1-12	R114-2
U4-8	R603H-2		U1-14
U9-5	R603V-1	NET16	R311-1
U1-11		R807Q-1	1011-1
R704-1	NET10 (io/10)	U8-7	NET25
R316A-2	R411-2	R807-2	R108-1
R318-2	R109-1	1007-2	R103-1 R113B-2
C316-2	R102A-1	NET17	U1-8
05102	U2-13	R807Q-2	01-8
NET5	U2-14	Q1-2	NET26
U6-6	R316B-2	Q1-2	R108-2
R607-2	10101-2	NET18	R108-2 R109-2
R606-1	NET11	R807H-1	
NET6 (Vref)	C902-2	U3-14	U1-9
U6-7	C902-2 C901-2	R807-1	NETYZ
R607-1	U9-2	C807-2	NET27
R102B-1	D902A-A	007-2	R110G-1
N102D-1	D702A-A		R110-2

U1-10	U2-12	NET45	
		U3-9	NET53
NET28	NET36	U3-11	U5-1
R102B-2	C205-1	R311-2	J25-3
R102C-2	R205-2	C311-2	R501-1
R101-1	U2-5	D311-K	C501-1
R102A-2			0501-1
U1-2	NET37	NET46	NET54
	R024J-1	U3-16	U5-2
NET29	J25-24	R316B-1	J25-2
R113A-2		R316A-1	R502-2
U4-7	NET38	C317-1	KJ02-2
U4-12	R203-1	D317-K	) IFTCC
	J25-9	D317-K	NET55
NET30		NIET 47	U5-3
R313-2	NET39	NET47	U5-13
U3-13	R205-1	U3-17	J25-1
R313G-1	J25-8	U7-3	
C313-1	J23-8	C317-2	NET56
0515-1		D317-A	U5-5
$\mathbf{NET21}(\mathbf{v}_{2}/50)$	NET40		J25-14
NET31 (vo/50) R102C-1	R210-1	NET48	R505-2
U2-1	J25-6	<b>U3-18</b>	
U2-1 U2-2		R318-1	NET57
02-2	NET41		U5-6
NET32 (iL/10)	R212-1	NET49	U5-12
R110-1	J25-7	U7-2	J25-15
U3-12		R704-2	
U2-8	NET42	R702-2	NET58
U2-9	U3-1	C702-2	U5 <b>-9</b>
NET33	R301-2		U5-10
C203-2	C301-2	NET50	R509-1
	D301-K	U7-7	
R203-2		U5-4	NET59
U2-3	NET43	R504-1	D901A-A
	U3-2		D902A-K
NET34	U3-8	NET51	· · · ·
C210-2	U3-10	. U8-2	NET60
R210-2	C302-2	U5-11	D901B-A
U2-10			D902B-K
	NET44	NET52 (vin/50)	~> \40-1
NET35	U3-4	U2-6	NET61
C212-2	J25-13	U2-7	R907-1
R212-2		U4-1	D907-2
			10/-4




Figure D-1, Analog Controller PCB Component Overlay

## B. PHASE-LOCKED LOOP PCB DATA

This section is divided into a component parts listing, an EASYTRAX PCB netlist, and a PCB component overlay.

### 1. Component List

C202	C203	R311X	U1-LM311
RAD0.2	RAD0.2	AXIAL0.4	DIP8
C102	C204	R311	U3-4011
RAD0.2	RAD0.2	AXIAL0.4	DIP14
R202 AXIAL0.4	C104 RAD0.2	T-15 RAD0.2 T+15	R103 AXIAL0.4
R102	C108	RAD0.2	R203
AXIAL0.4	RAD0.3		AXIAL0.4
R107	C308	TI_SET	R108
AXIAL0.4	RAD0.3	RAD0.2	AXIAL0.4
R207	C208	TSLAVE	C311
AXIAL0.4	RAD0.3	RAD0.2	RAD0.2
C103 RAD0.2	JUMPER RAD0.2	TMASTER RAD0.2 U2-LM311 DIP8	R208 AXIAL0.4 {

### 2. Net List

NET1 C202-1 R202-2 U2-LM311-2 NET2 C102-1 R102-2 U1-LM311-2 NET3	TSLAVE-2 NET4 R102-1 TMASTER-2 NET5 R107-1 R207-1 C108-2 C314-2	T+15-2 U2-LM311-8 U1-LM311-8 U3-4011-14 R108-2 R208-1 NET6 R107-2 U1-LM311-7	NET7 R207-2 U2-LM311-7 U3-4011-8 NET8 C103-1 U1-LM311-3 R103-2 R108-1
R202-1	C208-2	U3-4011-13	NET9 C203-1
			0205-1

U2-LM311-3	U1-LM311-4	NET13	NET15
R203-2	NET11	R311X-1	R311-2
R208-2	JUMPER-2	TI_SET-1	U3-4011-9
	U3-4011-10	— .	U3-4011-11
NET10		NET14	
C204-2	NET12	R311X-2	
C104-2	JUMPER-1	R311-1	
T-15-1	U3-4011-12	C311-1	
U2-LM311-4			

## 3. PCB Component Overlay




Figure D-2, Phase-Locked Loop PCB Component Overlay

## C. IGBT DRIVER CIRCUIT PCB DATA

This section is divided into a component parts listing, an EASYTRAX PCB netlist, and a PCB component overlay.

### 1. Component List

C104,C108 2200uF-50V RB.3/.6	D123 1N4148 or 1N914 DIODE0.4	R107 1k-1/4W AXIAL0.4	U1 TLP250 (Toshiba) DIP8
C148 0.22uF RAD0.3 C203 0.1uF RAD0.2 D108A,D104A, D108B,D104B 1N4005 DIODE0.4	DGATE2,DGATE1 1N4744-Zener DIODE0.4 JUMP -jumper with opto -input if no opto RAD0.1 R106 6.2 - 1/4W AXIAL0.4	R201 -jumper with opto -1.3k-1/4W if no opto AXIAL0.4 R213 1k-1/4W AXIAL0.4	U2 HFBR-2521 (HP) HFBR 15/25XX VR1 LM78L05ACZ TO-92A
2. Net List			
NET1 JUMP-1 U1-3 D123-A	R201-2 NET4 C148-2 C104-2	VR1-1 NET6 D108A-A D104A-K	NET9 U1-2 R201-1 D123-K
NET2 R213-1 U2-3	D104A-A D104B-A U1-5	NET7	NET10 R106-1

NE12 R213-1 U2-3 VR1-2 C203-1	D104A-A D104B-A U1-5 NET5	NET7 D108B-A D104B-K	NET10 R106-1 DGATE2-A R107-2
NET3 R213-2 U2-4 U2-1	C148-1 C108-1 D108A-K D108B-K U1-8	NET8 U1-7 U1-6 R106-2	NET11 DGATE2-K DGATE1-K

## 3. PCB Component Overlay




Figure D-3, IGBT Driver PCB Component Overlay

### D. SENSOR BOARD PCB DATA

This section is divided into a component parts listing, an EASYTRAX PCB netlist, and a PCB component overlay.

1.	Component List		
R401	J4	DVR22A	R703
AXIAL0.4	DIP6	DIODE0.4	AXIAL0.4
R201	J3	DVR11A	R503
AXIAL0.4	DIP6	DIODE0.4	AXIAL0.4
R301	U8	CVR11	<b>R803</b>
AXIAL0.4	CL50 CL50	RB.3/.6	AXIAL0.4
R101		CVR22	R603
AXIAL0.4	U7 CL50	RB.3/.6	AXIAL0.4
C602	CL50	U1	C144
RAD0.2	U6	AD215	RAD0.2
C601	CL50	AD215	C344
RAD0.2	CL50	U3	RAD0.2
C502	U5	AD215 AD215	C244
RAD0.2	CL50	ADZIJ	C244 RAD0.2
C501	CL50	U2	
RAD0.2	VR1	AD215	C444
R 100.2	TO-220	AD215	RAD0.2
C801	TI7815	U4	C242
RAD0.2		AD215	RAD0.2
C902	VR2	AD215	
C802 RAD0.2	TO-220		C442
KADU.Z	MC7915	J5 DIP6	RAD0.2
C701	DVR22B	DIFO	C142
RAD0.2	DIODE0.4	J6	RAD0.2
C702		DIP6	
RAD0.2	DVR11B		C342
1110.2	DIODE0.4		RAD0.2

146

2.	Net	List

NET1	U6-2	NET13	
R401-1	U5-2	J3-2	NET21
J4-4	VR2-3	U1-2	DVR22B-K
51.1	U1-44	012	DVR11B-A
NET2	U3-44	NET14	DVICIDI
R401-2	U2-44	J3-5	NET22
U4-1	U4-44	U3-2	DVR22A-K
01	C144-1	05-2	DVR11A-A
NET3	C344-1	NET15	DVKIIAA
R201-1	C244-1	U8-3	NET23
J4-2	C244-1 C444-1	J6-6	U1-38
J <b>-1</b> -2	C+++-1	R803-1	J1-3
NET4	NET10 (+15 V)	K003-1	J1-5
	NET10 (+15 V)	NICT12	ALC: TO A
R201-2	C601-1	NET16	NET24
U2-1	C501-1	U7-3	U1-4
2 ID/07/	C801-1	J5-6	U1-3
NET5	C701-1	R703-1	
R301-1	U8-1		NET25
U3-1	U7-1	NET17	U3-38
	U6-1	U6-3	J1-4
NET6	U5-1	J6-1	
R301-2	VR1-3	R603-1	NET26
J3-4	U1-42		U3-4
	U3-42	NET18	U3-3
NET7	U2-42	U5-3	
R101-1	U4-42	J5-3	NET27
J3-1	C242-1	R503-1	U2-38
	C442-1		J2-3
NET8	C142-1	NET19	
R101-2	C342-1	VR1-1	NET28
U1-1		DVR11B-K	U2-4
	NET11	DVR11A-K	U2-3
NET9 (-15 V)	J4-3	CVR11-1	
C602-1	U2-2		NET29
C502-1		NET20	U4-38
C802-1	NET12	VR2-2	J2-4
C702-1	J4-5	DVR22B-A	NET30
U8-2	U4-2	DVR22A-A	U4-4
U7-2		CVR22-2	U4-3

# 3. PCB Component Overlay




Figure D-4, Sensor Board PCB Component Overlay

#### LIST OF REFERENCES

- 1. Blalock, H.C., "Power Electronic Converter Simulation, Real Time Control and Hardware-In-The-Loop Testing for a Shipboard Integrated Power System," Electrical Engineer Thesis, Naval Postgraduate School, Monterey, CA, March, 1995.
- 2. Mohan, N., Undeland, T.M., Robbins, W.P., *Power Electronics, Converters, Applications and Design*, John Wiley & Sons, Inc., New York, NY, 1989.
- 3. Mayer, J. and Salberta, F., "High-Frequency Power Electronic Converter for Propulsion Applications," Electrical Engineer Thesis, Penn State University, University Park, PA, January, 1997.
- 4. Arnold, *PC-104K MPP Cores*, The Arnold Engineering Company, Marengo, IL, September, 1995.
- 5. Kassakian, J.G., Schlecht, M.F., and Verghese, G.C., *Principles of Power Electronics*, Addison-Wesley Publishing Company, New York, NY, 1991.
- 6. Ciezki, J.G., "EC2320 Linear Control Systems Class Notes," Naval Postgraduate School, Monterey, CA, October, 1997.
- Hanson, R.J., "Implementing Closed-Loop Control Algorithms for DC-to-DC Converters and ARCP Inverters Using the Universal Controller," Electrical Engineer Thesis, Naval Postgraduate School, Monterey, CA, June, 1997.
- 8. Oberley, M.J., "The Operation and Interaction of the Auxiliary Resonant Commutated Pole Converter in a Shipboard DC Power Distribution Network," Electrical Engineer Thesis, Naval Postgraduate School, Monterey, CA, December, 1996.

## **INITIAL DISTRIBUTION LIST**

1.	Defense Technical Information Center
2.	Dudley Knox Library
	411 Dyer Rd. Monterey, California 93943-5101
3.	Chairman, Code EC
4.	Robert Ashton, Code EC/Ah
5.	John Ciezki, Code EC/Cy
6.	Roger Cooley
7.	Michael G. Badorf