



MICROCOPY RESOLUTION TEST CHART NUTLING A BOOM TO MARK AND A

THE FILE COLD



Detecting Bridging Faults With Stuck-at Test Sets

Steven D. Millman and Edward J. McCluskey

CRC Technical Report No. 87-20 (CSL TN No. 338) December 1987



Center for Reliable Computing ERL 460 Computer Systems Laboratory Departments of Electrical Engineering and Computer Science Stanford University Stanford, CA 94305-4055 USA (415) 723-1258

Imprimatur: Jon G. Udell, Jr. and Samy Makar.

This work was supported in part by the Innovative Science and Technology Office of the Strategic Defense Initiative Organization administered through the Office of Naval Research under Contract No. N00014-85-K-0600.

Copyright © 1987 by the Center for Reliable Computing, Stanford University. All rights reserved, including the right to reproduce this report, or portions thereof, in any form.

Detecting Bridging Faults With Stuck-at Test Sets

Steven D. Millman and Edward J. McCluskey

CRC Technical Report No. 20 (CSL TN No. 338) December 1987

Center for Reliable Computing ERL 460 Computer Systems Laboratory Departments of Electrical Engineering and Computer Science Stanford University Stanford, CA 94305-4055 USA (415) 723-1258

ABSTRACT

Simulations run on sample circuits show that extremely high detection of bridging faults is possible using modifications of psuedo-exhaustive test sets. Real chips often contain bridging faults, and this research shows that stuck-at test sets are not sufficient for detecting such faults. The modified pseudo-exhaustive test sets are easy to generate and require little, or no, fault simulation. Criteria have been found for identifying bridging faults unlikely to be detected by test sets. Techniques for increasing the bridging fault coverage of test sets without consuming excessive computer time are suggested.

i

per Letter

Keywords: bridging faults, stuck-at faults, pseudo-exhaustive test, fault modeling.

TABLE OF CONTENTS

Title

₹.

| i |
|-------------|
| 11 |
| ш |
| 111 |
| 1 |
| |
| 3 |
| |
| 6 |
| |
| 13 |
| • ~ |
| 10 |
| 16 |
| 10 |
| 17 |
| ., |
| 18 |
| |
| 26 |
| 1 1 1 |

LIST OF FIGURES

| Figure | Title | 'age |
|--------|---|------|
| 1 | A CMOS Bridging Fault and Electrical Model | . 2 |
| 2 | An AND Nonfeedback Bridging Fault and Logical Model | . 4 |
| 3 | An AND Feedback Bridging Fault and Logical Model | . 4 |
| 4 | The 74LS181 16-function ALU | . 7 |
| 5 | The Parity Tree | . 9 |
| 6 | An OR Feedback Bridging Fault for Which the Order of Tests Is Important | . 10 |
| 7 | The Four Multiplexer Implementations | . 12 |
| 8 | Two Segments With Inputs That Always Have the Same Value | 14 |
| 9 | The Four Multiplexer Implementations | 26 |
| 10 | The Parity Tree | 27 |
| 11 | The 74LS181 16-function ALU | 28 |

LIST OF TABLES

| Table | Title | Page |
|-------|--|------|
| 1 | Results of 74LS181 Simulations | . 8 |
| 2 | Results of Parity Circuit Simulations | 8 |
| 3 | Simulation Results for the Two-Level Multiplexers | 10 |
| 4 | Simulation Results for the Four-Level Multiplexers | 11 |
| 5 | Comparison of Pseudo-Exhaustive Tests for the ALU | 15 |

INTRODUCTION

South Contract

1

As the density of devices on VLSI chips has increased, bridging faults have become a research area of great interest [Bhattacharya 85], [Xu 82], [Malaiya 86], [Acken 83]. Recently, work has been done on determining algorithms to generate tests for detecting bridging faults [Karpovsky 80], [Abramovici 83]. However, in a typical VLSI circuit, the number of bridging faults is so large that the task of deriving a test for each one is not economical. This paper describes a method that provides high detection of bridging faults without requiring extensive fault simulation.

A bridging fault, (x,y), occurs when two or more leads are unintentionally shorted together resulting in wired logic. Feedback bridging faults occur when the value of y can depend on the value of x in the fault free circuit. To detect a bridging fault, the fault must be activated and the result of the fault must be propagated to an output. In the past, it was thought that the leads involved in the bridging fault had to have different logical values in order to activate the bridging fault, [Karpovsky 80]. This investigation found that this restriction is not necessary for feedback bridging faults since they create "memory" in an otherwise combinational circuit.

In this paper, feedback faults that cause oscillation upon the application of a vector are not considered to be detected by that vector. This limitation is imposed for two reasons based on the *sampling period* of the tester being used. The sampling period is the amount of time after the application of a vector that the tester samples the data on the output pins of the chip. First, if the oscillation period is longer than the sampling period, the fault may not propagate to the output before the next change of inputs. Second, if the oscillation period is shorter than the sampling period, the tester than the sampling period, the tester than the sampling period is shorter than the sampling period, the tester than the sampling period, the tester than the sampling period, the tester than the sampling period is shorter than the sampling period, the tester than the sampling period, the tester than the sampling period, the tester than the sampling period is shorter than the sampling period, the tester test

The wired logic model for bridging faults is still applicable to current technology. A CMOS circuit with a bridging fault and the corresponding electrical model are shown in Fig. 1 [Freeman 86], [Malaiya 86]. Simulations done on CMOS circuits show that bridging faults usually resulted in voltages significantly far from logic thresholds. Intermediate values that could not be correctly interpreted as a zero or a one were rare. This is due to the high noise immunity typically found in CMOS. This provides evidence that bridging faults cause wired logic on the involved



Figure 1. (a) A CMOS bridging fault. (b) The corresponding electrical model.

nodes. It was also found that the wired logic performed depended on the gates driving the bridged leads. As a result, the present work makes no assumptions as to the logic performed: both AND and OR bridging faults were simulated for every pair of leads in each circuit.

It must be noted that not all possible bridging faults need be considered. It has been shown that the detection of one bridging fault can guarantee the detection of another bridging fault, and that the detection of a stuck-at fault can guarantee the detection of one, or more, bridging faults, [Mei 74], [Abramovici 83]. In addition, it was shown that bridging faults on the inputs of an elementary gate are detected by single stuck-at test sets, [Mei 74]. As a result, the methods of fault dominance used to reduce the number of stuck-at faults before pattern generation can be used to reduce the number of bridging faults.

In addition, once a layout of the circuit has been obtained, the list of possible bridging faults can be significantly reduced. This results since only those lines that are adjacent or overlapping are likely to bridge unless all lines in between are also involved. The number of bridging faults left to consider can be reduced from n^2 to 8n, where n is the number of nodes in the circuit [Acken 88]. Since layouts of the circuits studied for this research were not available, bridging faults between all possible pairs of nodes were considered.

Single stuck-at fault test sets, which can be generated by many efficient algorithms, have been proposed for use in detecting bridging faults in two ways. The first method is to take an existing stuck-at test set and determine, through simulation, which bridging faults it detects. The test vectors are then reordered and/or additional tests are added so that all detectable bridging faults are found [Mei 74]. This method requires extensive computer time since fault simulation must be done for each bridging fault. In addition, each time the test set is reordered, the fault simulation must be repeated to ensure that a feedback bridging fault does not introduce memory that prevents it from being detected. The second method is to alter the stuck-at test pattern generator so that it meets constraints due to the bridging fault problem [Abramovici 83]. These constraints not only slow down the pattern generator, but several vectors may be generated for the same stuck-at fault in order to detect bridging faults associated with that node. In addition, since the modified pattern generator merely follows rules to determine if a bridging fault has been detected by a stuck-at test, it will not be able to efficiently derive tests for bridging faults after all of the stuck-at faults have been detected. Thus, neither of the above methods is efficient for VLSI circuits.

This paper provides a new, economically feasible method for using stuck-at test sets for the detection of bridging faults. Bridging faults that tend to be resistant to the stuck-at test sets can be identified by examining the circuit topology and the stuck-at fault simulation results. Therefore, improved bridging-fault coverage can be attained at a cost only slightly above that of stuck-at test generation alone.

THE BRIDGING FAULT SIMULATION MODEL

The simulations were done at the gate level between all possible pairs of nodes in each circuit, where the nodes consisted of all primary inputs and all gate outputs. Figure 2 illustrates the bridging fault model used for a nonfeedback AND bridging fault. Note that all fanout branches of both leads involved are affected. Since a bridging fault between a stem and a branch is equivalent to the bridging fault between the corresponding stems, only faults between stems were considered.

The model of a feedback AND bridging fault is shown in Fig. 3. (Fanout is treated as above, but is omitted for clarity in the following discussion.) A flip-flop was placed in the feedback loop since circuits with feedback loops unbroken by latches or flip-flops required the use of a slow simulator. To create the impression of a loop without a flip-flop, each test vector was applied three times in succession. If the value in the flip-flop remained stable for the second and third



Figure 2. (a) An AND nonfeedback bridging fault. (b) The corresponding logical model.



Figure 3. (a) An AND feedback bridging fault. (b) The corresponding logical model.

applications of the vector, then oscillation could not have occurred in the actual circuit. If the value in the flip-flop was not stable, the fault was not considered to be detected.

To show that this model describes the behavior of an actual circuit, consider the AND feedback bridging fault shown in Fig. 3. (The OR feedback bridging fault has a corresponding proof.) It must be noted that regardless of the state of the circuit when the vector is applied, the values on lines $a_1,...,a_n$ will be stable and unaffected by the bridging fault. In addition, if the input x is 0, the output z will become 0 the first time the flip-flop is clocked. It will then remain 0 until the input vector changes. This is true for the actual circuit even if it is oscillating before the application of the vector. Hence, only the cases where x = 1 need be considered. First, the circuit is assumed to be stable (the output is either 0 or 1) before the application of the vector. The cases where the circuit is oscillating before the application of the vector.

For convenience, define $A = (a_1, ..., a_n)$. There are four cases to examine:

(i) F(0,A) = 0, and F(1,A) = 0.

The output will go to 0 since both F(0,A) = 0 and F(1,A) = 0. The first condition is required since the previous vector may have set z = 0. The output will remain stable since F(0,A) = 0. Only one application of the vector is required for the model to match the actual circuit.

(ii) F(0,A) = 1, and F(1,A) = 1.

If the previous output was 0, then, since F(0,A) = 1, the output will become 1. If the previous output was 1, then the output will remain 1 since F(1,A) = 1. In both cases, the output will then remain stable at 1 since F(1,A) = 1. Only one application of the vector is required for the model to match the actual circuit.

(iii) F(0,A) = 0, and F(1,A) = 1.

If the previous output was 0, the output will remain 0 since F(0,A) = 0. If the previous output was 1, the output will remain 1 since F(1,A) = 1. Again, only one application of the vector is required for the model to match the actual circuit.

(iv) F(0,A) = 1, and F(1,A) = 0.

If the previous output was 0, then the output will become 1 since F(0,A) = 1. However, since F(1,A) = 0 the output will now become 0. Hence, the output will oscillate independent of the initial condition of the circuit. Three clockings of the flip-flop are required for the model to oscillate from 0 to 1 and back to 0 (or from 1 to 0 to 1). The first cycle sets up the vector and causes the first change in value. The second and third cause the output to change twice more. Oscillation is detected if the outputs after the second and third cycles do not match.

If the single fault in the circuit is a feedback bridging fault, it is possible that the circuit will oscillate when some, if not all, of the test vectors are applied. When such oscillations occur, the circuit and model will respond to the next vector as follows:

(i) and (ii) Since the output is not a function of the x input, the oscillation will stop and the new output will not be a function of the previous output.

(iii) There is no guarantee that the oscillation will stop in the actual circuit. However, the

oscillation is not self-regenerative since there is no net inversion from x to the output. Hence, given enough time, the output will tend to settle to either 0 or 1. For the purposes of this paper, it is assumed that the amount of time required for the output to stabilize is less than the clock cycle time for the circuit. Without this simplification, the model would have been far too complex to be useful. Since the final value of the output cannot be predicted, when oscillation does occur the value remaining in the flip-flop after the third cycle is used as the initial value for the next vector. (iv) The oscillations will continue as in case (iv) above.

MARYAKA TANANG TANANG

In cases (i), (ii), and (iii), the bridging fault was detected if the final, stable output of the faulty circuit was different than that of the fault free circuit.

Since dividing all of the possible bridging faults into feedback and nonfeedback groups was a tedious task, even by computer, all faults were simulated using the feedback model. Although this meant that the nonfeedback faults took longer to simulate, time was saved overall since only one model was used and all faults could easily be simulated with one command.

RESULTS

Simulations were run on a 16-function ALU (74LS181), an 8-bit parity tree of two input XOR gates, and four implementations of a 4-to-1 multiplexer. The test sets used for the simulations, all of which detect 100% of detectable stuck-at faults, are listed in Appendix A. The undetected faults for each test set are listed in Appendix B along with the list of undetectable faults.

Table 1 shows the results for the 16-function ALU shown in Fig. 4. The table shows that the variety of test generation methods for stuck-at faults achieved consistent results in detecting bridging faults. Undetectable bridging faults (such as an OR bridging fault on the input leads of an OR or NOR gate) were not included in the totals. The shorter test sets did not detect as many bridging faults as did the longer test sets. Analysis of the circuit's response to the test sets found that this was due to the shorter test sets failing to propagate the effect of the bridging faults to a primary output. It was also found that bridging faults on the outputs of similar gates, which perform the same logic function, that have common inputs were difficult to detect.



and a state of the state of the

| le tasta | Bryant? | Bryanth | Goel | Hughes | Krish | McC4 | Miczo2 |
|----------------------------|---------|---------|-------|--------|-------|--------|--------|
| Nutified of this victors | 14 | 12 | 35 | 135 | 12 | 124 | 17 |
| Number of missed AND fail | ts - 24 | 25 | 4 | 0 | 33 | 0 | 46 |
| Number of missed OR faults | 15 | 44 | 5 | 0 | 66 | 1 | 18 |
| Coverage of AND faults (%) | 99,18 | 99 ()4 | 99.86 | 100.00 | 98.87 | 100.00 | 98.43 |
| Coverage of OR faults (%) | 98.79 | 98.48 | 99.83 | 100.00 | 97.72 | 99.97 | 99.38 |

Table 1. Reserve († 241 S181 simulations

Total number of each type of fault 2926

● ちょうしょう 一部のため ためたい ● ちょうちん しょう

| | | 1. 1 1 | · · · · · · · · · · · · · · · · · · · | 1 . ' |
|-------------------|---|-----------|---------------------------------------|---------------|
| 1 - 1 - 1 - 1 - 4 | • | AZ | へっていてい パイエクトレック | CIPPINE CONC. |
| 1.1.11 | | ACNUES OF | | . sinnuauons. |
| | | | | |
| | | | | |

| Testisets | Bossen | Bossen2 | Millman | Mourad |
|-----------------------------|--------|---------|---------|--------|
| Number of test vectors | 4 | 4 | 13 | 7 |
| Number of missed AND faults | 22 | 22 | 0 | 0 |
| Number of missed OR faults | 26 | 22 | 0 | 0 |
| Coverage of AND faults (%) | 79.05 | 79.05 | 100.00 | 100.00 |
| Coverage of OR faults (%) | 75.24 | 79.05 | 100.00 | 100.00 |

Total number of each type of fault: 105

An example is a bridge between the outputs of a pair of n input AND gates that share n-1 inputs. Even the pseudo-exhaustive test sets, such as McC4, had trouble detecting these faults if the gates were not in the same segment. The only fault that McC4 missed was between nodes that were in "distant" segments. The location of the nodes in distant segments implies that they are not likely to be physically adjacent on an actual chip. Since it is unlikely that a bridging fault between such nodes could occur, the test set detected 100% of all detectable probable bridging faults.

Table 2 shows the results for the parity circuit shown in Fig. 5. The Millman test set is pseudo-exhaustive [McCluskey 86]. The Mourad [Mourad 86] test set was designed to detect all single and double stuck-at faults. The Bossen [Bossen 70] test set consists of four vectors that exhaustively test every XOR gate in the circuit detecting 100% of the single stuck-at faults. This test causes each line to take on one of three possible pattern sets. As a result, for 30 pairs of nodes

A THE REAL PROPERTY AND A THE REAL

in the circuit, the two nodes always have equal values. Since the Bossen test resulted in the output sequence 0011, the Bossen2 sequence was created so that the output sequence became 0101. This ordering was desired since it was expected that feedback bridging fault coverage would be higher if the outputs of the circuit changed more than once during the test set. This expectation, which proved true, is due to the feedback fault causing the circuit to remain in a specific state no matter how the inputs changed. If the outputs of the circuit in the fault free case don't change, then the fault will not be detected.



Figure 5. The parity tree.

For example, Fig. 6 shows an OR gate with an OR feedback bridging fault. An exhaustive test of the OR gate can be applied in 24 different orders, two of which are shown. For the first ordering, the fault will not be detected since the output in the presence of the fault is identical to the fault-free output. Here, the output value changes only once. The second ordering causes the fault-free output to change twice, thereby detecting the bridging fault when it latches the output to 1.

While the Bossen test detected all of the bridging faults between leads whose logical values differed at least once, it missed most of the faults between leads whose values never differed. This included all 22 nonfeedback faults of each type between such nodes. The Bossen2 test set detected all of the feedback faults but missed all 22 nonfeedback faults between nodes that never differed. This demonstrates that ultra-short test sets may not do well in detecting nonfeedback bridging faults since activation of the faults is not as likely to occur as in longer test sets. Feedback faults tend to be detected when the nodes of the circuit toggle several times during the application of the test set.



والمتحدث والمراجع

| | output | | | | |
|----|------------|----------------------|--|--|--|
| ху | fault free | in presence of fault | | | |
| 00 | 0 | 0 | | | |
| 01 | 1 | 1 | | | |
| 10 | 1 | 1 | | | |
| 11 | 1 | 1 | | | |
| 01 | 1 | 1 | | | |
| 00 | 0 | 1 | | | |
| 10 | 1 | 1 | | | |
| 11 | 1 | 1 | | | |

Figure 6. An OR feedback bridging fault for which the order of tests is important.

Tables 3 and 4 list the results of the simulations for the two- and four-level multiplexer circuits, respectively. The four implementations of the multiplexer are shown in Fig. 7. The mux 1 test set is the standard, minimum length, walking zero, walking one multiplexer test set [Makar 87]. Mux2 consists of the same vectors reordered so that the output alternates between zero and one in order to improve feedback coverage. Two pseudo-exhaustive test sets were created following the guidelines discussed below. Mux3 was used for the two level multiplexers and mux4 for the four-level circuit.

Table 3. Simulation results for the two-level multiplexers.

| | F | AND/OR | | | NAND | |
|--|--------|--------|--------|--------|--------|--------|
| Test sets | muxl | mux2 | mux3 | mux l | mux2 | mux3 |
| Number of test vectors | 8 | 8 | 12 | 8 | 8 | 12 |
| Number of missed AND faults | 0 | 0 | 0 | 0 | 0 | 0 |
| Number of missed OR faults | 4 | 0 | 0 | 0 | 0 | 0 |
| Coverage of AND faults (%) | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 |
| Coverage of OR faults (%) | 94.44 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 |
| Total number of each type of fault: 78 | | | | | | |

For both two-level implementations and the four-level AND/OR circuit, mux2 caught 100% of the detectable faults. Mux1 failed to catch four OR feedback faults in both AND/OR implementations since the output changed only once. The four-level NAND circuit provided problems for both mux1 and mux2. The number of possible vectors that could detect the

| | F | ND/OR | | | NAND | |
|-----------------------------|--------|--------|--------|-------|-------|--------|
| Test sets | mux 1 | mux2 | mux4 | mux l | mux2 | mux4 |
| Number of test vectors | 8 | 8 | 16 | 8 | 8 | 16 |
| Number of missed AND faults | 0 | 0 | 0 | 12 | 12 | 0 |
| Number of missed OR faults | 4 | 0 | 0 | 4 | 4 | 0 |
| Coverage of AND faults (%) | 100.00 | 100.00 | 100.00 | 90.91 | 90.91 | 100.00 |
| Coverage of OR faults (%) | 96.92 | 100.00 | 100.00 | 97.04 | 97.04 | 100.00 |
| | | | | | | |

Table 4. Simulation results for the four-level multiplexers.

Total number of each type of fault: 136

undetected nonfeedback bridging faults was typically 8 or 12. Since the test sets had only 8 of the 64 possible vectors, the probability was high that none of the detecting vectors were contained in the test sets. This leads to two conclusions. Minimum length test sets achieved excellent coverage of feedback faults, but, as shown above, their coverage of nonfeedback faults is poor. Second, the idea of "functional testing", shown to be inadequate for stuck-at faults in [Sakov 87], is also inadequate for detecting bridging faults. In contrast, the pseudo-exhaustive test sets caught all detectable bridging faults.

Bridging faults unlikely to be detected by a stuck-at test set can be identified as follows. Nonfeedback bridging faults between leads whose logical values rarely, if ever, differ are difficult to detect. Feedback faults are less likely to be detected if leads seldom change value during the application of the test set. These leads can be identified during fault-free simulation of the stuck-at test set. By counting how many times a lead toggles, and whether it always, or nearly always, toggles at the same time as any other leads will allow these bridging faults to be identified without doing fault simulations. Simulators that perform toggle counting are currently used to estimate fault



Ň

(a) The two-level AND/OR multiplexer.



(b) The two-level NAND multiplexer.

Figure 7. The four multiplexer implementations.

coverage and could be adapted to identify bridging faults that are difficult to detect. Bridging faults between outputs of similar gates that share inputs are a subset of the bridging faults between leads whose values rarely differ since such outputs will tend to be the same. However, these faults are easily identified by examining a logic diagram of the circuit.



(d) The four-level NAND multiplexer

Figure 7. (Continued)

A NEW PSEUDO-EXHAUSTIVE APPROACH FOR BRIDGING FAULTS

The experience gained from simulating the above circuits has shown that pseudo-exhaustive test sets that detect most, if not all, bridging faults can be generated easily. Since pseudoexhaustive tests will detect any fault within a segment that does not introduce state, all nonfeedback faults within each segment will be detected. If the segments are well chosen, there will be few nonfeedback faults between segments that need attention. Hence, the majority of bridging faults that are of concern are feedback faults. Since fault simulation is unnecessary for the stuck-at faults

when using pseudo-exhaustive testing, fault simulation need only be done for those feedback bridging faults that may be difficult to detect.

After choosing the segments for the circuit under test, the following procedure should be used to create a pseudo-exhaustive test set. First, generate the test patterns for each segment. Second, whether the segments are to be tested serially or in parallel, do not allow inputs to the circuit to always have the same values. The reason for this is shown in Fig. 8 where a bridging fault between w and y will go undetected even though both segments are exhaustively tested. Hence, the circuit and segment inputs should go through all possible combinations, as often as possible, whether they drive the same segment or not. It is shown below that w = y' is not sufficient to guarantee good coverage. Finally, the vectors should be ordered so that all the nodes change value as often as possible, with preference given to the segment outputs. This can be achieved since the test set does not need to test one segment, then a second segment, then a third, etc. Once they have been created, the vectors can be applied in any order. Hence, a random ordering of the vectors, with adjustments following a fault-free simulation of the circuit, can result in a good test set for bridging faults.

For example, in the McC4 test set for the ALU, the first 108 vectors test the right half of the circuit while the final sixteen test the left half. For the final sixteen patterns, it would be possible to set all of the A inputs to the same value and still detect 100% of all stuck-at faults. However, the

coverage of bridging faults would be low since all of the bridges between these inputs would have gone undetected. In addition, this causes the outputs of second level gates in different segments to take on the same values thereby preventing bridging faults between those outputs from being detected. The original pseudo-exhaustive test set, McC1, which had the A inputs as well as the B inputs tied together for the final sixteen vectors, achieved lower results than McC4.

Even when segments are being tested in parallel, the inputs of the separate segments should differ often, and should not be related. When McC3 was created from McC1 by removing the restriction on the A and B inputs, it was found that several easily detected bridging faults were still missed. Two reasons were found that caused this reduction in coverage from the ideal: First, two segments in the right half of the circuit shared many, but not all, inputs. Two of the unshared inputs were always the logical complement of each other during the first 108 vectors. As a result, several faults between the segments between the outputs of similar gates with many shared inputs went undetected. By changing the order of the inputs to one of the segments - a relatively easy tack - the problem was solved. The second reason found was that not all of the inputs to separate segments were going through all possible combinations as in the example in Fig. 8. Again, changing the order of the tests for some of the segments solved the problem.

Table 5. Comparison of pseudo-exhaustive test for the ALU.

| Test sets | McC1 | McC3 | McC4 |
|----------------------------------|-----------|-------|--------|
| Number of test vectors | 124 | 124 | 124 |
| Number of missed AND faults | 25 | 3 | 0 |
| Number of missed OR faults | 16 | 7 | 1 |
| Coverage of AND faults (%) | 99.15 | 99.90 | 100.00 |
| Coverage of OR faults (%) | 99.45 | 99.76 | 99.97 |
| Total number of each type of fai | ult: 2926 | | |

McC4, the result of these changes to McC3, performed extremely well. It missed only one bridging fault: an OR feedback bridging fault between distant gates in different segments. A comparison of the results for the three pseudo-exhaustive tests is shown in Table 5. This technique was also used in creating the test sets for the multiplexers. As seen in Tables 3 and 4, these test sets were quite successful.

CONCLUSIONS

This research has shown that stuck-at test sets can provide over 98% coverage of both AND and OR bridging faults in typical circuits. The results may be lower for extremely regular circuits or ultra-short test sets. However, these results are not adequate for today's VLSI circuits. Pseudoexhaustive test techniques are well suited for detecting bridging faults since they result in extremely high coverage of those faults while guaranteeing 100% detection of stuck-at faults. Bridging fault coverage can be increased by doing fault simulation and test generation for bridging faults that are identified as hard to detect. These bridging faults occur between nodes that rarely, if ever, differ, or that seldom change value. In addition, if the nodes in the fault-free circuit toggle often, feedback faults are easier to detect. This is true even if the nodes involved always have equal values. Methods for identifying such nodes have been presented. These methods use results available from fault-free simulations. A simple solution is to randomly reorder the test vectors to increase toggling and therefore increase bridging fault coverage. As a result, computer time for test generation will be only slightly greater than the time required for stuck-at fault generation alone.

ACKNOWLEDGMENTS

The authors wish to thank John M. Acken for his comments and suggestions, and Laung-Terng Wang and Guntram Wolski for their help with C programming and the UNIX operating system. This work was supported in part by the Innovative Science and Technology Office of the Strategic Defense Initiative Organization administered through the Office of Naval Research under Contract No. N00014-85-K-0600. Thanks are due to Aida Corporation for providing the Apollo workstation and the simulator.

REFERENCES

[Abramovici 83] Abramovici, M. and P. Menon, "A Practical Approach to Fault Simulation and Test Generation for Bridging Faults," Proc. Int. Test Conf., pp. 138-142, Philadelphia, PA, Oct. 18-20, 1983.

[Acken 88] Acken, John M., Deriving Accurate Fault Models, PhD. Thesis, Stanford University (in preparation).

[Acken 83] Acken, John M., "Testing for Bridging Faults (Shorts) in CMOS Circuits," 20th Des. Autom.Conf., pp. 717-778, Miami Beach, FL, June 27-29, 1983.

[Bhattacharya 85] Bhattacharya, B.B., B. Gupta, S. Sarkar, and A.K. Choudhury, "Testable Design of RMC Networks with Universal Tests for Detecting Stuck-at and Bridging Faults," IEE Proceedings, Vol. 132, Pt. E, No. 3, pp. 155-161, May 1985.

[Bossen 70] Bossen, D.C., D.L. Ostapko, and A.M. Patel, "Optimum Test Patterns for Parity Networks," Proc. AFIPS Fall 1970 Joint Comput. Conf., Vol. 37, pp. 63-68, Houston, TX, Nov. 1970.

[Freeman 86] Freeman, G., "Development of Logic Level CMOS Bridging Fault Models," Center for Reliable Computing Technical Report 86-10, 1986.

[Hughes 85] Hughes, J.L.A., S. Mourad, and E.J. McCluskey, "An Experimental Study Comparing 74LS181 Test Sets," COMPCON85, pp. 384-387, San Francisco, CA, Feb. 26-28, 1985.

[Karpovsky 80] Karpovsky, M. and S.Y.H. Su, "Detection and Location of Input and Feedback Bridging Faults Among Input and Output Lines," IEEE Trans. Comput., C-29, No. 6, pp. 523-527, 1980.

[Makar 87] Makar, S., "On the Testing of Multiplexers," Center for Reliable Computing Technical Report (in preparation).

[Malaiya 86] Malaiya, Y., A.P. Jayasumana and R. Rajsuman, "A Detailed Examination of Bridging Faults," IEEE Int. Conf. on Comput. Design, pp. 78-81, Port Chester, NY, Oct. 6-9, 1986.

[McCluskey 86] McCluskey, E.J., Logic Design Principles, Prentice-Hall Inc., Englewood

Cliffs, N.J., 1986, p. 461. [Mei 74] Mei, K., "Bridging and Stuck-at Faults," *IEEE Trans. Comput.*, C-23, No. 7, pp. 720-727, 1974.

[Mourad 86] Mourad, S., J.L.A. Hughes, and E.J. McCluskey, "Stuck-At Fault Detection in Parity Trees," Center for Reliable Computing Technical Report 86-7, 1986.

[Sakov 87] Sakov, J. and E.J. McCluskey, "Functional Test Pattern Generation For Random Logic," Center for Reliable Computing Technical Report 87-1, 1987.

[Xu 82] Xu, S. and S. Su, "Testing Feedback Bridging Faults Among Internal, Input and Output Lines by Two Patterns," IEEE Int. Conf. on Circuits and Computers, pp. 214-217, New York, NY, Sept. 28 - Oct. 1, 1982.

beer a

RECEPTION

الكمك الأكلاك

1.1.1.1.1

| design: multiplexer test set: mux4 author: S.D. Millman method: pseudo-exhaustive |
|--|
| ssaaaa 103210 |
| 1: 000000 2: 000001 3: 001110 4: 001111 5: 010000 6: 011101 7: 010010 |
| 8: 011111 9: 100000 10: 101011 11: 100100 12: 101111 13: 110000 14: 111000 15: 110111 |
| 16: 111111 |
| design: parity test set: Bossen author: D.C. Bossen [Bossen 70] method: exhaustive test of each gate |
| xxxxxxxx 76543210 |
| 1: 00000000 2: 01110111 3: 10011101 4: 11101010 |
| design: parity test set: Bossen2 author: D.C. Bossen [Bossen 70] |
| method: exhaustive test of each gate |
| |

18

| design: parity | |
|--|--|
| author: S. Millman | |
| method: pseudo-exhaustive | |
| xxxxxxxx | |
| 76543210 | |
| 1: 0000000 | |
| 2: 0000001 | |
| 4: 00000011 | |
| 5: 0000100 | |
| 7: 00001100 | |
| 8: 00010000 9: 00100000 | |
| 10: 00110000 | |
| 12: 10000000 | |
| 13: 11000000 | |
| | |
| design: parity | |
| test set: Mourad | |
| method: augmentation of Bossen | |
| | |
| 76543210 | |
| 1: 11101010 | |
| 2: 01111101 | |
| 4: 00000000 | |
| 5: 01001011 6: 11100101 | |
| 7: 11001110 | |
| | |
| design: ALU | |
| test set: Bryant2 | |
| author: R. Bryant [Hughes 85] method: test pattern generation | |
| program | |
| ssssbbbbaaaa c | |
| 321032103210mn | |
| 1: 0010100000001 | |
| 2: 00101000100001 | |
| 4: 10100110001101 | |
| 5: 01100011101000 | |
| 7: 01011101100100 | |
| 8: 01011100111001 | |

| test se | et: E | Bryant2 | (con | t.) |
|-----------|---------------|---------------------|----------------|------------|
| | | ssssbbb | obaaa | аc |
| | | 3210321 | 10321 | 0mn |
| | | | | |
| | 10: | 0100111 | 11111 | 110 |
| | 12: | 1110101 | 1100 | 011 |
| | 13: | 1001011 | 10100 | 011 |
| | 14: | 1101100 | 0100 | 110 |
| | | | | |
| design: | ALU | J | | |
| test se | et: E | Bryant6 | | |
| author: | R. | Bryant | [Hug | hes 85] |
| me enou . | pro | ogram | sin y | eneration |
| | | | | |
| | | 33335bbb | obaaa 10321 | a c Omn |
| | | | | |
| | 1: | 1010011 | 11110 | 001 |
| | 2: | 1110001 | 11001 | 001 |
| | 3: | 0100111 | 10111 | 100 |
| | 5: | 1001103 | 1010 | 101 |
| | 6: | 1110010 | 01100 | 011 |
| | 7: | 0111110 | 01100 | 100 |
| | 8: q. | 101001000 | 000110 | 100 |
| | 10: | 0111111 | 1010 | 001 |
| | 11: | 0110101 | 11010 | 110 |
| | 12: | 1001100 | 00110 | 011 |
| | | | | |
| design | ALU | J | | |
| test se | et: (| Soel | 1 | - 951 |
| method | : ۲. • to: | GOEL [] at natte | ugne | s 85] |
| mechou | pro | ogram | sin y | eneration |
| | | | | |
| | | ssssbbl | obaaa | ac |
| | | 321032 | 10321 | Omn |
| | 1 • | 100110 | 00010 | 010 |
| | 2: | 001000 | 01000 | 001 |
| | 3: | 000000 | 01001 | 010 |
| | 4: | 110011 | 11100 | 000 |
| | 5: | 0001110 | 01011 | .001 |
| | 6: 7. | 0111000 | 00100 | |
| | /: g. | 000101 | 10000 | 0001 |
| | 9: | 100101 | 11001 | 000 |
| | 10: | 111101 | 00110 | 001 |
| | 11: | 111110 | 00100 | 001 |
| | 12: | 100101 | 00010 | 011 |
| | 13: | 101100 | 00001 | 111 |
| | 14: | 011011 | 01000 | 110 |

| test set: (| Goel (cont.) |
|----------------------------|-----------------------------------|
| | ssssbbbbaaaa c 321032103210mn |
| 15: | 01100000000110 |
| 16: 17: | 10101001101101 11100010000011 |
| 18: | 01001011001000 01000000001000 |
| 20. 21: 22- | 01111100010000 |
| 23: | 10100000101000 01101011100001 |
| 25: 26: | 10100110011001 10101110110000 |
| 27: 28: | 11101010101001 10101001100000 |
| 29: 30: 31: | 10001101110000 10101010100000 |
| 32: 33: | 01100101001111 10100110010100 |
| 34: 35: | 10100101010000 10100011001011 |
| | |
| design: ALU test set: H | J lughes |
| author: J. method: pse | Hughes [Hughes 85] eudo-random |
| | ssssbbbbaaaa c 321032103210mn |
| 1: | 1111111111111 |
| 2: 3: | 1011111111001 10011111111010 |
| 5: | 11100111111000 01110111011100 |
| 7: 8: | 00111011011110 00011011101111 |
| 9: 10: 11- | |
| 12: 13: | 11101010011100 01110011101010 |
| 14: 15: | 00111101001101 11011001110000 |
| 16: 17: | 01101110100100 00110100111010 |
| 18: 19: 20- | 00011111010001 11001010111010 |
| 20: 21: 22: | 11110101011010 0111101010101 |
| 23: | 11111010101000 |

| test | set: | Hughes (cont.) |
|------|------------|--------------------------------------|
| | | ssssbbbbaaaa c |
| | | 321032103210mn |
| | 24: | : 01111101101000 |
| | 25: | : 00111101110100 |
| | 26: | |
| | 27: | 11000111111111 |
| | 29: | : 10100111011001 |
| | 30: | : 10010011011010 |
| | 31: | |
| | 33: | : 01110101000100 |
| | 34 : | 00111000010110 |
| | 35: | : 00011010100011 |
| | 36: | - 10100101111 |
| | 38 | : 10010110010000 |
| | 39: | : 01001010011000 |
| | 40: | |
| | 42 | : 00001001010110 |
| | 43 : | : 00000010100111 |
| | 44: | · 1000100001101 |
| | 46: | : 01010010000110 |
| | 47: | : 00101000001011 |
| | 48: 40: | |
| | 50: | 10010000110110 |
| | 51: | : 01001110000011 |
| | 52: | |
| | 54: | : 10011000011000 |
| | 55: | : 01001011100000 |
| | 56: | : 00100100101100 - 00010101010010 |
| | 58: | : 00001010010101 |
| | 59: | : 11000010101100 |
| | 61: | : 0011000101010101 |
| | 62 : | 1101101000000 |
| | 63: | |
| | 65: | : 00011100010100 |
| | 66: | : 00001010110010 |
| | 67: | : 00000110101001 |
| | 68: 69: | : 0110001010101110 |
| | 70: | : 11110010001001 |
| | 71: | : 10111001001110 |
| | 72: | |
| | 74 | : 10110100110110 |
| | 75 | : 01011110010011 |
| | 76 | : 11101010111111 |
| | 77 | : 10110111101101 : 10011101011000 |
| | | |

- -

- --

| test set: | Hughes (cont.) |
|------------|----------------|
| | Seechbhhanna - |
| | 321032103210mn |
| | |
| 79: | 01001011110100 |
| 80: | 00100110101110 |
| 82. | 1100101101011 |
| 83: | 10100010101011 |
| 84: | 10010101001111 |
| 85: | 10001001010001 |
| 00: 87- | |
| 88: | 1)100001010110 |
| 89: | 01110010000111 |
| 90: | 11111000001101 |
| 91: | 01011100100100 |
| 93: | 00101100110011 |
| 94: | 11010110110111 |
| 95: | 10101110011101 |
| 96: | |
| 98: | 00100001111111 |
| 99: | 11010111000001 |
| 100: | 10101000011010 |
| 101: | 01010011100001 |
| 103: | 01110001110001 |
| 104: | 11111110000010 |
| 105: | 01111000111001 |
| 100: | 01111100111111 |
| 108: | 1111111110101 |
| 109: | |
| 111: | 00101111111100 |
| 112: | 0001011111110 |
| 113: | 00001111011111 |
| 115: | 10100111001010 |
| 116: | 01010001011101 |
| 117: | 11101011000000 |
| 119: | 00111101000010 |
| 120: | 00011000110101 |
| 121: | 11001110100100 |
| 123: | 00110111010001 |
| 124: | 11011010011010 |
| 125: | 01101011101001 |
| 127: | 01111101010101 |
| 128: | 11111010110000 |
| 129: | 01111110101000 |
| 131. | 0001111110100 |
| 132: | 00001110111110 |
| 133: | 00000111111011 |

| test set: Hughes (cont) |
|---|
| |
| ssssbbbbaaaa c 321032103210mn |
| 134: 11000111011011 |
| 135: 10100011011011 |
| |
| |
| design: ALU |
| test set: Krish author: B. Krishnamurthy |
| [Hughes 85] |
| method: test pattern generation |
| program |
| ssssbbbbaaaa c |
| 321032103210mn |
| 1: 01011111000001 |
| 2: 0101111111100 |
| 3: 01011110000101 |
| 4: 01011100001001 5: 01010000100011 |
| 6: 01011000010001 |
| 7: 01010000001100 |
| 8: 10100001000000 9: 10100010110000 |
| 10: 10100101001100 |
| 11: 10101110111110 |
| 12: 10101011001111 |
| |
| design: ALU |
| test set: McCl |
| author: E.J. McCluskey |
| method: pseudo-exhaustive |
| |
| 321032103210mn |
| 1: 10101000011100 |
| 2: 10100000011101 |
| 3: 10101000111111 4: 10101000111110 |
| 5: 10101001011000 |
| |
| 8: 10101001111010 |
| 9: 10101001011100 |
| 10: 10100001011101 11: 10101001111111 |
| 12: 10101001111110 |
| 13: 10101010010100 14: 10100010010101 |
| 15: 10101010110111 |
| 16: 10101010110110 |

AND PRODUCT RANK

| test se | t: McCl | (cont.) | |
|---------------------------------------|----------------------|----------|--------------|
| | 3953 | sbbbbaaa | a c |
| | 3210 | 03210321 | 0mn |
| | 17: 1010 | 01011010 | 0000 |
| | 18: 101(19. 101(| 00011010 | 001 |
| | 20: 1010 | 01011110 | 010 |
| | 21: 1010 | 01011010 | 100 |
| | 22: 1010 23: 1010 | 00011010 |)101)111 |
| | 24: 1010 | 01011110 | 110 |
| | 25: 101(26: 101(| | 100 |
| | 27:1010 | 01010111 | 111 |
| | 28: 1010 | 01010111 | 110 |
| | 29: 1010 30: 1010 | | 000 |
| | 31: 1010 |)1011111 | 011 |
| | 32: 1010 | 01011111 | 010 |
| | 33: 1010 34: 1010 | | 100 |
| | 35: 1010 |)1011111 | 111 |
| | 36: 1010 | 01011111 | 110 |
| | 37: 1010 39: 1010 | 01100001 | 100 |
| | 39: 1010 39: 1010 |)1100101 | 111 |
| | 40: 1010 | 1100101 | 110 |
| | 41: 1010 42: 1010 | | 000 |
| | 43: 1010 |)1101101 | 011 |
| | 44: 1010 | 1101101 | 010 |
| | 45: 1010 46: 1010 | | 100 |
| | 47: 1010 | 01101101 | 111 |
| | 48: 1010 | 1101101 | 110 |
| | 49: 1010 50: 1010 | 01110000 | 100 |
| | 51: 1010 | 1110100 | 111 |
| | 52: 1010 53: 1010 | | 110 |
| 1 | 54: 1010 | 0111000 | 001 |
| - | 55: 1010 | 1111100 | 011 |
| | 57: 1010 | 11111000 | 100 |
| | 58: 1010 | 0111000 | 101 |
| | 59: 1010 50: 1010 | 1111100 | 111 110 |
| (| 51: 1010 | 1110001 | 100 |
| (| 52: 1010 53: 1010 | 0110001 | 101 |
| (| 54: 1010 | 1110101 | 110 |
| e | 55: 1010 | 1111001 | 000 |
| e e e e e e e e e e e e e e e e e e e | 57: 1010 | 1111101 | 011 |
| e | 58: 1010 | 1111101 | 010 |
| 6 | 59: 1010 70: 1010 | 0111001 | 100 |
| - | 1: 1010 | 1111101 | 111 |

د د د k

E

| test | set: | McCl (co | nt.) | |
|------|----------------------|-----------------------------------|----------------------------|----------------|
| | | ssssbbb 3210321 | baaaa 03210 | C mn |
| | 72: | 1010111 | 11011 | 10 |
| | 74: 75: | 1010010 1010110 | 00111 01111 | 01 11 |
| | 76: 77: | 1010110 | 01111 | 10 00 |
| | 79: | 1010110 1010110 1010110 | 10110 11110 11110 | 11 10 |
| | 81: 82: | 1010110 1010010 | 10111 10111 | 00 01 |
| | 83: 84: 85: | 1010110 1010110 1010111 | $11111 \\ 11111 \\ 00101$ | 11 10 00 |
| | 86: 87: | 1010011 1010111 | 00101 01101 | 01 11 |
| | 88: 89: | 1010111 | 01101 | 10 00 |
| | 90: 91: 92: | 1010111 | 10100 11100 11100 | 11 10 |
| | 93: 94: | 1010111 1010011 | 10101 | 00 01 |
| | 95: 96: 97: | 1010111 1010111 1010111 | 11101 11101 | 11 10 |
| | 98: 99: | 1010011 | 00111 00111 01111 | 01 11 |
| | 100: 101: | 1010111 1010111 | 01111 10110 | 10 00 |
| | 102: 103: 104: | 1010011 1010111 1010111 | 10110 11110 11110 | 01 11 10 |
| | 105: 106: | 1010111 1010011 | 101110 | 00 01 |
| | 107: 108: 109: | 1010111 1010111 00000000 | 11111: 11111: 00000: | 11 10 10 |
| | 110: 111: | 00000000 | 011111 | 10 |
| | 112: 113: 114: | 00001112 | | 10 10 10 |
| | 115: 116: | 01011111 | 100001 | 10 |
| | 117: 118: 119: | 10100000 | 000001 011111 000001 | 10 10 10 |
| | 120: 121: | 10101111 | 00001 | 0 |
| | 123: 124: | 11111111 11 ¹ 11111 | 00001 | .0 |

. . . .

??

| design: ALL | T |
|--------------|-----------------|
| tost sot · N | , 1003 |
| authors P | |
| auchor. D.c | . MCCIUSKEY |
| mernoa. pse | eudo-exhaustive |
| | |
| | ssssbbbbaaaa c |
| | 321032103210mn |
| | |
| 1 : | 10101000011100 |
| 2. | 10100000011101 |
| 2. | |
| 3: | |
| 4: | 10101000111110 |
| 5: | 10101001011000 |
| 6: | 10100001011001 |
| 7: | 10101001111011 |
| 8: | 10101001111010 |
| 9: | 10101001011100 |
| 10: | 10100001011101 |
| 11: | 10101001111111 |
| 12: | 10101001111110 |
| 13: | 10101010010100 |
| 14: | 10100010010101 |
| 15: | 10101010110111 |
| 16: | 10101010110110 |
| 17: | 10101011010000 |
| 18: | 10100011010001 |
| 19: | 10101011110011 |
| 20: | 10101011110010 |
| 21. | 10101011010100 |
| 22. | 10100011010101 |
| 23. | 10101011110111 |
| 23. | 10101011110111 |
| 24. | 101010101110110 |
| 25. | 101010100011100 |
| 20: | |
| 27: | |
| 20: | |
| 29: | |
| 30: | |
| 31: | |
| 32: | 10101011111010 |
| 33: | 10101011011100 |
| 34: | 10100011011101 |
| 35: | 10101011111111 |
| 36: | 10101011111110 |
| 37: | 10101100001100 |
| 38: | 10100100001101 |
| 39: | 10101100101111 |
| 40: | 10101100101110 |
| 41: | 10101101001000 |
| 42: | 10100101001001 |
| 43: | 10101101101011 |
| 44. | 10101101101010 |
| 45. | 10101101001100 |
| 45. | 10100101001101 |
| 40: A7- | 10101101101111 |
| 47: | |
| 48: | |
| 49: | 10101110000100 |
| 50: | 10100110000101 |
| 51: | 10101110100111 |
| 52: | 10101110100110 |

ŝ

290

| test set: M | 1cC3 (cont.) |
|-------------|----------------|
| | |
| | ssssbbbbaaaa c |
| | 321032103210mn |
| | |
| 53: | 10101111000000 |
| 54- | 10100111000001 |
| 55. | 10100111000001 |
| 55: | 10101111100011 |
| 56: | 10101111100010 |
| 57: | 10101111000100 |
| 58: | 10100111000101 |
| 59: | 10101111100111 |
| 60. | 10101111100110 |
| 61. | 10101110001100 |
| (2) | 10100110001100 |
| 02: | |
| 63: | |
| 64: | 10101110101110 |
| 65: | 10101111001000 |
| 66: | 10100111001001 |
| 67: | 10101111101011 |
| 68: | 10101111101010 |
| 69: | 10101111001100 |
| 70: | 10100111001101 |
| 71: | 10101111101111 |
| 72. | 10101111101110 |
| 73. | 10101100011100 |
| 73. | 10100100011100 |
| 74: | 10100100011101 |
| 75: | |
| /6: | 10101100111110 |
| //: | 10101101011000 |
| 78: | 10100101011001 |
| 79: | 10101101111011 |
| 80: | 10101101111010 |
| 81: | 10101101011100 |
| 82: | 10100101011101 |
| 83: | 10101101111111 |
| 84: | 10101101111110 |
| 85: | 10101110010100 |
| 86: | 10100110010101 |
| 87. | 10101110110111 |
| 88. | 10101110110110 |
| 80. | 10101110110110 |
| 09. | 10101111010000 |
| 90: | |
| 91: | |
| 92: | 10101111110010 |
| 93: | 10101111010100 |
| 94: | 10100111010101 |
| 95: | 10101111110111 |
| 96: | 10101111110110 |
| 97: | 10101110011100 |
| 98. | 10100110011101 |
| QQ. | 10101110111111 |
| 100- | 10101310113110 |
| 100: | 10101110111110 |
| 101: | 10101111011000 |
| 102: | 10100111011001 |
| 103: | 10101111111011 |
| 104: | 10101111111010 |
| 105: | 10101111011100 |
| 106. | 10100111011101 |
| 107. | 10101111111111 |
| 107: | 10101111111111 |

ŝ

_

| test set: 1 | McC3 (cont.) |
|-------------|---|
| | |
| | ssssbbbbaaaa c |
| | 321032103210mn |
| | |
| 108: | 1010111111110 |
| 109: | 10001100011010 |
| 110: | 10000110001110 |
| 111: | |
| 112: | |
| 113: | |
| 119: | 11100110001110 |
| 115. | 11100011100110 |
| 117. | 00111100011010 |
| 118. | 00110110001110 |
| 119. | 00110011100110 |
| 120: | 00111001110010 |
| 121: | 01011100011010 |
| 122: | 01010110001110 |
| 123: | 01010011100110 |
| 124: | 01011001110010 |
| | |
| | |
| | |
| design: AL | |
| author · F | T McCluskey and |
| S.I | D. Millman |
| method: pse | eudo-exhaustive |
| | |
| | ssssbbbbaaaa c |
| | 321032103210mn |
| | 10101000011100 |
| 1: | 10101000011100 |
| 2.3. | 101010000011111 |
| 4: | 10101000111110 |
| 5: | 10101001011000 |
| 6: | 10100001011011 |
| 7: | 10101001111001 |
| 8: | 10101001111010 |
| 9: | 10101001011100 |
| 10: | |
| 12. | 10101001111101 |
| 13: | 10101010010100 |
| 14: | 10100010010111 |
| 15: | 10101010110101 |
| 16: | 10101010110110 |
| 17: | 10101011010000 |
| 18: | 10100011010011 |
| 19: | |
| 20: | 10101011110010 |
| 21: | 10100011010100 |
| 22: | 10101011110101 |
| 23. | |
| | 10101011110110 |
| 25: | 10101011110110 10101011110110 10101010011100 |
| 25: 26: | 10101011110110 1010101011100 10100010011100 1010001001 |

Ĭ,

| McC4 (cont.) |
|----------------|
| |
| ssssbbbbaaaa c |
| 321032103210mn |
| 1010101010100 |
| |
| |
| |
| |
| |
| |
| 10101011011100 |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| 10100101001111 |
| 10101101101101 |
| 10101101101110 |
| 10101110000100 |
| 10100110000111 |
| 10101110100101 |
| 10101110100110 |
| 10101111000000 |
| 10100111000011 |
| 10101111100001 |
| 10101111100010 |
| 10101111000100 |
| 10100111000111 |
| |
| 1010111100110 |
| 10100110001100 |
| 10101110101101 |
| 10101110101110 |
| 10101111001000 |
| 10100111001011 |
| 10101111101001 |
| 10101111101010 |
| 10101111001100 |
| |
| 10101111101101 |
| 101011101110 |
| 10100100011100 |
| 10101100111101 |
| 10101100111110 |
| 10101101011000 |
| 10100101011011 |
| 10101101111001 |
| 10101101111010 |
| 10101101011100 |
| |

| test set: | McC4 (cont.) |
|--------------|---|
| | ssssbbbbaaaa c 321032103210mn |
| 82: 83: | 10100101011111 10101101111101 |
| 85: | 10101110010100 |
| 87: 88: | 10101110110101 |
| 89: 90: | 10101111010000 |
| 91: 92: | 10101111110001 |
| 93: 94: | 10101111010100 |
| 95: 96: | 10101111110101 |
| 97: 98: | 10101110011100 |
| 99: 100: | 10101110111101 10101110111110 |
| 101: 102: | 10101111011000 |
| 103: 104: | 1010111111001 1010111111010 |
| 105: 106: | 10101111011100 |
| 107: 108: | 1010111111101 |
| 109: 110: | 000000000000000000000000000000000000000 |
| 111: | 11100010110010 |
| 113: | 11100100000110 |
| 115: | 10011100010110 |
| 117: 118: | 10010011010110 |
| 119: 120: | 00110101101010 01000111100110 |
| 121: 122: | 01001101011010 01001010111110 |
| 123: 124: | 01110000000010 0010111111110 |

d.

11-12-24

| design: AL | υ |
|------------|-------------------|
| test set: | miczo2 |
| author: A. | Miczo [Hughes 85] |
| method: co | mpressed random |
| | |
| | ssssbbbbaaaa c |
| | 321032103210mn |
| | |
| 1: | 10010110011001 |
| 2: | 10011100110001 |
| 3: | 10011000100000 |
| 4: | 10010100110001 |
| 5: | 10010010111001 |
| 5: | 10010001111101 |
| 1: | 10010001111000 |
| 8: | 10010000111101 |
| 9: | 10011110000000 |
| 10: | 01101010100100 |
| 11: | 01100101011001 |
| 12: | 01101111001101 |
| 13: | 01001100000011 |
| 14: | 01100000110001 |
| 15: | 10010001110101 |
| 16: | 10010001101100 |
| 17: | 10011000111101 |

Appendix B: Missed and Undetectable Faults

The circuits used for the simulations are repeated below with all of the nodes used for bridging faults labeled. The lists of undetected and undetectable faults follow.

٦

(a) The two-level AND/OR multiplexer.

Figure 9. The four implementations of the multiplexer.

(c) The four-level AND/OR multiplexer.

Figure 9. (Continued)

Figure 10. The parity tree.

Figure 11. The 74LS181 16-function ALU

| Bossen | Bossen | Bossen? | | |
|---|--------------------|-----------------------|----------------|-------------------------|
| missed | missed | missed | tuo-loval | mux2 |
| ANDs | ORa | ORe | two-rever | rour-level |
| | | | AND/OR | NAND |
| | | | missed ORs | missed ORs |
| x 0 x2 | x0 x2 | x 0 x 2 | | |
| x0 x4 | x0 x4 | ¥0 ×4 | ×9 ×12 | • • • |
| x 0 x11 | x0 x11 | x0 x11 | X0 X12 | XU X10 |
| x1 x5 | x1 x5 | | x9 x12 | x1 x11 |
| \mathbf{x} \mathbf{x} | x1 x6 | XI XO | x10 x12 | x2 x8 |
| v 1 vQ | XI XU | X1 X9 | X11 X12 | x3 x9 |
| XI X.2 | X1 X9 w1 w12 | XI XIU | | |
| XI XIJ | XI XI3 | X2 X4 | | |
| X2 X4 | X2 X4 | x2 x11 | | |
| $\mathbf{x}_{\mathbf{z}} \mathbf{x}_{\mathbf{z}\mathbf{z}}$ | XZ XII | x3 x5 | muxl | mux2 |
| x3 x7 | x3 x/ | x3 x7 | four-level | four-level |
| x3 x8 | x3 x8 | x3 x8 | AND/OR | NAND |
| x3 x10 | x3 x10 | x3 x13 | missed ORs | missed ANDs |
| X4 X11 | x3 x14 | x4 x11 | | |
| x4 x12 | x4 x11 | x4 x12 | | |
| x5 x6 | x4 x12 | x5 x7 | x8 x12 | x0 x10 |
| x5 x9 | x5 x6 | x 5 x 8 | x9 x12 | x0 x11 |
| x6 x9 | x5 x9 | x6 x9 | x14 x16 | x1 x10 |
| x7 x8 | x6 x9 | x6 x10 | x15 x16 | x1 x11 |
| x7 x10 | x7 x8 | x7 x8 | | x2 x8 |
| x8 x10 | x7 x10 | x8 x13 | | x2 x9 |
| x 9 x 13 | x7 x14 | x9 x10 | | x3 x8 |
| x11 x12 | x8 x10 | x]] x]2 | 1 אווש | X3 X0 |
| | x8 x14 | | four-lovel | x3 x3 |
| | x9 x13 | | NAND | xo x15 |
| | x10 x14 | | minord OD- | X9 X13 |
| | x10 x11 x11 x12 | Bassan2 | missed Oks | X10 X12 |
| | | bossenz | | x 11 x 12 |
| | | missed | • • • • | |
| | | ANDS | x0 x10 | |
| | | | x1 x11 | |
| | | | x2 x8 | |
| | | x0 x2 | x3 x9 | |
| | | x0 x4 | | |
| | | x0 x11 | | |
| | | x1 x6 | | |
| | | x1 x9 | muxl | |
| | | x1 x10 | four-level | |
| | | x2 x4 | NAND | |
| | | x2 x11 | nand Nice | |
| | | X2 X11 | missed ANUS | |
| | | | | |
| | | x3 x/ | | |
| | | x3 x8 | x0 x10 | |
| | | x3 x13 | x0 x11 | |
| | | x4 x11 | xl x1 0 | |
| | | x4 x12 | x1 x11 | |
| | | x5 x7 | x2 x8 | |
| | | x5 x8 | x2 x9 | |
| | | x6 x9 | x3 x8 | |
| | | x6 x10 | x3 x9 | |
| | | x7 x8 | x8 x13 | |
| | | x8 x13 | x9 x13 | |
| | | x9 x10 | x10 x12 | |
| | | x11 x12 | x11 x12 | |
| | | | nee all | |
| | | | | |

| Eruspt? | Dryppté | Cool | | N-01 | | |
|----------|---------|---------|---------|----------|---------|-----------------|
| biyance. | biyanco | GUEI | KLISH | MCCI | MCC3 | M1CZO2 |
| MDe | ANDa | AMDe | missed | missed | missed | missed |
| M103 | Anus | ANDS | ANDS | ANDS | ANDS | ANDS |
| | | | | | | |
| t17 t18 | t18 t53 | t4 t52 | t1 t3 | t1 t3 | t54 t59 | t1 t4 |
| t21 t58 | t18 t60 | t28 t33 | t2 t4 | t2 t4 | t55 t58 | t2 t3 |
| t21 t62 | t23 t33 | t28 t52 | t4 t14 | t3 t52 | t56 t68 | t4 t55 |
| t21 t65 | t23 t38 | t31 t53 | t8 t54 | t16 t17 | | t4 t58 |
| t22 t30 | t26 t52 | | t8 t59 | t16 t18 | | t4 t62 |
| t22 t53 | t27 t30 | | t8 t63 | t17 t18 | | t4 t65 |
| t22 t60 | t28 t38 | | t14 t23 | t21 t26 | | t15 t17 |
| t23 t35 | t31 t36 | | t20 t25 | t21 t31 | | t15 t32 |
| t30 t53 | t31 t60 | | t22 t32 | t21 t36 | | t16 t18 |
| t30 t60 | t33 t38 | | t32 t55 | t23 t28 | | t16 t37 |
| t32 t37 | t36 t60 | | t32 t58 | t23 t33 | | t17 t22 |
| t32 t57 | t37 t53 | | t32 t62 | t23 t38 | | t18 t27 |
| t32 t61 | t38 t57 | | t32 t65 | t26 t31 | | t21 t26 |
| t37 t57 | t53 t60 | | t37 t54 | t26 t36 | | t21 t32 |
| t37 t61 | £54 £59 | | £37 £59 | t27 t32 | | t21 t37 |
| t3/ t64 | t54 t63 | | £37 £63 | £27 £37 | | t22 t31 |
| £53 £60 | t55 t58 | | £38 £57 | £28 £33 | | t22 t32 |
| t54 t59 | t55 t62 | | t38 t61 | £28 £38 | | t23 t28 |
| t54 t63 | t55 t65 | | t38 t64 | t31 t36 | | t23 t33 |
| t57 t61 | t56 t68 | | £53 £60 | £32 £37 | | t23 t55 |
| t58 t62 | t57 t61 | | t54 t59 | t33 t38 | | t23 t58 |
| t58 t65 | t57 t64 | | t54 t63 | t53 t60 | | t23 t62 |
| t59 t63 | t58 t62 | | t55 t58 | t54 t59 | | t23 t65 |
| t62 t65 | t58 t65 | | t55 t62 | t55 t58 | | t26 t32 |
| | t59 t63 | | t55 t65 | t56 t68 | | t26 t37 |
| | t61 t64 | | t56 t68 | | | t27 t36 |
| | t62 t65 | | t57 t61 | | | t27 t37 |
| | t46 t51 | | t57 t64 | | | t28 t3 3 |
| | | | t58 t62 | | | t28 t55 |
| | | | t58 t65 | | | t28 t58 |
| | | | t59 t63 | | | t28.t62 |
| | | | t61 t64 | | | t32 t37 |
| | | | t62 t65 | | | t33 t55 |
| | | | | | | t33 t58 |
| | | | | | | t33 t62 |
| | | | | | | t39 t57 |
| | | | | | | t53 t60 |
| | | | | | | +54 +50 |
| | | | | | | CJ4 CJ9 |

a a a cara a cara a

1

30

t54 t59 t54 t63 t55 t58 t55 t62 t58 t62 t58 t62 t58 t65 t59 t63 t61 t64 t62 t65 ŧ

| Bryant2 missed ORs | Bryant6 missed ORs | Goel missed ORs | Krish missed ORs | Krish missed ORs (cont.) | McCl missed ORs | McC3 missed ORs | Miczo2 missed ORs |
|---|---|---|--|---|---|---|---|
| t6 t22 t8 t23 t10 t32 t21 t58 t22 t65 t22 t77 t30 t55 t30 t57 t30 t57 t32 t58 t32 t57 t32 t59 t32 t60 t32 t76 t33 t52 t33 t52 t33 t55 t33 t55 t33 t55 t37 t58 t37 t58 t37 t58 t37 t59 t37 t65 t37 t65 t37 t65 t53 t60 t54 t59 t54 t60 | t1 t15 t1 t22 t5 t28 t8 t22 t9 t28 t12 t37 t12 t38 t12 t23 t23 t22 t23 t22 t23 t22 t23 t22 t23 t22 t23 t22 t23 t49 t26 t55 t31 t55 t31 t57 t37 t57 t37 t57 t37 t57 t37 t57 t37 t58 t37 t55 t60 t54 t55 t55 t60 t55 t58 t55 t60 t58 t59 t55 t60 | t10 t33 t23 t27 t31 t55 t33 t53 t33 t54 | $ \begin{array}{c} t1 & t3 \\ t2 & t4 \\ t5 & t4 \\ t6 & t28 \\ t6 & t23 \\ t6 & t23 \\ t6 & t23 \\ t8 & t28 \\ t23 \\ t10 \\ t112 \\ t12 \\ t122 \\ t22 \\ t23 \\ t32 \\ t32 \\ t53 \\ t32 \\ t53 \\ t33 \\ t51 \\ t38 \\ t51 $ | t53 t58 t53 t59 t53 t60 t54 t58 t54 t59 t55 t59 t55 t60 t57 t80 t58 t80 | t1 t3 t2 t4 t21 t26 t21 t31 t21 t36 t23 t28 t23 t33 t26 t31 t26 t36 t26 t80 t28 t33 t28 t38 t31 t36 t31 t80 t33 t38 | t6 t23 t8 t28 t11 t33 t12 t38 t55 t58 t55 t59 t55 t60 McC4 missed ORs t31 t55 | <pre>t1 t4 t6 t16 t13 t80 t15 t17 t16 t18 t16 t23 t16 t24 t21 t26 t22 t27 t22 t32 t22 t67 t23 t62 t23 t63 t27 t37 t36 t57 t36 t61 t36 t80 t37 t62</pre> |

F

OR faults in the two-level AND/OR multiplexer **x8 x**9 x8 x10 x8 x11 x9 x10 x9 x11 x10 x11 ______ Undetectable AND faults in the two-level NAND multiplexer -----x8 x9 x8 x10 x8 x11 x9 x10 x9 x11 x10 x11 -----Undetectable AND faults in the four-level AND/OR multiplexer -----x7 x12

Undetectable

NAND

x7 x12

x8 x9

x10 x11

x14 x15

AND/OR

x7 x13

multiplexer

multiplexer

١

Undetectable OR faults in the four-level AND/OR multiplexer x7 x10 x7 x11 x7 x13 x8 x9

x10 x11 x14 x15

-----Undetectable Undetectable AND faults in the four-level OR faults in the ALU -----------t20 t21 t22 t23 t22 t24 t23 t24 t25 t26 t27 t28 t27 t29 t28 t29 -----t30 t31 Undetectable t32 t33 OR faults in t32 t34 the four-level t33 t34 t35 t36 t37 t38 ----t37 t39 t38 t39 t52 t53 t52 t54 t52 t55 t53 t54 t53 t55 t54 t55 t57 t58 t57 t59 t57 t60 t58 t59 t58 t60 t59 t60 t61 t62 t61 t63

t62 t63 t64 t65

21217112121212

7.5 T.S

