 1 RECPAT NUMBER 85 - 12 - 02 A THE (and Submits) Automated Generation of Microcontrollers Automated Generation of Microcontrollers The contract on Generation of Microcontrollers Automated Generation of Microcontrollers The contract on Generation of Microcontrollers Automated Generation of Microcontrollers Technical, interim PERFORMING ORGANIZATION NAME AND ADDRESS Snyder Contract on Generation Seattle, W. 98195 Contract on Generation Seattle, W. 98195 Contract on Generation Seattle, W. 98195 Contraction, Virginia 22209 Autiversity of Washington 315 University District Building 1107 NR 45th St., JD-16, Seattle, WA 98195 Bistribution of this report is unlimited. Distribution of this report is unlimited. SUPPLEMENTARY NOTES SUPPLEMENTARY NOTES ABSTRACT (Continue on reverse adds (Insected in Block 20, If different from Report) Microcontrollers, CFL, MAGIC, RNL, NETLIST, BILBO, RAM, PLA, ALU, RISC, CMOS, NORA ABSTRACT (Continue on reverse adds (Insected on Supplicity by Block number) The concept of an algorithmic microcontroller has been investigated. Software has been created which, when supplied with design parametrics, will generate certain on the architecture and instruction set of the resulting family of controllers. 		REPORT DOCUMENTATION PAGE		READ INSTRUCTIONS BEFORE COMPLETING FORM	
 A TTLE fand Submits) Automated Generation of Microcontrollers Automated Generation of Microcontrollers Technical, interim PERFORMING ORGANIZATION NAME AND ADDRESS Snyder AUTAOM(a) COMPTRACT OR GRANT NUMBERS MDA903-85-K0072 ARPA-4563, f2, code 5D33 PERFORMING ORGANIZATION NAME AND ADDRESS UNIVERSITY of Washington, Seattle, W/. 98195 COMPTRACT OR GRANT DATE DARRA - 1270 NAME AND ADDRESS UNIVERSITY of Washington Storiversity of Washington Storibution of this report is unlimited. 107 NK 45th St., JD-16, Seattle, WA 98195 Distribution of this report is unlimited. SUPPLEMENTARY NOTES SUPPLEMENTARY NOTES ABSURPLEMENTARY NOTES SUPPLEMENTARY NOTES ABSURPLEMENTARY NOTES ABSURPLEMENTARY NOTES ABSURPLEMENTARY NOTES ABSURACT (Continue on neverse side If necessary and identify ary block number) The concept of an algorithmic microcontroller has been investigated. Software has been created which, when supplied with design parametrics, will generate cerval representations of the design parametrics, will generate cerval representations of the design parametrics, will generate cerval representations of the resulting family of controllers. 				2. GOVT ACCESSION NO.	and the second
Automated Generation of Microcontrollers Technical, interim Automated Generation of Microcontrollers Technical, interim Automated Generation of Microcontrollers Contract of Generation Geneversa Geneffectuation Generation Generation Generatio	70				
 AUTHOR(s) Barry W. Jinks , David L. Pulfrey, Warren S. Snyder PERFORMING ORGANIZATION NAME AND ADDRESS MV/NW VLSI Consortium Computer Science Department, FR-35 University of Washington, Seattle, W. 98195 Contracture Generation of the second state of the controlling Office of the second state of the second sta					5. TYPE OF REPORT & PERIOD COVE
 Authon(y) Barry W. Jinks , David L. Pulfrey, Warren S. Snyder MDA903-85-K0072 MPA-0503, f.2, code 5D33 PERFORMING ORGANIZATION WARE AND ADDRESS UN/NW VLS1 Consortium Computer Science Department, FR-35 University of Washington, Seattle, W. 98195 CONTROLLING CFFICE NAME AND ADDRESS DARPA - 1770 1400 Wilson Boulevard Artlington, Virginia 22209 Convround Addency NAME A ADDRESS University of Washington 315 University District Building 1107 NF 45th St., JD-16, Seattle, WA 98195 Constraigution of this report is unlimited. 17. DISTRIBUTION STATEMENT (of the ebstreet entreed in Block 20, If different from Report) Distribution of this report is unlimited. 18. SUPPLEMENTARY NOTES 24. ABSTRACT (Continue on reverse aids if necessary and identify by block number) microcontrollers, CFL, MAGIC, RNL, NETLIST, BILBO, RAM, PLA, ALU, RISC, CMOS, NORA 25. ABSTRACT (Continue on reverse aids if necessary and identify by block number) The concept of an algorithmic microcontroller has been investigated. Software has been created which, when supplied with design parametrics, will generate several representations of the essite criterion of the architecture and instruction set of the resulting family of controllers. 	Au	itomated Generatio	n of Microcon	trollers	Technical, interim
Barry W. Jinks , David L. Pulfrey, Warren S. Snyder A PERCANNG CAGANIZATION TAME AND ADDRESS UW/NW VLSI Consortium Computer Science Department, FR-35 University of Washington, Seattle, W. 98195 Convrolution Circle Ames and AdDRESS DARPA - 1:710 1400 Wilson Boulevard Arlington, Virginia 22209 Convrolution Control and address UNIVERSITY of Washington 315 University of Washington 315 University of Washington 315 University Of Scattle, WA 98195 Constrained Address and AdDRESS University of Washington 315 University District Building 316 Distribution of this report is unlimited. Constrained to the second of the second of the Block 20, 11 different from Report Distribution of this report is unlimited. Constrained on reverse elds if necessary and identify of block number microcontrollers, CFL, MAGIC, RNL, NETLIST, BLBO, RAM, PLA, ALU, RISC, CMOS, NORA Concept of an algorithmic microcontroller has been investigated. Software has been created which, when supplied with design parametrics, will generate several representations of the design farametrics, will generate several representations of the design farametrics, Will generate several representations of the design farameteries, Will generate several r					6. PERFORMING ORG. REPORT NUMBE
Snyder ARPA-4563, f2, code 5D30 * PERFORMING ORGANIZATION NAME AND ADDRESS W/NW VLSI Consortium Computer Science Department, FR-35 Iniversity of Washington, Seattle, WJ. 98195 N. COWTROLUNG CFFICE NAME AND ADDRESS DARPA - 1,270 1400 Wilson Boulevard Arlington, Virginia 2209 141 MONITORING AGENCY NAME & ADDRESS(II different from Controlling Office) Is. REPORT DATE DARPA - 1,270 December 1985 1400 Wilson Boulevard Arlington, Virginia 2209 151 University of Washington Bastington 315 University District Building Boot Controlling Office) 100 NY Lestington of this report is unlimited. Is. DECLASSFICATION/DOWNGRAMEDIC OFFICE 17. DISTRIBUTION STATEMENT (of the ebottect entered in Block 20, If different from Report) ELECTTE 18. SUPPLEMENTARY NOTES DECLA 27 1905 19. KEV WORDS (Continue on reverse side If necessary and identify by block number) microcontrollers, CFL, MAGIC, RNL, NETLIST, BILBO, RAM, PLA, ALU, RISC, CMOS, NORA 20. ABSTRACT (Continue on reverse side If necessary and identify by block number) The concept of an algorithmic microcontroller has been investigated. Software has been created which, when supplied with design parametrics, will generate several representations of the desire instance. This paped discusses the methodology followed during generator creation and the architecture and ins	7. AUT	IOR(s)			8. CONTRACT OR GRANT NUMBER(.)
Snyder ARPA-4563, f2, code 5D30 * PERFORMING ORGANIZATION NAME AND ADDRESS W/NW VLSI Consortium Computer Science Department, FR-35 Iniversity of Washington, Seattle, WJ. 98195 N. COWTROLUNG CFFICE NAME AND ADDRESS DARPA - 1,270 1400 Wilson Boulevard Arlington, Virginia 2209 141 MONITORING AGENCY NAME & ADDRESS(II different from Controlling Office) Is. REPORT DATE DARPA - 1,270 December 1985 1400 Wilson Boulevard Arlington, Virginia 2209 151 University of Washington Bastington 315 University District Building Boot Controlling Office) 100 NY Lestington of this report is unlimited. Is. DECLASSFICATION/DOWNGRAMEDIC OFFICE 17. DISTRIBUTION STATEMENT (of the ebottect entered in Block 20, If different from Report) ELECTTE 18. SUPPLEMENTARY NOTES DECLA 27 1905 19. KEV WORDS (Continue on reverse side If necessary and identify by block number) microcontrollers, CFL, MAGIC, RNL, NETLIST, BILBO, RAM, PLA, ALU, RISC, CMOS, NORA 20. ABSTRACT (Continue on reverse side If necessary and identify by block number) The concept of an algorithmic microcontroller has been investigated. Software has been created which, when supplied with design parametrics, will generate several representations of the desire instance. This paped discusses the methodology followed during generator creation and the architecture and ins	Ba	erry W. Jinks . Da	vid L. Pulfre	v. Warren S.	MDA903-85-K0072
 UW/NW VLS1 Consortium Computer Science Department, FR-35 University of Washington, Seattle, W. 98195 II. CONTROLUNG CEFFICE NAME AND ADDRESS DARPA - L'7D 1400 Wilson Boulevard Arlington, Virginia 22209 II. MUNNER OF PAGES II. NUMBER OF PAGES II. CONTROLUNG AGENCY NAME & ADDRESS(II diliterent tree Controlling Office) ONR University District Building 1107 NE 45th St., JD-16, Seattle, WA 98195 II. DISTRIBUTION STATEMENT (of the abstract entered in Block 20, II diliterent from Report) DISTRIBUTION STATEMENT (of the abstract entered in Block 20, II diliterent from Report) DEC 2 7 1995 II. SUPPLEMENTARY NOTES II. ABSTRACT (Continue on reverse side If necessary and identify by block number) The concept of an algorithmic microcontroller has been investigated. Software has been created which, when supplied with design parametrics, will generate several representations of the desire instance. This pape discusses the methodology followed during generator creation and the architecture and instruction set of the resulting family of controllers. 	De	, bu	via Di Tairre		ARPA-4563, #2, code 5D30.
Computer Science Department, FR-35 University of Washington, Seattle, W. 98195 10. CONTROLLING OFFICE NAME AND ADDRESS DARPA - IPTO 1400 Wilson Boulevard Arlington, Virginia 22209 11. NUMBER OF PAGES University of Washington 315 University District Building 1107 NE 45th St., JD-16, Seattle, WA 98195 11. SECURITY CLASS. (of the report) Distribution of this report is unlimited. 11. DISTRIBUTION STATEMENT (of the abstract entered in Block 20, If different from Report) 12. DISTRIBUTION STATEMENT (of the abstract entered in Block 20, If different from Report) 13. SUPPLEMENTARY NOTES 14. SUPPLEMENTARY NOTES 15. SUPPLEMENTARY NOTES 15. SUPPLEMENTARY NOTES 16. ABSTRACT (Continue on reverse side if necessary and identify of block number) 17. DISTRIBUTION on reverse side if necessary and identify of block number) 18. SUPPLEMENTARY NOTES 19. KEY WORDS (Continue on reverse side if necessary and identify of block number) 19. KEY WORDS (Continue on reverse side if necessary and identify by block number) 10. ABSTRACT (Continue on reverse side if necessary and identify by block number) The concept of an algorithmic microcontroller has been investigated. Software has been created which, when supplied with design parametrics, will generate several representations of the desire instance. This pape discusses the methodology followed during generator creation and the architecture and instruction set of the resulting family of controllers.	C				10. PROGRAM ELEMENT, PROJECT, TAREA & WORK UNIT NUMBERS
University of Washington, Seattle, W. 98195 11. CONTROLLING CIFFICE NAME AND ADDRESS DARPA - I?TO 1400 Wilson Boulevard Arlington, Virginia 22209 14. WONTORING AGENCY NAME & ADDRESS(If different from Controlling Office) ONR University of Washington 315 University District Building 1107 NE 45th St., JD-16, Seattle, WA 98195 16. OISTRIBUTION STATEMENT (of the Report) Distribution of this report is unlimited. 17. DISTRIBUTION STATEMENT (of the abstract entered in Block 20, If different from Report) 18. SUPPLEMENTARY NOTES 19. KEY WORDS (Continue on reverse side if necessary and identify by block number) microcontrollers, CFL, MAGIC, RNL, NETLIST, BILBO, RAM, PLA, ALU, RISC, CMOS, NORA 20. ABSTRACT (Continue on reverse side If necessary and identify by block number) The concept of an algorithmic microcontroller has been investigated. Software has been created which, when supplied with design parametrics, will generate several representations of the desire instance. This pape discusses the methodology followed during generator creation and the architecture and instruction set of the resulting family of controllers.				35	
DARPA - I 270 1400 Wilson Boulevard Arlington, Virginia 22209 14 MONITORING AGENCY NAME & ADDRESS(II different from Controlling Office) ONR University of Washington 315 University District Building 1107 NE 45th St., JD-16, Seattle, WA 98195 16. DISTRIBUTION STATEMENT (of the Report) Distribution of this report is unlimited. 17. DISTRIBUTION STATEMENT (of the abatract entered in Block 20, If different from Report) 18. SUPPLEMENTARY NOTES 19. KEY WORDS (Continue on reverse alds If necessary and identify by block number) microcontrollers, CFL, MAGIC, RNL, NETLIST, BILBO, RAM, PLA, ALU, RISC, CMOS, NORA 20. ABSTRACT (Continue on reverse alds If necessary and identify by block number) The concept of an algorithmic microcontroller has been investigated. Software has been created which, when supplied with design parametrics, will generate several representations of the desire instance. This pape discusses the methodology followed during generator creation and the architecture and instruction set of the resulting family of controllers.					
 1400 Wilson Boulevard Arlington, Virginia 22209 18. NUMBER OF PAGES 19. NUMBER OF PAGES 10. NAME A ADDRESS(II diliterati from Controlling Office) ONR 110 The 45th 51, JD-16, Seattle, WA 98195 111 Distribution of this report is unlimited. 112 Distribution statement (of the abstract entered in Block 20, If dilferent from Report) 12. Distribution statement (of the abstract entered in Block 20, If dilferent from Report) 13. Supplementary notes 14. Supplementary notes 15. Supplementary of continue on reverse side if necessary and identify of block number) 15. MEY WORDS (Continue on reverse side if necessary and identify by block number) 16. ABSTRACT (Continue on reverse side II necessary and identify by block number) 17. Concept of an algorithmic microcontroller has been investigated. Software has been created which, when supplied with design parametrics, will generate several representations of the desire instance. This pape discusses the methodology followed during generator creation and the architecture and instruction set of the resulting family of controllers. 			AND ADDRESS		
 Arlington, Virginia 22209 4 Arlington, Virginia 22209 4 ADDNTORING AGENCY NAME & ADDRESS(II dillerent from Controlling Office) 018 (1990) SECURITY CLASS. (of this report) 10 nclassified Distribution of this report is unlimited. Distribution of this report is unlimited. Distribution STATEMENT (of the obstract entered in Block 20, If different from Report) Distribution of the ebstract entered in Block 20, If different from Report) Distribution of the ebstract entered in Block 20, If different from Report) Distribution of the ebstract entered in Block 20, If different from Report) SUPPLEMENTARY NOTES ABSTRACT (Continue on reverse elds if necessary and identify by block number) microcontrollers, CFL, MAGIC, RNL, NETLIST, BILBO, RAM, PLA, ALU, RISC, CMOS, NORA ABSTRACT (Continue on reverse elds If necessary and identify by block number) The concept of an algorithmic microcontroller has been investigated. Software has been created which, when supplied with design parametrics, will generate several representations of the desire instance. This pape discusses the methodology followed during generator creation and the architecture and instruction set of the resulting family of controllers. 			rd		
ONR University of Washington 315 University District Building 1107 NE 45th St., JD-16, Seattle, WA 98195 16. Distribution of this report is unlimited. 17. DISTRIBUTION STATEMENT (of the abstract entered in Block 20, 11 different from Report) 18. SUPPLEMENTARY NOTES 19. KEY WORDS (Continue on reverse side if necessary and identify by block number) microcontrollers, CFL, MAGIC, RNL, NETLIST, BILBO, RAM, PLA, ALU, RISC, CMOS, NORA 20. ABSTRACT (Continue on reverse side if necessary and identify by block number) The concept of an algorithmic microcontroller has been investigated. Software has been created which, when supplied with design parametrics, will generate several representations of the desire instance. This paped discusses the methodology followed during generator creation and the architecture and instruction set of the resulting family of controllers.	Ar	lington, Virginia	22209	And the second	4
University of Washington 315 University District Building 1107 NE 45th St., JD-16, Seattle, WA 98195 16. Distribution of this report is unlimited. 17. Distribution of this report is unlimited. 17. Distribution statement (of the abstract entered in Block 20, 11 different from Report) 18. SUPPLEMENTARY NOTES 19. KEY WORDS (Continue on reverse elde if necessary and identify by block number) microcontrollers, CFL, MAGIC, RNL, NETLIST, BILBO, RAM, PLA, ALU, RISC, CMOS, NORA 20. ABSTRACT (Continue on reverse elde if necessary and identify by block number) The concept of an algorithmic microcontroller has been investigated. Software has been created which, when supplied with design parametrics, will generate several representations of the desire instance. This paped discusses the methodology followed during generator creation and the architecture and instruction set of the resulting family of controllers.			ADDRESS(If different	from Controlling Office)	
 1107 NE 45th St., JD-16, Seattle, WA 98195 16. DISTRIBUTION STATEMENT (of this Report) Distribution of this report is unlimited. 17. DISTRIBUTION STATEMENT (of the abottect entered in Block 20, 11 different from Report) ELECTE DEC 2 7 1985 DEC 2 7 1985 18. SUPPLEMENTARY NOTES 19. KEY WORDS (Continue on reverse elde II necessary and identify by block number) microcontrollers, CFL, MAGIC, RNL, NETLIST, BILBO, RAM, PLA, ALU, RISC, CMOS, NORA 20. Abstract (Continue on reverse elde II necessary and identify by block number) The concept of an algorithmic microcontroller has been investigated. Software has been created which, when supplied with design parametrics, will generate several representations of the desire instance. This paped discusses the methodology followed during generator creation and the architecture and instruction set of the resulting family of controllers. 			ngton		
 16. DISTRIBUTION STATEMENT (of this Report) Distribution of this report is unlimited. 17. DISTRIBUTION STATEMENT (of the abstract entered in Block 20, if different from Report) DEC 2 7 1985 DEC 2 7 1985 DEC 2 7 1985 DEC 2 7 1985 II. SUPPLEMENTARY NOTES II. SUPPLEMENTARY NOTES					15a. DECLASSIFICATION/DOWNGRADI
 Distribution of this report is unlimited. 17. DISTRIBUTION STATEMENT (of the obstract enforced in Block 20, if different from Report) IDE SUPPLEMENTARY NOTES 18. SUPPLEMENTARY NOTES 19. KEY WORDS (Continue on reverse elde if necessary and identify by block number) microcontrollers, CFL, MAGIC, RNL, NETLIST, BILBO, RAM, PLA, ALU, RISC, CMOS, NORA 20. ABSTRACT (Continue on reverse elde if necessary and identify by block number) The concept of an algorithmic microcontroller has been investigated. Software has been created which, when supplied with design parametrics, will generate several representations of the desire instance. This paped discusses the methodology followed during generator creation and the architecture and instruction set of the resulting family of controllers. 	11				SCHEDULE
 18. SUPPLEMENTARY NOTES 19. KEY WORDS (Continue on reverse elde if necessary and identify or block number) microcontrollers, CFL, MAGIC, RNL, NETLIST, BILBO, RAM, PLA, ALU, RISC, CMOS, NORA 20. ABSTRACT (Continue on reverse elde if necessary and identify by block number) The concept of an algorithmic microcontroller has been investigated. Software has been created which, when supplied with design parametrics, will generate several representations of the desire instance. This paper discusses the methodology followed during generator creation and the architecture and instruction set of the resulting family of controllers. 	Di	FRIBUTION STATEMENT (of	<u>D-16, Seattle</u> this Report) s report is u	, WA 98195	
 18. SUPPLEMENTARY NOTES 19. KEY WORDS (Continue on reverse elde if necessary and identify or block number) microcontrollers, CFL, MAGIC, RNL, NETLIST, BILBO, RAM, PLA, ALU, RISC, CMOS, NORA 20. ABSTRACT (Continue on reverse elde if necessary and identify by block number) The concept of an algorithmic microcontroller has been investigated. Software has been created which, when supplied with design parametrics, will generate several representations of the desire instance. This paper discusses the methodology followed during generator creation and the architecture and instruction set of the resulting family of controllers. 	Di	FRIBUTION STATEMENT (of	<u>D-16, Seattle</u> this Report) s report is u	, WA 98195	
20. ABSTRACT (Continue on reverse side II necessary and identify by block number) The concept of an algorithmic microcontroller has been investigated. Software has been created which, when supplied with design parametrics, will generate several representations of the desire instance. This pape discusses the methodology followed during generator creation and the architecture and instruction set of the resulting family of controllers.	Di	FRIBUTION STATEMENT (of	<u>D-16, Seattle</u> this Report) s report is u	, WA 98195	m Report) DTC ELECTE
	Di 17. DIST 18. SUP 19. KEY mi	RIBUTION STATEMENT (of Stribution of thi RIBUTION STATEMENT (of PLEMENTARY NOTES WORDS (Continue on reverse Crocontrollers, C	<u>D-16, Seattle</u> this Report) s report is u the abstract entered i elde if necessary and	, WA 98195 mlimited. n Block 20, H different fro	The Report DTC ELECTE DEC 2 7 1985 PA
DD 1 JAN 73 1473 EDITION OF 1 NOV 65 IS OBSOLETE unclassified	Di 17. DIST 18. SUP 19. KEY mi CM 20. ABS 20. ABS Mi di	RIBUTION STATEMENT (of Stribution of thi FRIBUTION STATEMENT (of PLEMENTARY NOTES WORDS (Continue on reverse Crocontrollers, C OS, NORA TRACT (Continue on reverse the concept of an a oftware has been c 11 generate sever Scusses the metho	D-16, Seattle this Report) s report is u the abstract entered i elde If necessary and FL, MAGIC, RN elde If necessary and lgorithmic mi reated which, al representa dology follow	, WA 98195 Inlimited. In Block 20, 11 different from Block 20, 11 different from I dentify by block number, L, NETLIST, BIL Identify by block number, crocontroller has when supplied y tions of the des red during general	BO, RAM, PLA, ALU, RISC, with design parametrics, sire instance. This paper ator creation and the

Advo 1 Ha Jaco

Accesion For	
NTIS CRA&I DTIC TAB Unannounced Justification	
By Dist. Ibution /	
Availability	Codes
Al Al	

DTIC

COPY

Automated Generation of Microcontrollers

Barry W. Jinks* - David L. Pulfrey** - Warren S. Snyder***

Department of Computer Science Seattle, Washington 98195 Technical Report 85-12-02 December, 1985

* Microtel Pacific Research Liaison, UW/NW VLSI Consortium, Seattle, WA98195

* Dept. of Electrical Engineering, U.B.C., Vancouver, B.C. V6T 1W5

** GTE Laboratories, 40 Sylvan Road, Waltham, MA 02254

ABSTRACT

The concept of an algorithmic microcontroller has been investigated. Software has been created which, when supplied with design parametrics, will generate several representations of the desired instance. This paper discusses the methodology followed during generator creation and the architecture and instruction set of the resulting family of controllers.

85 12 27 027

Funded in part by the Defense Advanced Research Projects Agency under Contract MDA903-85-K-0072.

እንዲሆን የሚያለዋ የሚያለው የሚያ

Automated Generation of Microcontrollers

Barry W. Jinks" -- David L. Pulfrey" -- Warren S. Snyder""

Microtel Pacific Research Liaison, UW/NW VLSI Consortium, Seattle, WA98195
 Dept. of Electrical Engineering, U.B.C., Vancouver, B.C. V6T 1W5
 GTE Laboratories, 40 Sylvan Road, Waltham, MA 02254

ABSTRACT--The concept of an algorithmic microcontroller has been investigated. Software has been created which, when supplied with design parametrics, will generate several representations of the desired instance. This paper discusses the methodology followed during generator creation and the architecture and instruction set of the resulting family of controllers.

I. INTRODUCTION

The use of microcomputers as on-chip building-blocks is an attractive proposition for designers wishing to realize large integrated systems in silicon. Various approaches to this end are being explored, including standard library macrocells, silicon compilers and microcomputer generators. In a recent embodiment of the latter approach¹, the architecture of the microcomputer macrocells is essentially fixed but the user has control over important parameters such as data width, numbers of registers and the memory content and size. In the present work we have taken this concept a step further along the road to flexibility and area minimization by adopting a fully parametric approach to the design of a microcontroller.

By focusing on the microcontroller, rather than on a general purpose microcomputer, we have been able to limit the global instruction set and hence reduce the complexity of the generator design. The microcontroller generator is a software design environment which consists of a suite of subprograms capable of producing a number of different data base representations of a given instance. When furnished with the final system parametrics, the system synthesizes the mask geometries for a microcontroller to be instantiated in a user-specified system.

The microcontroller comprises a microprocessor, memory, communications protocol hardware and analog and digital I/O. It is intended to form a complete control system on a chip for use in telecommunications applications. The present work focuses on the microprocessor and memory portions of this generator.

II. GENERATOR DEVELOPMENT METHODOLOGY

Initial system design and functional level simulation was performed using a behavioral level simulator, after which a LISP-like description of the circuit, including parasitics, was created with MIT's NETLIST program. Leaf cells were then laid out using MAGIC, the new layout

⁺Funder is part by the Defense Advanced Research Projects Agency under Contract MDA903-85-K-0072. editor from Berkeley. Positioning of the leaf cells is performed using Coordinate Free LAP (CFL), a program developed at the UW/NW VLSI Consortium².

CFL was designed with generator creation in mind. As such it allows the designer to write a "C" program which embodies the general structure of the generator, even before the leaf cells have been designed. As these cells are created, or changed, CFL automatically aligns them in the correct fashion. CFL also provides the designer with autorouting primitives and, further, creates a complete description of the border of the aewly-generated device. This enables manipulation of the device by any higher level program to proceed by accessing only a very small amount of data.

Once the layout phase was complete, the instances were extracted using MAGIC. Simulations with the switch-level simulator RNL were then performed to compare results with the transistor netlist, following which changes to NETLIST, the leaf cells and CFL were made to ensure agreement. Layout verification, and any further necessary model adjustments were then made prior to development of the test procedure. A self-test methodology based on BILBO³ is currently being developed. This will be driven by the same input parameters as used by the CFL and NETLIST programs such that the result in a signature register (see Figure 1) can be predicted and used to detect simulated faults.

The complete data base representation of a generated microcontroller comprises four files, namely: a simulation file incorporating the transistor netlist, the mask information file containing the layout geometry information and design rule checker information from MAGIC. a border file giving the generator footprint from CFL, and a test file containing the test data.

A satisfactory degree of geometric rule independence is achieved by creating a master rule set from the rules of foundries likely to be employed in the microcontroller fabrication. The leaf cells are designed from this rule set using a graphical layout editor. This approach offers an alternative to the algorithmic technology file approach proposed elsewhere⁴. As our intended applications for microcontrollers are in the telecommunications field, both analog and digital circuitry are likely to be required on the chip. This limits the suitable fabrication technologies to those that use only single layer metal since "double-poly, double-metal" processes are not widely available.

III. DESIGN OBJECTIVES AND PRIORITIES

In establishing priorities for the design, the following axioms were considered to be appropriate to control systems in telecommunications: i) Control algorithms tend to concentrate on bit manipulation operations rather than arithmetic operations; ii) the quantity of transient (i.e. read/write) data is relatively small and the data structures are simple; iii) control processors need not be high performance machines; iv) system timing is of critical importance in control applications.

Accordingly, it was determined that the priorities should be ordered as follows: size, simplicity and performance. To keep the design small, considerable effort was devoted to reducing the size of the largest elements (i.e. RAM, PLA, and ALU). To simplify the architecture, a reduced instruction set similar to RISC² was chosen. This was further simplified by treating all data as globals which reside in the same memory space, so eliminating the need for memory reference instructions. In addition, the number of control lines has been kept low to reduce bus routing problems. To maintain timing consistency, a constant cycle time for all instructions (including branches) was chosen. Performance issues were addressed in hardware by employing: (1) sub-generators with an algorithmic driver sizing capability⁶; (2) a modest pipeline and (3) separate data and control spaces. The resulting architecture is depicted in Figure 1.



--- testability enhancements

FIGURE 1. MICROCONTROLLER ARCHITECTURE

IV. ARCHITECTURE

Since both program and processor are contained within the same block, the system can be viewed as a finite state machine with the state feedback being the current program counter. A microcoding technique employing PLAs is used to produce the control and data path signals in parallel. Separation of these paths allows PLA minimization techniques to produce a more compact structure. The output of the PLAs remains valid for an entire instruction cycle, see Figure 2.

System timing is based on a two-phase non-overlapping clock scheme, with one machine cycle taking two ticks of each clock to complete. The machine cycle is partitioned into read and write half-cycles by a state clock derived from one of the system clock phases, see Figure 2. The RAM must be read in the first half-cycle and written-to in the second half-cycle. The output of the RAM is dynamically latched by C²MOS latches, using NORA⁷ circuit techniques. The RAM itself is implemented in domino CMOS.

CHEMICALDEDITIES CONTRACTOR CONTRAC

The RAM output, consisting of the contents of registers, I/O data or immediates (which have passed through it) form the input to the ALU and shifter. These elements perform their required operation and force the result back to the register file on the Bbus only.

The RAM is optimized for speed and it is noteworthy that the slowest devices, namely the ALU (slow carry chain) and PLA (high capacitance on the term lines) are able to operate on cycle times which are one half that of the RAM. The RAM, ALU and shifter, which together form the data path, are pipelined so that one is precharging while the other is evaluating.

The data path output may consist of branch addresses which form the input to the program counter. A PLA is used to compare the flags with the instruction condition code. If a subroutine call is to be executed, the current program counter and flags are pushed on the stack.

Interrupts are controlled by the interrupt handler. When an interrupt is being requested; the associated vector is forced onto the current P.C.bus. This causes a jump to the state containing a call to the appropriate interrupt service routine.



FIGURE 2. SYSTEM TIMING

V. GENERATOR INPUT PARAMETERS

The 9 lower level blocks of the controller are synthesized by 8 unique sub-generators. The input parameters to these generators are the register address width, number of interrupts, number of i/o ports, program counter width, stack depth and data path width. In addition, the ALU, shifter and branch PLA operations are defined. Many of these parameters can be synthesized by analysis of the instructions used in a particular program. This ensures a compact microcontroller which is capable of executing a local subset only of the global set available.

The ALU is an example of where this approach to area reduction is used. In addition to the data path width, the ALU generator has a switch which directs it to synthesize an "arithmetical/logical" or just a "logical" unit, depending on the particular operations required. The shifter generator works in a similar way and synthesizes only the actual paths used in the crossbar switch, instead of all those that are possible.

VI. INSTRUCTION SET

The global instruction set has been devised to provide a limited but powerful set of instructions. All instructions execute in one machine cycle and there are 22 instruction types, see Figure 3.

All of the read/write registers in the processor reside in the dual ported register file. The i/o address space is also memory mapped, therefore, there are no divisions between registers, memory and UO ports. This greatly simplifies the instruction set while making it completely orthogonal. Several special (x) latches may also reside in the RAM. These allow indirect addresses to be stored and used to access the registers. Since the RAM is designed to have A and B busses read simultaneously but a write to the B bus only, all data path operations are of the form:

(Regl/data/io) OP (Reg2/io) -> (Reg2/io)

The source of jump or call addresses is the RAM as well, thus addresses may be immediate or computed. At present, 8 branch conditions are provided for.

By keeping the number of control lines small ($\leq =14$), it has proved possible to implement horizontal microcode (i.e. no instruction decode), producing in this case 784 unique instructions. This provides maximum flexibility while maintaining architectural simplicity. The result is that operations which do not use the data path (i.e. flags, interrupt control, return) can be executed in parallel with those that do.

DATA PATH OPERATIONS:

perand pairs:	operation	ns:
data, reg	ADD	SHLL
regl. reg2	ADDC	SHLA
*x , reg	SUB	SHRL
reg, *x	SUBC	SHRA
data, *x	AND	RLL
x , reg	OR	RLA
reg, x	XOR	RRL
	MOVE	RRA

*x = an indirect address

OTHER OPERATIONS:

FLAGS	LATCH	
CALL ON		
RETURN O	N CON	DITION
JUMP ON	CONDI	TION
COMPARE		
ENABLE/DI	SABLE	INTERRUPT

FIGURE 3. GLOBAL INSTRUCTION SET

VII. RESULTS

The generator has been designed in 3μ CMOS, using a conservative set of he MOSIS design rules. Several instances of the microcontroller have been simulated using NETLIST in conjunction with RNL. This has shown that the speed of a particular instance is highly dependent on the resources used. For example, for moderate word widths, the ALU carry chain delay dominates. If the carry chain is not present (i.e. logical operations only), the program counter becomes the speed determining factor. Most instantiations are expected to perform with a processing rate better than 2 million instructions/second.

Figure 4 is the check plot of a test instance with an 8 bit word width, 31 general purpose registers, 1 indirect address register and an 8 deep stack. Each subgenerator is fully implemented (i.e. all instruction types can be executed) and the program is 280 steps in length. The pad frame has a cavity which is 55mm on a side.

Some of the major data path items, notably the RAM and the shifter have already been fabricated. Initial testing shows that the functionality and performance track well with the expected results.



Figure 4. Check Plot

VIII. CONCLUSION

A design environment for the automatic generation of microcontrollers in single chip telecommunications applications has been developed. When the input parameters are supplied, he generator synthesizes the mask geometries for the required microcontroller. By analyzing the instructions used in a particular program, layouts of major components such as the ALU and the barrel shifter are defined. In this manner, a compact layout is produced for each different microcontroller instance. Several microcontrollers with data-paths ranging from 2 to 16 bits have been simulated. The corresponding machine cycle times are predicted to be 180 to 600 nanoseconds.

REFERENCES

1. Buric, M.R., C. Chistensen, and T. G. Matheson "The Plex Project: VLSI Layouts of Microcomputers Generated by a Computer Program", Proceedings of IEEE International Conference on Computer Aided Design, Sept. 1983, pp. 49-50.

2. Beckett, W.

"Coordinate Free LAP Reference Manual -- Version 3.0", UW/NW VLSI Consortium Technical Manual.

- Koenemann, B., J. Mucha and G. Zwiehoff "Built-in Logic Block Observation Techniques", Digest 1979 Test Conference, 79CH1509-9C, October 1979, pp. 37-41.
- Buric, M. R. and T. G. Matheson
 "Silicon Compilation Environments", Proceedings IEEE Custom Integrated Circuits Conference, May 1985, pp. 208-12.
- Katavenis, M. G. H. "Reduced Instruction Set Computer Architectures for VLSI", Ph.D. Thesis, University of California at Berkeley, Oct. 1983.
- 6. Jinks, B. W., W. S. Snyder and D. L. Pulfrey, "The Algorithic Generation of ROM Macrocells", Proceedings of the Second International Symposium on VLSI Technology, Systems and Applications, May 1985.
- 7. Goncalves, N. F. and H. J. DeMan, "NORA: A Racefree Dynamic CMOS Technology for Pipelined Logic Structures", IEEE Journal of Solid State Circuits, Vol. SC-18, No. 3, June 1983, pp 261-266.