

. .

MICROCOPY RESOLUTION TEST CHART NATIONAL BUREAU OF STANDARDS - 1963 - 4 ITT-A/OD NO. 31174A003

# **ZERO-IF RECEIVER STUDY**

FINAL TECHNICAL REPORT

CDRL NO. A003

AD-A145 694



**PREPARED FOR:** UNITED STATES ARMY **COMMUNICATIONS-ELECTRONICS COMMAND** FORT MONMOUTH, NEW JERSEY 07703

CONTRACT NO. DAAK80-81-C-0154

DISTRIBUTION STATEMENT A Approved for public releases Distribution Unlimited

**AEROSPACE/OPTICAL DIVISION** FORT WAYNE, INDIANA

10 JUNE 1983

FINAL TECHNICAL REPORT

CDRL NO. A003

FOR

#### ZERO-IF RECEIVER STUDY

#### CONTRACT NO. DAAK80-81-C-0154

**REVISED EDITION** 

PREPARED BY

E. J. NEYENS D. J. SCHWARZ

ITT AEROSPACE/OPTICAL DIVISION 3700 EAST PONTIAC STREET P.O. BOX 3700 FORT WAYNE, INDIANA 46801

> This document has been opproved to public referse to a when is doment on reaching bed

FOR

UNITED STATES ARMY COMMUNICATIONS-ELECTRONICS COMMAND FORT MONMOUTH, NEW JERSEY 07703

#### Table of Contents

ų.

.

Section No.	Title	Page
1	INTRODUCTION	1
2	TECHNICAL OBJECTIVES AND PROGRAM REQUIREMENTS	3
2.1	DESIGN SPECIFICATIONS AND PROGRAM DESCRIPTION	3
2.2	TECHNICAL APPROACH	3
2.2.1	Preselector Filters	4
2.2.2	RF Amplifier and RF AGC Circuits	4
2.2.3	Signal Splitter Circuit	14
2.2.4	Quadrature LO Circuit	18
2.2.5	Baseband Filter	18
2.2.6	Low-Noise Amplifier	18
2.2.7	Baseband AGC	18
2.2.8	Demodulator	19
2.2.9	Audio Circuits	19
3	ANALOG DEMODULATOR	27
3.1	PHASE-LOCKED-LOOP DEMODULATOR	30
3.2	ANALYSIS OF PHASE-LOCKED-LOOP DEMODULATOR	33
3.3	ANALOG ZERO-IF RECEIVER BREADBOARD	38
3.4	TEST RESULTS - ANALOG ZERO-IF RECEIVER	40
4	DIGITAL DEMODULATOR	44
4.1	VECTOR PROCESSOR	45
4.2	EXPLANATION OF VECTOR PROCESSOR	47
4.3	DIGITAL ZERO-IF RECEIVER	51
4.4	TEST RESULTS: DIGITAL ZERO-IF RECEIVER	51
5	CONCLUSIONS AND RECOMMENDATIONS	56
6	OPERATIONAL INSTRUCTIONS	57
6.1	TEST EQUIPMENT REQUIREMENTS	57
6.2	POWER SUPPLY CONNECTIONS	57
6.3	SIGNAL GENERATOR CONNECTIONS	57
6.4	RECEIVER POWER-UP	58
6.5	SINAD MEASUREMENTS	58
6.6	RECEIVER POWER-DOWN	58
6.7	CONVERSION FROM ANALOG TO DIGITAL DEMODULATION	58
6.8	CONVERSION FROM DIGITAL TO ANALOG DEMODULATION	59
7	DIGITAL ZERO-IF COMPUTER SIMULATION	60
APPENDIX	SCHEMATIC DIAGRAMS, PARTS LIST,	
A	COMPUTER SIMULATION LISTING, AND FUNCTIONAL	
	DESCRIPTION OF THE ZERO-IF RECEIVER	61

#### List of Illustrations

#### Figure No.

#### Title

2.2-1	Breadboard Block Diagram	5
2.2.1-1	Block Diagram of Preselector Filters	6
2.2.1-2	Zero-IF Preselector Filter Band 1	10
2.2.1-3	Zero-IF Preselector Filter Band 2	11
2.2.1-4	Zero-IF Preselector Filter Band 3	12
2.2.2-1	Block Diagram of RF Amplifier Attenuator Board	13
2.2.3-1	Block Diagram of Splitter/Mixers	15
2.2.5-1	Frequency Response of Baseband Filter	17
2.2.6-1	Block Diagram of the Low-Noise Amplifier	20
2.2.6-2	Low Noise Amplifier Frequency Response	22
2.2.7-1	Block Diagram of Baseband AGC	23
2.2.9-1	Block Diagram of Audio Circuits	24
2.2.9-2	Zero-IF Receiver Audio Board Filter Response	26
3-1	Filter Bandwidth and Phasor Diagram	28
3-2	Demodulator Output (Positive Output)	29
3-3	Demodulator Output (Negative Output)	29
3-4	Discriminator Characteristic	29
3-5	Basic Zero-IF System	31
3.1-1	Analog Demodulators	32
3.1-2	Bode Plot Zero-IF PPL Demodulator (2nd Order)	34
3.2-1	Zero-IF Phase-Locked-Loop Processor	35
3.3-1	Zero-IF Receiver Block Diagram	39
4.1-1	Zero-IF Digital Demodulator Block Diagram	48
4.2-1	Vector Processor Block Diagram	49
4.2-2	Vector Processor Flow Chart	50
4.3-1	Digital Zero-IF Receiver Block Diagram	52

Accession For PER LE TTER B. Destail 5.7 ..... Avell estimet desta ANTERSONALLE t op einde Dist.

Page

# List of Tables

Table	e No.
	_

# Title

# Page

2.2.1-1	30-43 MHz Preselector Filter Response	7
2.2.1-2	43-66 MHz Preselector Filter Response	8
2.2.1-3	62-88 MHz Preselector Filter Response	9
2.2.2-1	RF Amplifiers with PIN Diode Attenuator	14
2.2.5-1	Channel Filter Frequency Response	
2.2.6-1	Frequency Reaponse Zero-IF Receiver Low Noise Amp Input Voltage = 3 mV <sub>rms</sub> Constant	21
2.2.9-1	Frequency Response Audio Filters Input Voltage = 0.66 mV <sub>rms</sub>	
2.2.9-2 4-1	Percent of Distortion of Audio Filters Digital Demodulation Techniques	25

#### Section 1

#### INTRODUCTION

The Zero-IF Keceiver Study was performed to design and fabricate a breadboard model of a Zero-IF receiver with both analog and digital techniques. The value of this Zero-IF architecture will be fully realized when the low frequency circuits inherent in a Zero-IF system are reduced to one or two LSI circuits. In today's LSI technology, in which complete synthesizer subsystems may be integrated on a single chip (less voltage controlled oscillator and crystal reference), the receiver becomes the transceiver subassembly that has the greatest need for unique size reduction techniques. This Zero-IF technique, when applied to the design of small hand-held FM transceivers, offers distinct advantages with respect to size and weight reduction. Not only can the "IF" and demodulator be integrated, but this receiver architecture places reduced requirements on the receiver preselector filters.

In typical available transceivers, the receiver occupies one-third or less of the volume of the transceiver. The rest of the package contains a synthesizer and transmitter. Hand-held transceivers normally employ relatively low-power transmitters (five watts or less) because of practical battery limitations. These transmitters, therefore, are relatively small and are not the major size limiting subassemblies of hand-held transceiver systems. The larger portions of the receiver are normally the receiver preselector and the IF crystal filter.

A Zero-IF receiver design is basically a form of superheterodyne design in which the receiver local oscillator operates at the same frequency as the KF signal. For a frequency modulation system based on the Zero-IF principle, all of the gain and signal processing after mixing is accomplished at audio frequencies. The KF gain required is only that necessary to maintain noise tigure for desired receiver sensitivity. The primary advantage of this type of design is that the majority of receiver gain and subsequent signal demodulation and signal processing are done at audio frequencies. With today's integrated circuit technology, much of this audio circuitry can be converted to digital circuitry and processed with highly producible large scale integration (LSI); this leads to lower cost receiver-transmitter designs. Uther advantages for this type of receiver design are as follow:

- No stringent attenuation requirements on the KF section of the receiver to meet the image response requirement of a conventional design.
- Synthesizer-controlled, variable-frequency oscillator (VFO) can function directly as both the receiver local oscillator and as the transmitter exciter without changing frequency. Only modulation must be introduced to perform the transmit function.

l

In a Zero-IF receiver system, the local oscillator signal is at the same frequency as the incoming RF signal. Therefore, the preselector provides no attenuation of the local oscillator signal. The problem of high local oscillator radiation in a Zero-IF system is solved through the use of high reverse isolation RF amplifier design techniques. The local oscillator attenuation achieved with these RF amplifiers, when added to that of the double-balanced mixers, will reduce the local oscillator radiation to less than -73 dBm.

Both the analog and digital Zero-IF breadboard met or exceeded all of its performance goals and the other program objectives.

#### Section 2

#### TECHNICAL OBJECTIVES AND PROGRAM REQUIREMENTS

The objective of the Zero-IF Keceiver Study was to fabricate a breadboard model of a Zero-IF receiver to illustrate the feasibility and performance of this design concept. Initially, a complete receiver system was designed, breadboarded, and tested with a phaselocked-loop (PLL) Zero-IF demodulator. After the successful completion of this effort, a digital demodulator was designed and fabricated. The digital demodulator was fabricated on a sub-chassis that plugged into the original PLL receiver. During this study, emphasis was placed on FM Zero-IF demodulator techniques, however, a complete receiver was fabricated to demonstrate what performance could be achieved with a Zero-IF system and to compare these results with a conventional superhetrodyne receiver such as the AN/PRC-68. The preselector, KF ampilfier, and mixer circuits were of a conventional design such as that used on many ITT programs. The deliverable breadboard uses a signal generator as a local oscillator.

#### 2.1 DESIGN SPECIFICATIONS AND PROGRAM DESCRIPTION

The Zero-IF receiver breadboard was designed to meet the specifications shown below in Table 2.1-1. These specifications were considered design goals inasmuch as the Zero-IF system represents a novel approach to receiver design. Lach was met or exceeded.

Table 2.1-1. Zero-IF Specifications (Design Goals)

Sensitivity (10 dB SINAD)	-113 dBm
Adjacent Channel Kejection	70 dB
Selectivity ( 6 dB down)	> 16 kHz
Spurious Kesponses	-60 dB
Local Oscillator Kadiation	<-73 dBm

This program resulted in the development and demonstration of both an analog and digital demodulation systems.

#### 2.2 TECHNICAL APPROACH

At the beginning of the program, a complete Zero-IF receiver was designed. The demodulator section used a PLL demodulator. This receiver was tested and met the goals set for it. The PLL demodulator section was then put aside, and a digital demodulator was designed. The receiver was again tested, and again met the goals set


for it. Figure 2.2-1 is a general block diagram of the breadboarded receiver. It consists of the receiver front end, IF filters, IF Amplifiers, the demodulator, and audio circuits.


#### 2.2.1 Preselector Filters

The block labeled as number 1 in Figure 2.2-1 represents the preselector filters. The requirements of the preselector filters for a Zero-IF receiver are similar to the requirements of the filters for an up-converter. That is, the filters need only be designed to suppress third-order mixing products to ensure sufficient attenuation for all order products. These filters usually have a bandwidth of one half octave. Therefore, only three filters are required to cover the 30 to 88 MHz band. Several versions of KF band filters were checked out. A combination low pass and high pass was chosen because a bandpass filter yielded undesirable component values. In addition, the low pass - high pass combination is more desirable for future transceiver applications in which the transmit path includes only the low pass filter. Figure 2.2.1-1 is a block diagram of the preselector. In the figure, the switches shown represent PIN diodes which are controlled by the band select switch on the front panel of the radio. Note on the schematic, page A-2 of Appendix A, each filter has a PIN diode on both its input and its output. A -15 Vdc level is forced on the PIN diodes when a particular band is not desired. This dc level causes the diode to be reverse biased and, therefore, effectively no signals are passed in that particular band. The selected band, on the other hand, has a +11 Vdc level forced on it because the voltage divider consists of the 10 K and 1.5 K resistors. The positive dc level forward biases the diodes on the selected band, thereby enabling the signals in this band to be passed on to the RF gain/attenuator stage. Tables 2.2.1-1 through 2.2.1-3 are lists of the filter responses for the three bands -30-43 MHz, 43-62 MHz, and 62-88 MHz. Figures 2.2.1-2 through 2.2.1-4 are plots of the data.


#### 2.2.2 RF Amplifier and RF AGC Circuits

The block labeled as number 2 in Figure 2.2-1 represents the RF amplifier and RF AGC circuits. These circuits contain two hybrid amplifiers (Part numbers QBH-102 and QBH-104 from Q-bit Corp.) and a PIN diode attenuator. Figure 2.2.2-1 is a block diagram of the RF Amplifier attenuator board. Schematics of these circuits can be found in Appendix A. Page A-3 is a schematic of the RF amplifier and attenuator, while Page A-4 is a schematic of the RF attenuator control logic. Each amplifier has 12 dB of gain. The PIN diode attenuator has 48 dB of attenuation and is controlled by the baseband AGC circuits. Table 2.2.2-1 shows the amount of attenuation of each step for three different frequencies. Without this attenuator, the maximum on-channel input signal that the receiver can handle without distortion is -40 dBm. With the addition of this circuit and the RF gain control, the receiver is able to operate with signals up to 0 dBm. It has been designed in a bridge-T configuration which maintains a good VSWR (better than 2:1) for all levels of attenuation. This is most impor-





.



.

Frequency (MHz)	Filter Kesponse (dB)
3.000	-46.80
7.000	-41.80
12,000	-48.70
18.000	-55.20
22.000	-25.30
27,000	-4.00
32,000	-1.30
36.000	~1.50
41.000	-1.30
46.000	-6.70
51.000	-18.70
56.000	-34.50
60.000	-46.40
65.000	-40.80
69.000	-41.40
74.000	-44.90
84.000	-47.40
89.000	-50.30
94.000	-53.40
98.000	-56.80
103.000	-60.60
107.000	-64.60
112.000	-66.40

Table 2.2.1-1. 30-43 MHz Preselector Filter Kesponse

Frequency (MHz)	Filter Kesponse (dB)
3.000	-49.60
8.000	-42.20
12.000	-41.80
18.000	-46.80
23.000	-56.60
27.000	-51.30
32.000	-28.00
36.000	-8.70
41.000	-1.20
46.000	-1.00
51.000	-1.40
56.000	-1.40
61.000	-1.00
65.000	-1.30
70.000	-5.50
74.000	-13.50
<b>79.</b> 000	-22.20
84.000	-31.00
89.000	-41.70
94.000	-62.50
98.000	-48.80
103.000	-46.40
108.000	-46.00
112.000	-46.50

# Table 2.2.1-2. 43-66 MHz Preselector Filter Kesponse

Frequency (MHz)	Filter Kesponse (dB)
3.000	-54.40
8.000	-46.20
12.000	-44.10
17.000	-44.70
22.000	-49.50
27.000	~65.60
32.000	-44.80
36.000	-39.30
41.000	-39.10
46.000	-38.20
51.000	-17.60
56.000	-5.20
61.000	-1.10
65.000	-1.20
70.000	-1.60
74.000	-1.50
79.000	-1.20
84.000	-1.10
89.000	-1.50
93.000	-2.60
<b>99.</b> 000	-7.60
103.000	-10.40
108.000	-26.10
112.000	-38.80

# Table 2.2.1-3. 62-88 MHz Preselector Filter Kesponse




Figure 2.2.1-2. Zero-IF Preselector Filter Band 1




Figure 2.2.1-3. Zero-IF Preselector Filter Band 2




Figure 2.2.1-4. Zero-IF Preselector Filter Band 3




Figure 2.2.2-1. Block Diagram of RF Amplifier Attenuator Board

tant at the 0 dB attenuation setting because any loss under low signal conditions will add to the noise figure of the receiver. The attenuator control logic controls the PIN diode attenuator. It is an extension of the baseband AGC circuit and consists of a shift register which steps the PIN diode attenuator in four 12 dB steps. This process does not begin until the baseband AGC reaches its maximum attenuation and, therefore, the receiver noise figure is not degraded except at high signal inputs where noise figure is not a concern. For more detail on how this circuit operates, see section 2.2.7.

Table 2.2.2-1. RF Amplifiers with PIN Diode Attenuator

Conditions: -20 dBm input from HP8640 signal generator and output terminated by 50 ohm load of Boonton RF voltmeter.

	30	MHz	59	MHz	88	MHz
Attenuation	Output	Amount	Output	Amount	Output	Amount
Step	Level	of Atten.	Leve1	of Atten.	Level	of Atten.
	(dBm)	(dB)	(dBm)	(dB)	(dBm)	(dB)
0	2.9	-	2.7	-	2.6	-
1	-9.4	12.3	-9.6	12.3	-9.6	12.2
2	-21.6	24.5	-21.8	24.5	-21.6	24.2
3	-33.0	35.9	-32.4	35.1	-30.8	33.4
4	-44.0	46.9	-43.5	46.2	-40.0	42.6

#### 2.2.3 Signal Splitter Circuit

The blocks labeled 3, 4a and 4b in Figure 2.2-1 comprise the signal splitter circuit. The signal splitter circuit consists of a power splitter and two mixers. The primary concern was to match signal amplitude and phase in the two signal paths. A Merrimac (PDS-20-50) power splitter and two Mini-Circuits (MCLSBL-1) mixers are the parts selected for this circuit. Figure 2.2.3-1 is a block diagram of the splitter/mixer circuit. A schematic of this circuit can be found on page A-5 of the Appendix. In the circuit, the -3 dB power splitter (block 3) splits the desired signal into two in-phase signals. These signals are then mixed with the two quadrature signals from the local oscillator circuit described in section 2.2.4. The output of each mixer (blocks 4a and 4b) is a baseband signal along with a signal whose frequency is twice the local oscillator frequency. The undesired signal, that signal which is at twice the local oscillator frequency, is then filtered out using the baseband filter described in section 2.2.5.




Figure 2.2.3-1. Block Diagram of Splitter/Mixers

#### 2.2.4 Quadrature LO Circuit

The block labeled number 5 in Figure 2.2-1 is a 90 degree power splitter/combiner. This is an off-the-shelf part which is used to provide the two quadrature local oscillator (LO) signals. Block number 6 represents an RF signal generator external to the breadboard which is used as the LO. By running the LO through the splitter/ combiner, two quadrature signals are generated that are then supplied to the mixers shown in the schematic of the signal splitter circuit on page A-5 of the Appendix. An Anzac part (JH-131) was selected to perform the function of block number 5.

#### 2.2.5 Baseband Filter

The channel bandwidth is defined by the baseband filters. The baseband filters are passive with a cutoff frequency of 8 kHz. In Figure 2.2-1, they are represented by blocks 7a and 7b. The schematic for this circuit can be found on page A-6 in the Appendix. note that these filters are seven-pole filters. It was necessary to use a sevenpole filter in order to achieve an adjacent channel attenuation of 70 dB. The component values for these filters were carefully calculated and the final circuit is composed of close tolerance parts (one percent) selected to be as close as possible to the calculated values so that both filters are identical. Table 2.2.5-1 shows the frequency response of this circuit. Figure 2.2.5-1 is a plot of this data.

#### 2.2.6 Low-Noise Amplifier

The blocks labeled as numbers 8a and 8b in Figure 2.2-1 represent the low noise amplifier for each channel. Figure 2.2.6-1 is a block diagram of the circuit. A schematic can be found on page A-7 in Appendix A. The first stage of the low-noise amplifier is a 1:40 step-up transformer. A low-noise op-amp follows the transformer. The frequency response of this circuit was adjusted to decrease the noise bandwidth. The modifications consisted of adjusting the compensation capacitor on the first amplifier and adjusting the feedback (gain) of the second active filter stage. Note the power supply lines are also filtered. Figure 2.2.6-1 is a block diagram of the low noise amplifier. Table 2.2.6-1 is a table of the frequency response of this circuit. Figure 2.2.6-2 is a plot of the data.


#### 2.2.7 Baseband AGC

The block labeled as number 8 in Figure 2.2-1 represents the baseband AGC circuits. As shown in the schematic on page A-8 of the Appendix, the baseband AGC circuits are made up of a digital step attenuator followed by a compression amplifier. The digital step attenuator switches in or out attenuation in 6-dB steps, depending on the rectifier/detector circuitry. When all eight steps (48 dB) are switched on, a "carry out" bit goes to the RF attenuator control logic. When the rectifier/detector indicates more attenuation is necessary, the RF attenuation is used in the same manner. When the

Frequency (Hz)	Amplitude Kesponse Channel i (dß)	Amplitude Response Channel 2 (dB)
5	-1.2	-1.3
10	-1.5	-1.6
50	-1.4	-1.5
100	-1.4	-1.5
500	-1.4	-1.5
1 К	-1.2	-1.3
2 K	6	7
3 К	0	1
4 К	0	U
5 K	4	-,5
6 K	-1.2	-1.3
7 К	-1.7	-1.8
7.5 K	-1.5	-1.6
8 K	-1.5	-1.6
8.5 K	-1.7	-1.8
9 К	-2.7	-3.3
9.5 K	-4.7	-5.4
10 K	-7.8	-7.7
10.5 K	-9.8	-10.7
11 K	-13.5	-14.2
12 К	-18.6	-18.9
13 K	-22.8	-23.3
14 K	-26.6	-27.3
15 K	-30.6	-31.3
20 K	-46.6	-46.9
25 K	-63.2	-53
27.9 K	-70.4	-80.5
29 К	-77.4	-76.8
31 К	-72.6	-72.5
32.6 K	-71.4	-71.5
35 K	-71.5	-71.5
40 K	-76.3	-76.3
45 K	-81.6	-81.5

### Table 2.2.5-1. Channel Filter Frequency Kesponse

•



of Response Frequency






Figure 2.2.6-1. Block Diagram of the Low-Noise Amplifier

Frequency (Hz)	Output Voltage (V <sub>rms</sub> )	dВ (1 кнz)
5	6.l	5
10	6.3	3
50	<b>b.</b> 4	1
100	6.4	1
400	6.5	( U
1K	6.5	U
2K	6.4	1
ЗК	<b>b.</b> 3	.3
4K	6.2	.5
5K	5.9	-1.0
bκ	5.6	-1.4
7К	5.2	-2.0
8K	4.9	-2.6
9К	4.4	-3.5
10K	4.2	-4.0
15K	2.8	-7.6
20K	2.0	-10.4
30K	1.75	-15.7
50K	.195	-30.6

# Table 2.2.6-1. Frequency Kesponse Zero-11 Keceiver Low Noise Amp Input Voltage = $3 \text{ mV}_{rms}$ ,

•





rectifier/detector indicates less attenuation is necessary, attenuation is switched off in exactly the reverse order that it was switched on. In other words, if a starting point of no attenuation on is used, the least significant bit of attenuation is switched in and more as necessary. When less attenuation is needed, the most significant bit that was switched in is then switched out down to the least significant bit. The attenuation control logic also disables itself whenever the rectifier/detector indicates more attenuation is necessary and all attenuation is switched on, or whenever the indication is for less attenuation and all attenuation is switched off. Furthermore, the rectifier/detector has a window of 18 dB to ensure that the AGC circuit does not bounce between two steps of attenuation. In addition, the compression amplifier provides a constant level output for the variances that will occur with signal level variances not exactly equal to one step of attenuation. Overall, the AGC circuits provide 116 dB of attenuation, 48 dB at RF and 48 dB at baseband in step attenuation with 20 dB in the compression amplifier. Figure 2.2.7-1 is a block diagram of this circuit.

#### 2.2.8 Demodulator

Block number 9 in Figure 2.2-1 represents the demodulator. Section 3 is a discussion on the analog demodulator. Section 4 covers the digital demodulator. Please refer to these sections for information on the demodulation processes.

#### 2.2.9 Audio Circuits

The final section contains the audio circuit, which is represented by block number 10 in Figure 2.2-1. As shown in the schematic on page A-11 of the appendix, the audio circuits are made up of a low-pass, high-pass filter and a speaker amplifier. The filter section creates a bandpass (3 dB) from 350 Hz to 3 kHz, and the speaker amplifier delivers 1/2 Watt to an 8-ohm speaker. A block diagram of the audio circuit board is shown in Figure 2.2.9-1. Table 2.2.9-1 is a set of frequency response data for this circuit. Figure 2.2.9-2 is a plot of the data. Table 2.2.9-2 is a set of data showing the distortion of the audio filters.




Figure 2.2.7-1. Block Diagram of Baseband AGC




Figure 2.2.9-1. Block Diagram of Audio Circuits

Frequency (Hz)	Output Voltage (V <sub>rms</sub> )	dВ
5	U.72 mV	-68.9
10	2.26 mV	-58.9
20	11.0 mV	-45.2
30	27 mV	-37.4
40	52 mV	-31.7
50	84 mV	-27.5
60	0.125	-24.1
70	0.17	-21.4
80	0.23	-18.8
90	0.295	-16.6
100	0.362	-14.8
120	U <b>.</b> 54	-11.4
150	0.82	-7.7
175	1.075	-5.4
200	1.32	-3.6
300	1.875	-0.6
400	2.00	-0.0
500	2.00	-0.0
1K	1.95	-0.2
2K	1.875	-0.6
3к	1.55	-2.2
4K	1.06	-5.5
5K	0.74	-8.6
6К	0.51	-11.7
7к	0.38	-14.4
вк	0.29	-16.8
9К	0.23	-18.8
10K	0.185	-20.7
15K	0.085	-27.4
20K	0.051	-31.7
30к	0.026	-37.7

# Table 2.2.9-1. Frequency Kesponse of Audio Filters Input Voltage = $0.66 \text{ mV}_{rms}$ ,

Table 2.2.9-2. Percent of Distortion of Audio Filters

Output Frequency	ТНЏ (%)
300 нг	0.245
1К нг	0.158
3К нг	0.044




Figure 2.2.9-2.

#### Section 3

#### ANALOG DEMODULATOR

In an FM demodulation system using the Zero-IF concept, the KF carrier and double-sideband modulation spectrum are linearly translated to zero IF frequency by an asynchronous local oscillator (at the same frequency of the KF carrier). This causes the lower sideband of the KF signal to be folded over exactly on top of the upper sideband at the IF frequency. This folding of the KF spectrum requires some form of novel processing to demodulate the overlapping baseband information.


This superposition of sidebands can be resolved by using two quadrature baseband IF channels, each covering the frequency range of zero (dc) to half the original KF channel bandwidth. See Figure 3-1. A decision as to the original position of the KF signal relative to the local oscillator reference can be made by comparing the phase of the signals in the two channels. When the frequency modulated KF signal is higher in frequency than the local oscillator, the two signal phasors at points (1) and (2) will be rotating faster than the local oscillator reference phase. When they are translated to baseband by the local oscillator, which attects both in a similar way, the signal in channel (1) will lead that in channel (2) by  $\pi/2$  radians. When the KF signal is lower in frequency than the local oscillator, the two KF phasors (1) and (2) are rotating slower than the local oscillator reference and, therefore, channel (1) will lag channel (2) by  $\pi/2$ radians.

The two quadrature baseband signals are then tiltered to remove the upper sideband of the mixing process (approximately twice the local oscillator frequency) and to define the noise bandwidth of the receiver.


A frequency discriminator is connected to the output of these two filtered baseband channels; this produces a dc voltage with a magnitude proportional to the frequency that the slowly moving KF carrier has deviated from the local oscillator and a polarity determined by the relative phase of the two baseband channels.

Originally, a sine-cosine frequency discriminator was proposed for the Zero-IF receiver study. The sine-cosine demodulator is a classical design that is relatively easy to analyze and understand. Figure 3-2 is a block diagram of the sine-cosine demodulator. It consists of two differentiators, two linear four-quadrant multipliers, and a summing network.


The operation of this sine-cosine discriminator can be visualized by considering the KF carrier to be initially higher than the local oscillator frequency by  $\delta \omega$ . Figure 3-2 shows an instantaneous view of these signals. Note that channel (1) leads channel (2). The output from differentiator (1) is equal to channel (2), but





(A) Filter Bandwidths





(B) Phasor Diagrams











83013-18

.

Figure 3-4. Discriminator Characteristic

is phase shifted by  $\pi/2$  with amplitude proportional to its frequency  $(\delta \omega)$ . The output of differentiator (2) is similar. Multiplier M3 linearly multiplies its two inputs to produce an output at twice the input frequency which has an amplitude linearly proportional to the original input frequency  $(\delta \omega)$ . The amplitude also depends upon the square of the original input signal level (a). Multiplier M4 produces a similar output of opposite polarity, lagging in phase by  $\pi/2$ .

Figure 3-2 shows that the combination of the two waveforms produces a dc voltage  $(\cos^2 \delta \omega + \sin^2 \delta \omega = 1)$  of amplitude proportional to  $\delta \omega$ , the original input frequency (difference frequency of RF and local oscillator) and to the square of the input amplitude. Figure 3-3 shows that the RF carrier is lower in frequency than the local oscillator by  $\delta \omega$ ; the frequencies in the two channels are the same as in the previous case, but channel (2) now leads channel (1). The circuit performs as before, but it now generates a negative dc voltage. Figure 3-4 shows the complete discriminator characteristic.

Using these techniques to construct a practical FM receiver, it is necessary to include some means of maintaining a constant audio output level for widely varying input RF levels. An automatic gain control (AGC) circuit could be implemented at either RF or baseband. To minimize power consumption, the latter is preferred. Although this is an FM system, limiting amplifiers are not acceptable because the differentiators will produce spikes with amplitudes dependent only upon the slew-rate of the square waves (from the limiters) and not their frequency. This demodulation scheme is completed by adding a post-detection filter after the summer; the filter's sole function is to define the output noise bandwidth and not to reconstruct the modulation (Figure 3-5).

Although the sine-cosine demodulator is practically feasible, it was abandoned for the Phase-Locked-Loop (PLL) approach for analog demodulation at the beginning of the program. The PLL system was designed and breadboarded because it requires less accurate phase and amplitude balance between the I and Q channels and, because it is a feedback system, it has slightly better performance at low signal-tonoise ratios.

### 3.1 PHASE-LOCKED-LOOP DEMODULATOR

The phase-locked-loop (PLL) demodulator is actually quite similar to the sine-cosine demodulator. Figure 3.1-1 is a simplified block diagram of both the sine-cosine and PLL demodulators. Both demodulators cross multiply both channels by the derivative of the other channel. The Sine-Cosine demodulator derives this differentiated signal directly with a differentiator circuit, much as that used in analog computers. The PLL demodulator uses an indirect approach.

This is a Type 1 PLL, which consists of one integrater in the loop, which is the voltage controlled oscillator (VCO). The reference signal for this PLL is a free-running oscillator, at the same nominal frequency of the VCO. The mixed output of the VCO and the free-running






Figure 3-5. Basic Zero-IF System

,





oscillator with no modulation and no frequency error is a dc level. If modulation or a frequency error exists, these outputs are the derivatives of the I and Q channels as in the sine-cosine demodulator.

The PLL is a Type I (1 integrater) second order (2 poles) PLL. The characteristics of the desired response were derived by using techniques presented by Gardner in <u>Phaselock Techniques</u>, using the following equations.

 $\zeta \qquad (PLL \ loop \ damping \ ratio) = 1$   $B_i \qquad (channel \ bandwidth) = 16 \ kHz$   $D \qquad (modulation \ index) = 1.66$   $\omega_n(min) \qquad (min \ PLL \ natural \ frequency) =$   $(\frac{\pi \ B_i}{D + 1}) \left[1 - 2 \ \zeta^2 + \sqrt{(1 - 2\zeta)^2 + 1} + \frac{4D^2}{\pi^2}\right]^{1/2}$ or  $\omega_n \ (min) = 103,555 \ radian$ 

Figure 3.1-2 is a Bode plot of the open loop gain of the phase-locked-loop demodulator.

#### 3.2 ANALYSIS OF PHASE-LOCKED-LOOP DEMODULATOR

Figure 3.2-1 is a general block diagram of the PLL demodulator. For analysis purposes, each of six mixers or multipliers are assumed to be ideal four quadrant linear multipliers. The following mathematical analysis describes the operation of the Zero-IF phasedlocked-loop demodulator. As shown in Figure 3.2-1, the frequency modulated input signal is given by

$$S = A_c COS(\omega_c t + \frac{\Delta \omega}{\rho} SIN \rho t)$$

where

 $A_c$  is the amplitude of the signal,

 $\omega_c$  is the carrier frequency,

 $\Delta \omega$  is the peak deviation, and

 $\rho$  is the frequency of the modulating audio signal.





Figure 3.1-2. Bode Plot Zero-IF PPL Demodulator (2nd Order)





35

•

The signal is converted to baseband by mixing with the local oscillator in mixers  $M_1$  and  $M_2$ . Baseband signals  $X_1$  and  $X_2$  are in phase quadrature because of the 90° phase shift provided in the local oscillator signal applied to  $M_1$ .

$$X_1 = A_c SIN \omega_o t COS (\omega_c t + \frac{\Delta \omega}{\rho} SIN \rho t)$$

where

$$\omega_0$$
 is the frequency of the local oscillator.

Expansion yields

$$X_{1} = \frac{Ac}{2}SIN(\omega_{0}t + \omega_{c}t + \frac{\Delta\omega}{\rho}SIN \rho t) + \frac{Ac}{2}SIN(\omega_{0}t - \omega_{c}t - \frac{\Delta\omega}{\rho}SIN \rho t)$$

and

$$X_2 = \frac{Ac}{2}COS(\omega_0 t + \omega_c t + \frac{\Delta \omega}{\rho}SIN \rho t) + \frac{Ac}{2}COS(\omega_0 t - \omega_c t - \frac{\Delta \omega}{\rho}SIN \rho t)$$

The lowpass filters,  $FL_1$  and  $FL_2$ , remove the sum products of  $X_1$  and  $X_2$  and at the output of the filters, the baseband signals are given by

$$Y_1 = \frac{Ac}{2}SIN(\omega_0 t - \omega_c t - \frac{\Delta \omega}{\rho}SIN \rho t)$$

$$Y_2 = \frac{Ac}{2}COS(\omega_0 t - \omega_c t - \frac{\Delta \omega}{\rho}SIN \rho t)$$

These two quantities are the inputs labeled I and Q on the schematic on page A-9. Let the output of the voltage controlled oscillator (VCO) shown on the schematic on page A-10 be

$$7 = A_{u}COS(\omega_{u}t + \beta)$$

where

$$\beta$$
 is the phase,  $\omega_V$  is the frequency of the VCO, and  $A_V$  is the amplitude.

The signals,  $W_1$  and  $W_2$ , are quadrature baseband signals derived from mixers  $M_3$  and  $M_4$  by mixing the quadrature components of the reference oscillator with the output signal of the VCO.

$$W_{1} = \frac{Av}{2}COS(\omega_{\alpha}t + \omega_{v}t + \beta) + \frac{Av}{2}COS(\omega_{\alpha}t - \omega_{v}t - \beta)$$

$$W_2 = \frac{Av}{2}SIN(\omega_{\alpha}t + \omega_{v}t + \beta) + \frac{Av}{2}SIN(\omega_{\alpha}t - \omega_{v}t - \beta)$$

The lowpass filters, FL3 and FL4, remove the sum products and  $\text{U}_1$  and  $\text{U}_2$  result.

$$U_1 = \frac{Av}{2}COS(\omega_{\alpha}t - \omega_{v}t - \beta) \text{ and}$$
$$U_2 = \frac{Av}{2}SIN(\omega_{\alpha}t - \omega_{v}t - \beta).$$

 $U_1$  and  $U_2$  are the outputs of the circuit shown on the schematic on page A-11 of the appendix. The baseband signals  $Z_1$  and  $Z_2$  are the result of mixing  $Y_1$  and  $U_1$  in M5 and  $Y_2$  and  $U_2$  in M6. These mixers are shown on page A-10.  $Z_1$  is given by

$$Z_{1} = \frac{AcAv}{4}SIN(\omega_{0}t - \omega_{c}t - \frac{\Delta\omega}{\rho}SIN \rho t)COS(\omega_{\alpha}t - \omega_{v}t - \beta)$$

$$Z_{1} = \frac{A_{c}A_{v}}{4}SIN(\omega_{o}t - \omega_{c}t - \frac{\Delta\omega}{\rho}SIN \rho t + \omega_{\alpha}t - \omega_{v}t - \beta)$$

+ 
$$\frac{A_{cAv}}{4}$$
SIN( $\omega_{o}t - \omega_{c}t - \frac{\Delta \omega}{\rho}$ SIN  $\rho t - \omega_{\alpha}t - \omega_{v}t + \beta$ ).

Similarly,

$$Z_2 = \frac{AcAv}{8}SIN(\omega_0 t - \omega_c t - \frac{\Delta\omega}{\rho}SIN \rho t + \omega_\alpha t - \omega_v t - \beta)$$

$$-\frac{AcAv}{8}SIN(\omega_{0}t - \omega_{c}t - \frac{\Delta\omega}{\rho}SIN \rho t - \omega_{\alpha}t + \omega_{v}t + \beta).$$

At the output of the voltage comparator

$$Z_2 - Z_1 = -\frac{AcAv}{4}SIN(\omega_0 t - \omega_c t - \frac{\Delta\omega}{\rho}SIN \rho t - \omega_\alpha t + \omega_v t + \beta)$$

The last equation is the SIN of the phase error in the phase-locked loop. For a locked condition, the argument must be zero and

$$\beta = \frac{\Delta \omega}{\rho} \text{SIN } \rho t - \omega_0 t + \omega_c t + \omega_\alpha t - \omega_V t$$

The VCO is an integrator and the phase of the VCO signal is the integral of the control line voltage,  $V_{C_{O}}$ ; therefore,

$$V_c = k \frac{\partial \beta}{\partial t}$$

where

k is a constant describing the VCO.

V<sub>c</sub> is then

 $V_c = k\Delta\omega COS \ \rho t - \omega_0 + \omega_c + \omega_\alpha - \omega_V$ 

The recovered audio signal is the first term of the last equation and is the output labeled VCO control on page A-10. The remaining terms are dc components and are used for AFC as shown by the AFC output shown on page A-10.

The recovered audio signal is independent of the level of the input signal, S, and only dependent on  $\Delta \omega$  which are the requirements for a demodulated FM signal.

#### 3.3 ANALOG ZERO-IF RECEIVER BREADBOARD

The analog receiver developed under the original contract with CECOM uses a PLL circuit for demodulation. As indicated, the PLL approach was chosen over the sine-cosine demodulator because of its reduced sensitivity to phase and amplitude mismatch between the two channels. Figure 3.3-1 is a block diagram of the analog Zero-IF receiver. It consists of three major sub-assemblies, the RF circuits, baseband circcuits and analog demodulator, each discussed previously. As shown later, the RF circuits and basebands circuits are identical to the digital zero-IF receiver. The breadboard model has only two front panel controls, volume and preselector band selector. The preselector bands are

1)	30-43	MHz
2)	43-62	MHz
3)	62-88	MHz

The breadboard also includes a rear panel 50 ohm jumper between the output of the preselector and the input of the RF amplifier. This jumper may be removed to evaluate the receiver at frequencies other than 30 to 88 MHz. The RF circuits will provide reasonable performance from 20 to 200 MHz.




Figure 3.3-1. Zero-IF Receiver Block Diagram

## 3.4 TEST RESULTS - ANALOG ZERO-IF RECEIVER

This analog Zero-IF receiver breadboard was formally tested on July 29, 1982. The test data is shown below. The results of these tests demonstrate excellent performance. The goals for the various parameters are based on the performance achieved by the AN/PRC-68. The paragraph numbers are referenced to the test plan.

4.0	RECEIVER TEST PROCEDURE I STUDY	DATA SHEETS FOR ZERO-I	F RECEIVER
4.1	a) Unit: Zero-IF	Receiver Breadboard	
4.2	b) Tested by: Date:		
4.3	c) Witnessed by:		
4.4	Test Data		
4.4.1	Sensitivity	RF Level For	
	Test Frequency	10 dB SINAD	Goal
	30 MHz	-118 dBm	<-113 dBm
	43 MHz	-120 dBm	<-113 dBm
	59 MHz	-120 dBm	<-113 dBm
	62 MHz	-120 dBm	<-113 dBm
	87.975 MHz	-120 dBm	<-113 dBm
4.4.2	Audio Distortion		
	Modulation Frequency	Measured Distortion	Goal
	300 Hz	3.1 % THD	<10% THD
	l kHz	3.2 % THD	<10% THD
	3 kHz	3.8 % THD	<10% THD
4.4.3	Audio Frequency Response		
	Level of demodulated one	1 kHz tone 1.65 Vrms.	1.5 Vrms +20%
	Frequency of -3 dB Point	8	
	Upper -3 dB 3200 Hz		3000 Hz <u>+</u> 20%
	Lower -3 dB 215 Hz		250 Hz <u>+</u> 20%
	Ripple 0.3 dB		<2 dB

4.4.4

AGC	Range
-----	-------

RF Signal Level (dBm)	Audio Output Level (Vrms)	Audio SINAD (dB)
-110	1.65	22.8
-100	1.65	28.5
<b>-9</b> 0	1.65	29.2
-80	1.66	28.8
-70	1.67	30.0
-60	1.66	29.6
-50	1.66	29.7
-40	1.65	29.5
-30	1.66	29.6
-20	1.66	29.6
-10	1.66	29.5
0	1.66	18.4

# 4.4.5 Spurious Response

.

LO Freq. (MHz)	10 dB SINAD LEVEL (dBm)	Spurious Frequency (MHz)	Required Spurious Level (dBm)	Spurious Rejection (dB)	Goal (dBs is dB above Sensitivity)
30	-116	60	-10	106	>60 dBs
43	-118.5	86	-28.5	<b>9</b> 0 ·	>60 dBs
62	-120	124	-18.5	101.5	>60 dBs

## 4.4.6 LO Radiation

Frequency	Level At Antenna Port	Goal
30 MHz	<-100 dВm	<-73 dBm
59 MHz	<-100 dBm	<-73 dBm
87.975	-99 dBm	<-73 dBm

# 4.4.7 Receiver Selectivity

Signal Generator #2 = 116.5 dBm (10 dB SINAD) +5 dB = -111.5 dBm

Frequency of Signal Generator #1	Level of Signal Generator #l	Rejection (dB) (Gen #1 ~ Gen #2)
49.0 MHz	-11.5 dBm	100
54.0 MHz	-11.5 dBm	100
58.0 MHz	-15.5 dBm	96
58.8 MHz	$\approx -20.0$ dBm	≈ 91.5
58.9 MHz	-25 dBm	86.5
58.95 MHz	-13.0 dBm	98.5
58.975 MHz	-19.0 dBm	92.5
59.025 MHz	-18.0 dBm	93.5
59.050 MHz	-17.5 dBm	94.:)
59.1 MHz	$\approx$ -20.0 dBm	≈ 91.5
59.2 MHz	$\approx -20.0$ dBm	≈ 91.5
60 MHz	-13.0 dBm	98.5
64 MHz	-11.0 dBm	100.5
69 MHz	-7.5 dBm	104.0

#### Section 4

#### DIGITAL DEMODULATOR

The most significant advantage of digital demodulation of FM signals is that digital integrated circuit technology is well established. This means that a complete demodulator could be fabricated on a single chip, requiring a minimum number of external components. As such, this chip would form the heart of a small, low cost transceiver system. Every Zero-IF demodulation technique involves using an inphase (I) and a quadrature (Q) channel because the lower sideband is folded over on top of the upper sideband. To extract the modulation and to eliminate the beat frequency between the local oscillator and input frequency these two channels (I and Q) are necessary.

There are various approaches to digital demodulation of Zero-IF signals, each using different algorithms and having different advantages and disadvantages. Each approach, however, does require that the baseband channels be converted to a sequence of binary number pairs by an A to D converter. Then, each binary number represents an I and Q sample value. The three most promising methods for digital demodulation of Zero-IF FM signals are as follows:

- 1. Arctan look-up table
- Complex multiplication of (I + jQ) and a unit reference vector. (Vector Processor)
- 3. Zero crossing system that requires additional baseband channels.

After the I and Q signals have been digitized, the signal may be demodulated by any of these three approaches.

Using the Arctan look-up approach, the instantaneous voltages of the I and Q channels are represented by two numbers. A ROM look-up table is used to determine the log of the absolute value of these numbers and the signs (+ or -) are stored. After finding the logs, these numbers are subtracted, smaller from larger, which amounts to dividing the amplitude of the two signals. Information as to which signal was larger is also stored. Now, by taking an antilog of this number, the result is I  $i \neq Q$  (or  $Q \neq I$ ). The phase of the demodulated signal is determined by finding the arctan of this quotient with another look-up table. This results in a number describing the phase angle between 0 and 45 degrees. This information is expanded to a full 360°, based on the sign of the I and Q channels and which was larger. The desired FM demodulation results when successive samples of the phase information are subtracted, which is in essence a discrete differentiation. The FM output, still digitized, is passed through an D/A converter and is lowpass filtered, this provides an analog demodulated FM signal that may be amplified to drive a speaker or earphone.

The vector processor approach is an alternate method, which does not require any division or log look-up tables. Instead it uses a sequence of a and b digital pairs representing the rectangular coordinates of a unit phasor. These correspond to the rotation of a unit phasor in predetermined angular increments. This sequence of a and b digital phasor values is multiplied with the I and Q values to obtain the equivalent of the actual phasor at the instant of the sample. When equality is reached, the phasor angle value, which is the address to a ROM with the a and b values, is stored. This method, in effect, replaces the division operation with two multiplications and an add operation. As in the arctan look-up table approach, successive samples must be subtracted to produce the desired FM demodulated signal.

Neither of these digital frequency demodulation methods use feedback or limiting and, therefore, AM noise contributes to the detected signal-to-noise and a threshold detection problem exists. However, digital feedback techniques can be applied to the baseband signals to improve the threshold performance.

The zero crossing approach uses limiting amplifiers. This approach eliminates the need for AGC circuits but reduces the phasechange sampling from continuous to four per cycle. This reduction of sampling time reduces the ultimate SINAD to about 30 dB. If a cleaner signal is desired, this method could be modified to create more sample points with additional channels. This technique is similar to a conventional pulse counting FM detector. It has the FM improvement factor, but suffers from reduced zero crossings in the Zero-IF architecture.

Each of these three approaches represent a viable solution to digital demodulation of Zero-IF FM signals, each with its own particular advantages and disadvantages. Table 4-1 is a summary of these tradeoffs.

#### 4.1 VECTOR PROCESSOR

The digital demodulator approach chosen for the Zero-IF receiver study was the vector processor approach, chosen because it readily lends itself to large scale integration while still providing good performance.

Figure 4.1-1 is a block diagram of the Vector Processor Zero-IF Digital Demodulator. The two sample-and-hold circuits sample the I and Q channels at a periodic rate. These two samples are then digitized by the two analog-to-digital converters. The outputs of two A/D converters represent a complex number of the form I + jQ.

In order to extract the frequency modulation signal from I + jQ, it is first necessary to calculate the absolute phase of the signal as a function of I + jQ at the instant in time when the sampleand-hold circuits sample the I and Q baseband channels. This is accomplished by converting I + jQ to polar coordinates. The result of this conversion is the instantaneous amplitude and phase information.

	Approach	coach Advantages Disadvantages	
1.	Look-up Table	• Good voice performance	• No FM threshold
		<ul> <li>Relatively easy to implement</li> </ul>	<ul> <li>Not easily integrated</li> </ul>
		• Proven concept	• Not-optimum for data
		• Low risk	
2.	• Vector Processor • Fairly easy to integrate		• No FM threshold
		• Good voice performance	• Not-optimum for data
			<ul> <li>Requires microsecond speed multiplication</li> </ul>
3.	Zero Crossing	• FM threshold	<ul> <li>Degrades ultimate</li> <li>SINAD</li> </ul>
		• Eliminate AGC	
		• Good data performance	

# Table 4-1. Digital Demodulation Techniques

46

. •

The block labeled as d/dt in Figure 4.1-1 takes the derivative of the phase with respect to time; this provides a frequency or FM output as a digital number. The d/dt function is accomplished by subtracting successive samples of the phase. A digital-to-analog converter then provides an analog voltage that drives a conventional audio amplifier and speaker.

### 4.2 EXPLANATION OF VECTOR PROCESSOR

The primary function of the Vector Processor portion of the digital demodulator is the rectangular to polar conversion of the I and Q signals. This conversion must be done every 25 microseconds (40 kHz sampling rate). To perform this conversion at a high speed, a novel approach is used. Figure 4.2-1 is a block diagram of the vector processor and Figure 4.2-2 is a flow chart of digital demodulation using a vector processor. The operation of the vector processor is summarized as follows.

- STEP 1: The I and Q channels are split into two paths on board 1 of the vector processor (See page A-13).
- STEP 2: Continuing on board 1, one path determines if the amplitude of I and the amplitude of Q is positive or negative. This information is used later.
- STEP 3: The remaining paths take the absolute value (magnitude) of I and Q.
- STEP 4: I and Q are converted from an analog to a digital signal (sample and hold, than A to D) and sent to board 2 of the vector processor (page A-14).
- STEP 5: I and Q are tested to see which has the greater magnitude. The lesser is now called b. This magnitude information is used later.
- STEP 6: The lesser value is sent to a magnitude comparator and the greater value to a multiplier.
- STEP 7: A Johnson counter from board 4 (page A-16) addresses a lookup table which stores the tangent of an angle, d, for d = 0 thru 45 degrees. The greater of I and Q is multiplied by the tangent from the lookup table. This becomes a.
- STEP 8: Now a and b are tested to see which has the greater magnitude.

If  $a \le b$  go to step 9a If a > b go to step 9b This magnitude information is sent to board 4.





Figure 4.1-1. Zero-IF Digital Demodulator Block Diagram



83013-21

Figure 4.2-1. Vector Processor Block Diagram




Figure 4.2-2. Vector Processor Flow Chart

- STEP 9a: Store a "1" in the current test bit position of the phase register on board 4. Go to step 10.
- STEP 9b: Store a "0" in the current test bit position of the phase register on board 4. Go to step 10.
- STEP 10: Let the counter move one count to the next least significant bit. If the bit just tested was the least significant bit, latch the phase register output. Go to step 11. If not, multiply the greater of I and Q again by the lookup table output. Go to step 8.
- STEP 11: The output of 10 is  $\phi$ , an angle in the first octant (I and Q are both positive with I greater than Q). This angle plus the output of step 2 and step 5, which define the eight octants, results in  $\theta$ , which is the instantaneous phase of the incoming signal.


On board 3 (page A-15), the output  $\theta$  is then differentiated by subtracting successive samples of the phase information. A digitalto-analog converter then provides an analog voltage that drives an audio amplifier and speaker.

#### 4.3 DIGITAL ZERO-IF RECEIVER

The digital receiver developed under the add on contract with CECOM uses a vector processor for digital demodulation. As indicated, the vector processor approach to digital demodulation was chosen over the Arctan lookup table and zero crossing approaches because of its good performance and ease of integration. Figure 4.3-1 is a block diagram of the digital Zero IF receiver. As can be seen by comparing this figure with the figure of the analog receiver (Figure 3.3-1), the RF and baseband gain circuitry are the same. This enables the digital demodulator and analog demodulator circuit cards to be interchanged in the deliverable breadboard. This change can be accomplished by merely removing one set of circuit cards and replacing them with the other set.

4.4 TEST RESULTS: DIGITAL ZERO-IF RECEIVER

The Digital Zero-IF receiver was formally tested on March 25, 1982. The test data is shown below. The results of these tests show good performance. the goals for the various parameters were met or exceeded in every case. The paragraph numbers are in reference to paragraphs in the test procedure.





4.0	RECEIVER TEST PROCEDURE STUDY.	DATA SHEETS FOR ZERO	IF RECEIVER
4.1	a) Unit: Zero IF	Receiver Breadboard	
4.2	b) Tested by: Date:		
4.3	c) Witnessed by:		
4.4	Test Data		
4.4.1	Sensitivity		
	Test Frequency	Measured SINAD	Goal
	30 MHz	<u>-117</u> dBm	<-113 dBm
	43 MHz	<u>-119</u> dBm	<-113 dBm
	59 MHz	<u>-119</u> dBm	<-113 dBm
	62 MHz	<u>-119</u> dBm	<-113 dBm
	87.975 MHz	<u>-120</u> dBm	<-113 dBm
4.4.2	Audio Distortion		
	Modulation Frequency	Measured Distortion	Goal
	300 Hz	4.3 % THD	<10% THD
	l kHz	2.6 % THD	<10% THD
	3 kHz	2.2 % THD	<10% THD
4.4.3	Audio Frequency Response	-	
	Level of demodulated one	kilohertz tone is _	0.7 Vrms.
	Frequency of -3 dB Point	<u>s</u>	Goal
	Upper -3 dB Hz		3000 Hz <u>+</u> 20%
	Lower -3 dB 215 Hz	. ·	250 Hz <u>+</u> 20%
	Ripple <u>0.4</u> dB	i i	<2 dB

4.4.4

AGC	Range
-----	-------

RF SIGNAL LEVEL	AUDIO LEVEL (Vrms)	AUDIO SINAD (dB)
-110 dBm	0.72	27
-100 dBm	0.72	30.8
-90 dBm	0.72	31.5
~80 dBm	0.72	32.0
-70 dBm	0.72	32.0
-60 dBm	0.72	31.4
-50 dBm	0.72	32.0
-40 dBm	0.72	31.0
-30 dBm	0.72	31.5
-20 dBm	0.72	31.8
-10 dBm	0.72	30.6
0 dBm	0.72	22.4

4.4.5 Spurious Response

LO Freq. (MHz)	10 dB SINAD LEVEL (dBm)	Spurious Frequency (MHz)	Required Spurious Level (dBm)	Spurious Rejection (dB) B-A	Goal (dBs is dB above Sensitivity)
30	<u>-118.5</u>	60	-27.5	+91.0	>60 dBs
43	<u>-119.0</u>	86	-27.0	+92.0	>60 dBs
62	<u>-114.0</u>	124		<u>+74.</u>	>60 dBs

.

# 4.4.6

LO	Radiation	
----	-----------	--

Frequency	Level at RF I/O	Goal
30 MHz	<u>&lt;-90</u> dBm	<-73 dBm
59 MHz	<u>&lt;-98</u> dBm	<-73 dBm
87.975	<u>&lt;-92</u> dBm	<-73 dBm

# 4.4.7 Receiver Selectivity

Signal Generator #2 = -114 dBm (10 dB SINAD) +5 dB = -109 dBm

Frequency of Signal Generator #1	Level of Signal Generator #1	Rejection (dB) (Gen #1 - Gen #2)		
49.0 MHz	<u>-10</u> dBm	99		
54.0 MHz	<u>-10</u> dBm	99		
58.0 MHz	<u>-10</u> dBm	99		
58.8 MHz	-20 dBm	89		
58.9 MHz	<u>-12</u> dBm	97		
58.95 MHz	<u>-20</u> dBm	89		
58.975 MHz	<u>-29</u> dBm	80		
59.025 MHz	<u>-30</u> dBm	79		
59.050 MHz	<u>-21</u> dBm	88		
59.1 MHz	<u>-13</u> dBm	96		
59.2 MHz	<u>-20</u> dBm	89		
60 MHz	<u>-10</u> dBm	99		
64 MHz	9 dBm	100		
69 MHz	<u>-8</u> dBm			

#### Section 5

#### CONCLUSIONS AND RECOMMENDATIONS

The Zero-IF Receiver Study Program has resulted in a breadboard receiver that demonstrates excellent performance for both the analog and digital demodulators. The breadboard shows that Zero-IF is a viable technology for receiver systems. Both the analog and digital demodulators may be integrated into an LSI. The digital system is well suited to the universal gate array approach currently used in ITT-A/OD's SINCGARS-V system. A preliminary analysis indicated that the digital demodulator could be implemented in the standard 400 gate array and mounted in a chip carrier package less than one-half inch square. Similarly, the AGC circuits may be integrated in either  $I^2L$ , bipolar or CMOS linear arrays. The CMOS array would consume the least amount of power, but the bipolar offers the lowest 1/f noise.  $I^2L$ offers a compromise between the other two.

Integrating these receiver subsystem into an LSI promises to provide the necessary components for the design of small, low cost, low power radio system. The Zero-IF approach is extremely well suited to hand-held radio applications that do not require a narrow band receiver preselector. The Zero-IF architecture has no image frequency and a preselector is only required to eliminate spurious responses. The Zero-IF spurious responses are far removed from the desired channel, which permits the use of a fairly broad preselector. Elimination of a narrow band preselector, either PIN diode switched or varactor tuned, significantly reduces the size and cost of a receiver systems.

The Zero-IF architecture, however, is not limited to handheld FM receivers. For high performance applications, a narrow band preselector may be included, with a corresponding increase in size and cost. Additionally, ITT-A/OD has demonstrated that the Zero-IF concept can be used for amplitude modulated systems and preliminary analysis shows that any form of modulation can be handled by a Zero-IF system.

The Zero-IF technique is not limited only to receiver subsystems. ITT-A/OD has demonstrated an FM modulator that is essentially a Zero-IF FM receiver in reverse. As in the case of the receiver, the greatest advantage of this approach is to integrate these circuit functions into one or more LSI circuits.

The ITT Corporation, through efforts at the Aerospace/ Optical Division and Standard Telecommunications Laboratories in England, is devoted to continued development of Zero-IF architecture. The first commercial ITT product using the Zero-IF system is an ultraminiature radio pager that has been sold in England to British Telecom. Shortly, these pagers will be sold in selected areas in the United States through Tandy Corporation's Radio Shack outlets for a price of \$99.95, which attests to the value of Zero-IF architecture to produce small, low-power, low-cost radio equipment.

## Section 6

## OPERATIONAL INSTRUCTIONS

The Zero-IF breadboard is a complete receiver system less power supplies and local oscillator.

## 6.1 TEST EQUIPMENT REQUIREMENTS

The following equipment is either required or optional for evaluating the Zero-IF breadboard:

Quantity	Description	Remarks		
2	15 Volt Power Supplies	(2A)		
2	RF Signal Generators	(30-88 MHz)		
1	Distortion Analyzer			
1	Oscilloscope	(optional)		

#### 6.2 POWER SUPPLY CONNECTIONS

Connect the two 15-volt power supplies as follows:

- A. Connect +15 volt line to +15 volt power supply.
- B. Connect ground to ground lug on +15 volt power supply.
- C. Connect -15 volt line to -15 volt power supply.
- D. Connect ground to ground (+ terminal) on -15 volt power supply.

CAUTION: Double check connection to be sure the right line is going to the right power supply or else damage may occur to radio. DO NOT EXCEED + 15 Vdc.

### 6.3 SIGNAL GENERATOR CONNECTIONS

Connect the two signal generators as follows:

- A. Set generator "1" to 10 dBm RF output.
- B. Turn off modulation on generator "1".
- C. Set frequency of generator "1" to 35 MHz.
- D. Connect to local oscillator input through a 50 % coax cable.
- E. Set generator "2" to -70 dBm RF output.
- F. Set modulation frequency to 1000 Hz on generator "2".
- G. Set deviation to 5 kHz on generator "2".
- H. Connect generator "2" to preselector input through a 50  $\Omega$  coax cable.

### 6.4 RECEIVER POWER-UP

To operate the receiver, do the following:

- A. Set preselector switch to low.
- B. Turn volume control down
- C. Turn both power supplies on
- D. Slowly increase volume control until the demodulated signal can be heard.

#### 6.5 SINAD MEASUREMENTS

To measure the ultimate SINAD of the receiver, do the following:

- A. Connect distortion analyzer to received signal output via a 50-ohm coax cable.
- B. Turn distortion analyzer on.
- C. Set function switch to set level.
- D. Set meter range knob to 0 on dB range.
- E. Set sensitivity switch to 0 on dB scale.
- F. Set frequency range to X100.
- G. Set frequency dial close to 10 as possible at pointer.
- H. Turn meter range switch clockwise until the meter begins to come up.
- I. Fine tune frequency for maximum deflection and highest meter range setting possible using the fine and coarse adjustment.
- J. Read ultimate SINAD and record the level.
- 6.6 RECEIVER POWER-DOWN

After completing the SINAD or other additional tests, do the following:

- A. Disconnect distortion analyzer.
- B. Turn both power supplies off simultaneously.
- C. Turn off both RF generators.
- D. Disconnect test equipment from radio.

#### 6.7 CONVERSION FROM ANALOG TO DIGITAL DEMODULATION

- A. Be sure power is off.
- B. Remove the baseband multipliers board and the baseband oscillator and VCO board (Part Nos. 31174-107 and 31174-108). This can be accomplished by removing the two Phillips head screws that are securing each board to standoffs and pulling the boards out of the connectors (J8 and J9).
- C. Insert the two digital subchassis boards Al5 and Al6 into connectors J8 and J9, respectively.

- D. Place the digital subchassis on top of the three tall standoffs. Use a No. 4 screw, flat washer, and lock washer at each standoff to secure the subchassis onto the breadboard.
- E. Insert the four digital demodulator boards into the four connectors. Part Nos. 31174-111, 31174-112, 31174-113, and 31174-114 fit into connector Nos. J10, J11, J12 and J13, respectively.
- F. Secure each board to the subchassis in the same manner that the analog democulator boards were secured. Use two sets of screw, a flat washer, and a lock washer for each board.
- G. Follow the procedure for turn on, and the receiver will operate with a digital demodulator.

### 6.8 CONVERSION FROM DIGITAL TO ANALOG DEMODULATION

- A. Be sure power is off.
- B. Remove the four digital demodulator boards from the digital demodulator subchassis. This can be accomplished by removing the two Phillips head screws that are securing each board to standoffs and pulling the board out of the connector.
- C. Remove the three Phillips head screws that are holding the subchassis in place.
- D. Lift the subchassis out of the breadboard.
- E. Remove the screws holding the wire harness boards in the breadboard and remove the boards.
- F. Place the subchassis out of the way.
- G. Place the baseband multipliers board (Part No. 31174-107) into connector J8.
- H. Place the baseband oscillator and VCO board (Part No. 31174-108) into connector J9.
- Secure the boards in the same manner that the digital demodulator boards were secured into the subchassis.
   Use two sets of a screw, flatwasher, and lock washer for each board to secure the boards onto the breadboard.
- J. Follow the procedure for turn on and the receiver will operate with an analog demodulator.

#### Section 7

#### DIGITAL ZERO-IF COMPUTER SIMULATION

This program simulates the Zero-IF receiver architecture and calculates the distortion (SINAD) of the system. Two modulated sine waves, ninety degrees out of phase, represent the I and Q channels. They are sampled and converted from analog to digital. Each signal is then sent through a simulated phase detector. Once the phase of the I and Q channels are calculated, the difference between samples is calculated. This difference calculation simulates the differential process necessary for FM demodulation. The SINAD is then calculated with the formula (S+N+D/N+D).

Included in this program is the ability to change the number of A to D and phase quantization bits, along with changing the sampling rate. Insight can be gained into some of the limitations of the system. The program also provides a check for the hardware performance. Large variations between the program simulation and hardware results can be detected and subsequently corrected. This raises the confidence level for both the hardware and the software simulation.

The performance goals for the hardware were set at 35 dB ultimate SINAD, which provides ample voice recognition. Assuming a 40-kHz sampling rate, the goals can be achieved by using six bits quantization for the A to D converter and three bits in 45° phase quantization. The simulation calculated a 38.7 dB SINAD for these input parameters.

Currently, the hardware has eight A to D and seven phase quantization bits. The ultimate SINAD of the hardware measures 32 dB SINAD. The simulation calculates a 51 dB SINAD for the same conditions. This difference can be explained by the fact that the simulation does not consider phase or amplitude errors in the I and Q channels. Typically, up to 1 dB channel imbalance and a deviation of up to two degrees from phase quadrature is present in the hardware. The value of the simulation lies in the fact that it defines the operational capability of the digital circuits only. The results of this is that the hardware performance is not limited by the digital demodulator but by the analog circuits ahead of this demodulator. The fact that the digital system is actually capable of a better ultimate SINAD than that which is required explains why the ultimate SINAD of the digital system is the same as the analog system. That is, both are limited not by the demodulators but by the phase and amplitude imbalance of the analog circuits ahead of the demodulator.

A listing of this program can be found in the back of the Appendix.

## APPENDIX

SCHEMATIC DIAGRAMS,

PARTS LIST,

## COMPUTER SIMULATION

LISTING,

AND

FUNCTIONAL DESCRIPTION

OF

THE ZERO-IF RECEIVER

.

## APPENDIX

SCHEMATIC DIAGRAMS,

PARTS LIST,

# COMPUTER SIMULATION

LISTING,

AND

FUNCTIONAL DESCRIPTION

OF

THE ZERO-IF RECEIVER

	RF BAND FILTERS A1	RF AMP/ ATTENUATOR A2		SIGNAL SPLITTER MIXER A4	CHANNEL FILTERS AS	LOW NOISE AMPLIFIER AG	AGC Amplifier At
FUNCTION						36	37
+15,06						3	
-15v OC							2
	۲	E 7	·····			11	17
GROUND	_)					12-4	12 -
	-)					M	M
	L					N	N
RF INPUT							
PRE-3							
RF BANO BYPASS -	- p2	- 02 74					
RF AMP/ATT. OUT -							
LD. IN		<u> </u>	- 04 77-				
A3 I CHANNEL			T2 <b>*</b>	P2			
A3 Q CHANNEL -			· · · · · · · · · · · · · · · · · · ·	P 3			
AT I CHANNEL					71		
A4 Q CHANNEL				- P5			
AS I CHAN SIG						8	
AS ICHAN COM							
AS I CHAN SHIELD-						— ii	
AS QCHAN SIG							
AS BCHAN COM					- J4B	1 4	
AS OCHAN SHIELD-						- 12	
AG I CHANL SIG							
A6 I CHAN. SHIELO -						2	<u>1</u> 1
AL QCHAN. SIG							
AL Q CHAN, SHIELD -		~				- 21	P
LSBRF							
MSBRF		- E1'					7
51 RF		- E 3 -					
MODE CONTROL		- E S					E "
CLOCK		E4					F*
A7 I CHAN							
sq							
VCO CONTROL							
VCO CONT SHIELO -							
AFC OUT							
AFC RETURN							
RCVD SIGNAL							
RECEIVED SIG. SHIEL	o						
VOL. CONT OUT -							
NOL CONT RETURN							
VOL. CONT. SHIELD							
SPEAKER OUT							
SPEAKER RTN				~ ~ ~ ~			


NOTES ) + DENOTES SIGNAL SOUNCE


BASEBAND BASEBAND MATIPLIERS OSE AND YCO AS OR A9 OR AUDIO AGC DIGITAL DIGITAL FILTER ANPLIFIER SUB-CHASSIS SUB-CHASSIS AMPLIFIER CHASSIS COMPONENTS AT. A15 A16 AID 37 38 39 310 1. - 3 - 3 -- 3 --TB2-1 --- TB1-1" --- PL12 2 -- 18 -- 18 --18 --TB2-4 --- TB1-4" --- FL10 --- FL4 11-11 . 11 -- 11 --TB 2- 2 --- TB1-2- --- FL 11 12 . 12 -12 -12--TB 2 - 3 --- TB1-J\* M -N. Μ-M-N N-N-N-- 31\* -SW1-1 --FL1 - SW1-2--FL 2 - SW1-3 -- FL 3 - 52 - 2 э - 54 ٠L .11 12 ۰p 6 -FL 6 7 -FL 5 .... - FL 7 •E\* -FL 9 FL 8 - 5 --D E - 16 - 13\* -13 -- 16\* -16 - 1"-- 1 --21 - 2. ·22 .5\* - 11-- 8. -36A ----9. --- J6 B 7 -vc1 6 -vc2 - 5 \_ \_ . \_ . - --- 2-· ---- ----151 - 7 -152

SCHEMATIC: ZERO-IF CHASSIS WIRING DIAGRAM

A-1

.) سمبر HOTE: ) ALL CAPACITOR VALUES ARE IN PICOFARAOS AND ALL SUDUCTORS ARE IN MANUHENRYS 2) ALL IOK RESISTOR: ARE & WATT, 5% 3) ALL ISK RESISTOR: ARE & WATT, 5% 4) ALL FEEDTHAUS ARE ISOO PF 5) ALL CAPACITORS ARE 3000 AND 10% 4) ALL DIODES ARE MAA7047







1

•

SCHEMATIC: ZERO-IF PRESELECTOR BAND FILTERS

ALL RESISTORS ARES 7. TOLERANCE
CAPACITORS C3-C8 ARE ALL 1800 PF 10% SOV
A) CAPACITORS C9-CI4 ARE ALL 1000 PF 20% 1000 V







(

1---


) ALL CAPACITORS ARE .0220 F 10% 100V. NOTES












ł

SCHEMATIC: ZERO-IF RF ATTENUATOR CONTROL LOGIC

A - 4




٠

SCHEMATIC: ZERO-IF SPLITTER/MIXER


## NOTES : DALL CAPACITOR VALUES ARE IN MICROFARADS

2) ALL INDUCTOR VALUES ARE IN MILLIHENRYS

3) ALL CAPACITORS ARE 30 1%




Q CHANNEL



I CHANNEL










ES: I) CIRCLED LETTERS INFER COMMON POINTS


2) ALL RESISTORS ARE & WATT 5%

3) ALL RESISTOR VALUES GIVEN IN OHMS











(

## SCHEMATIC: ZERO-IF LOW NOISE AMPLIFIER





-



1

SCHEMATIC: ZERO-IF BASEBAND AGC






## SCHEMATIC: ZERO-IF BASEBAND MULTIPLIERS


.

١



,

t




1


SCHEMATIC: ZERO-IF BASEBAND OSCILLATOR AND VCO


A-10

c • · •





أتتر






\* DENOTES SIGNAL SOURCE





.



NOTES: 1 ALL RESISTORS ARE & WATT, 5%


١

.


SCHEMATIC: ZERO-IF SAMPLE AND HOLD AND A TO D

A~13

).-




.




۲ . SCHEMATIC: ZERO-IF MAGNITUDE COMPARE AND MULTIPLY

A-14

1-






- -15.

11,12 M,N


130


.




SCHEMATIC: ZERO-IF DIFFERENTIATOR AND DAC

I.






MICROCOPY RESOLUTION TEST CHART NATIONAL BUREAU OF STANDARDS-1963-1



•

7



٩.

SCHEMATIC: ZERO-IF DIGITAL TIMING CIRCUITS

A-16|

COMPLETE INFORMATION BLOCKS Chassis Part # 31174-100         PART NUMBER       DESCRIPTION         VECTOR PLANE RECONNECTOR         502070-3       BNC BULKhead Insulating Conne         31-010       BNC BULKHEAD ISSULT         7       Capacitive Feedthrough         7       Terminal Strip 4 Pin         12-1852       Speaker         12-1852       Speaker         8006125       BNC Jumper         80       Hout<			INTITUMI	IFUMI WATNE	é E. voz	BID PAI	PARTS	LIST	Ы	PREPARED BY	]	<u>.</u>		Schwarz
Sector Face Vertical Sare 1 311/4-100         ORN Muterial Pare 1 4 311/4-10         ORN Muterial A 311/4-10         ORN Mut							OCKS 0	IN FIRST SHEET C	NLY	DATE			3-2	2-83
OTTACTIONE In the controlWATE LossMATE PART NAMMERTDESCRIPTIONWUTEVERTIONEMUTREFERENCEMUTREFERENCEMUTREFERENCEMUTREFERENCEMUTREFERENCEMUTREFERENCEMUTREFERENCEMUTMUTREFERENCEMUT <th>ASSI</th> <th>New B</th> <th>NY NO.</th> <th></th> <th>Zero-IF Chassis</br></th> <th>2#</th> <th>ατγ</th> <th>┝────</th> <th>ID COMPLETIO</th> <th></th> <th>ENGI</th> <th>LEERI</th> <th>5N</th> <th></th>	ASSI	New B	NY NO.		Zero-IF 	2#	ατγ	┝────	ID COMPLETIO		ENGI	LEERI	5N	
5         Vector P/N Róki S02070-3         Board Edge Connector         Vector         Vector           2         31-010         BKC sult head Connector         1         N           12         31-010         BKC sult head Connector         1         N           12         1         Capacitity Feedthrough         1         N         N           12         1         Capacitity Feedthrough         1         1         N           16         N         Freedinal Strip 4 Pla         1         1         N         N           16         N         Solder Lugs         Recal Standoff 1/2"         1         1         N         N           15         N         JH-131         90° Power Splitter         1         N         N         N         N           16         1         1         1         1         1         1         1         1         1         N	ÖZ	لمقا	TV/GROUP		PART NUMBER	DESCAIP	TION		UNIT COST	EXTENDED COST			сомм	VENDOR
4         9         502070-3         BWC to SWC Bulkhead Connector         9         1         1           2         1         31-010         BWC Bulkhead Tawulating Connector         1         1         Ampher           12         1         31-010         BWC Bulkhead Tawulating Connector         1         1         4           12         1         Capactitive Feedthrough         1         1         1         4           12         1         Solder Lugs         Solder Lugs         Solder Lugs         1         1         1           16         1         1         1         1         1         1         1         1         1         1           16         1	-	<b>↓</b> ∽			P/N	Edge								Vector
2 $3$ $3$ $3$ $3$ $3$ $4$ $4$ $12$ $1$ $1$ $1$ $1$ $1$ $1$ $1$ $1$ $12$ $1$ $1$ $1$ $1$ $1$ $1$ $1$ $1$ $12$ $1$ $1$ $1$ $1$ $1$ $1$ $1$ $1$ $16$ $1$	2	4			502070-3	~	Conne	ctor						ITT
12 $1$ <td< td=""><td>ŝ</td><td>~</td><td></td><td></td><td>31-010</td><td>BNC Bulkhead Insula</td><td></td><td>onnector</td><td></td><td></td><td></td><td></td><td></td><td>Amphenol</td></td<>	ŝ	~			31-010	BNC Bulkhead Insula		onnector						Amphenol
2       )       )       Terratial Strip $4$ Ftin       )<	4	-	2			Capacitive Feedthro								
16       )       Solder Lugs       Solder Lugs       Solder Lugs       Solder Lugs $(1 < 1)^2$ $(1 < 1)^2$ $(1 < 1)^2$ $(1 < 1)^2$ $(1 < 1)^2$ $(1 < 1)^2$ $(1 < 1)^2$ $(1 < 1)^2$ $(1 < 1)^2$ $(1 < 1)^2$ $(1 < 1)^2$ $(1 < 1)^2$ $(1 < 1)^2$ $(1 < 1)^2$ $(1 < 1)^2$ $(1 < 1)^2$ $(1 < 1)^2$ $(1 < 1)^2$ $(1 < 1)^2$ $(1 < 1)^2$ $(1 < 1)^2$ $(1 < 1)^2$ $(1 < 1)^2$ $(1 < 1)^2$ $(1 < 1)^2$ $(1 < 1)^2$ $(1 < 1)^2$ $(1 < 1)^2$ $(1 < 1)^2$ $(1 < 1)^2$ $(1 < 1)^2$ $(1 < 1)^2$ $(1 < 1)^2$ $(1 < 1)^2$ $(1 < 1)^2$ $(1 < 1)^2$ $(1 < 1)^2$ $(1 < 1)^2$ $(1 < 1)^2$ $(1 < 1)^2$ $(1 < 1)^2$ $(1 < 1)^2$ $(1 < 1)^2$ $(1 < 1)^2$ $(1 < 1)^2$ $(1 < 1)^2$ $(1 < 1)^2$ $(1 < 1)^2$ $(1 < 1)^2$ $(1 < 1)^2$ $(1 < 1)^2$ $(1 < 1)^2$ $(1 < 1)^2$ $(1 < 1)^2$ $(1 < 1)^2$ $(1 < 1)^2$ $(1 < 1)^2$ $(1 < 1)^2$ $(1 < 1)^2$ $(1 < 1)^2$ $(1 < 1)^2$ $(1 < 1)^2$ $(1 < 1)^2$ $(1 < 1)^2$ $(1 < 1)^2$ $(1 < 1)^2$ $(1 < 1)^2$ $(1 < 1)^2$ $(1 < 1)^2$ $(1 < 1)$	Ś	2				Strip 4	Ľ							
10       10       Metal Standoff $1/2^{*}$ Metal Standoff $5/8^{*}$ 1       1         15 $ -$ Metal Standoff $5/8^{*}$ 1       1         15 $ -$ Metal Standoff $5/8^{*}$ 1       1         16 $ -$ Metal Standoff $5/8^{*}$ 1       1         2 $      -$ 2 $       -$ 2 $   -$ <t< td=""><td>و</td><td></td><td>و</td><td></td><td></td><td>Solder Lugs</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></t<>	و		و			Solder Lugs								
15       Metal Standoff 5/8"       Metal Standoff 5/8"       Matadoff 1         1       JH-131       90° Power Splitter       Matadof         2       JH       Sol Power Splitter       Matadoff Nation         2       I       JH       90° Power Splitter       Matadoff Nation         2       I       Twisted Shielded Pair 14"       Poil       Poil         2       I       I       Value Shielded Pair 14"       Poil       Poil         1       I       I       12-1852       Speaker       Poil       Poil       Poil         1       I       I       12-1852       Speaker       Interconster 10K       Poil       Poil       Poil         1       I       I       I2-1852       Speaker       Interconster 10K       Poil       Poil       Poil         1       I       Poil       Interconster 10K       Poil	7	-	0			Standoff								
1       1       JH-131       90° Power Splitter       1       1       1         2       1       Cable Assembly W1+W4       1       1       1       1       1         2       1       1       1       1       1       1       1       1       1       1         2       1	30	-	5			Standoff								
2        Cable Assembly WI +W4	6				JH-131	Power								Anzac
2       Puisted Shielded Pair 14 <sup>**</sup> Puisted Shielded Pair 14 <sup>**</sup> Puisted Shielded Pair 14 <sup>**</sup> 1       1       1       12-1852       Speaker       Puisted Shielded Pair 14 <sup>**</sup> Puisted Pair 14 <sup>**</sup> <t< td=""><td>10</td><td>1~</td><td></td><td></td><td></td><td></td><td>4</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></t<>	10	1~					4							
1         12-1852         Speaker         1         <	=	2				Twisted Shielded Pa.								
1       1       Potentiometer IOK       Potenia       Potenia<	12				12-1852	Speaker								
1       1       3-position Switch       1	13	-												
1       1       24       2       24       2       8006125       8NC Jumper       9	14					tion								
1       8006125       BNC Jumper       1       1       1         4       1       #4 Screw, Fanhead 5/8"       1       1       1         37       1       #4 Screw, Fanhead 1/4"       1       1       1         24       1       #4 Screw, Fanhead 1/4"       1       1       1         24       1       #4 Screw, Fanhead 1/4"       1       1       1       1         14       1       #4 Screw, Fanhead 1/2"       1	15	<b> </b> ┛				tor 3300								
4#4 Screw, Panhead37#4 Screw, Flathead24#4 Screw, Panhead24#4 Flat Washer14#4 Lock Washer10#4 Lock Washer10#4 Mut25#6 Screws, Panhead33#6 Lock Washers4#6 Lock Washers	16		 		8006125	BNC Jumper								ITT
37       #4 Screw, Flathead         24       #4 Screw, Panhead         14       #4 Lock Washer         10       #4 Lock Washer         10       #4 Lock Washer         10       #4 Lock Washer         10       #4 Lock Washer         110       #4 Lock Washer         110       #4 Nut         12       #6 Screws, Panhead         13       #6 Screws, Flathea         4       #6 Lock Washers	17	4				Screw, Panhead	/8"							
24       #4 Screw, Panhead         14       #4 Flat Washer         10       #4 Lock Washer         10       #4 Lock Washer         10       #4 Lock Washer         11       #6 Nut         25       #6 Screws, Flathead         33       #6 Lock Washers         4       #6 Lock Washers	18	<u> </u>	17			Screw, Flathead	1/4"							
141414Flat Washer1010#4 Lock Washer1010#4 Nut2510#6 Screws, Panhead3310#6 Screws, Flatheac410#6 Lock Washers	19	7	4			Screw, Panhead	/2"							
1010#4 Lock Washer1010#4 Nut2510#6 Screws, Panhead3310#6 Screws, Flathea410#6 Lock Washers410#6 Nuts	20	-	4											
10       #4 Nut         25       #6 Screws, Panhead         33       #6 Screws, Flathead         4       #6 Lock Washers         4       #6 Nuts	21		0			#4 Lock Washer								
25#6 Screws, Panhead33#6 Screws, Flathead4#6 Lock Washers4#6 Nuts	22	-	0			#4 Nut								
33         #6 Screws.           4         #6 Lock Was           4         #6 Nuts	23	7	5			Screws, Panhead	1/4"							
4	24	-	3			Screws,								
4	25	4				#6 Lock Washers					-			
	26	4				#6 Nuts								

ļ			COMPLETE INFORMATION BLOCKS ON FIRST SHEET ONLY	KS ON FIRST SHEET	ONLY	DATE	ļ		3-22-83	13
assembly no.		DESCRIPTION 7.0	J	Y BID NUMBER	BID COMPLETION DATE	<u> </u>	ENGIN	EERIN	ENGINEERING CONTACT	5
QTY/GROUP	MAKE				UNIT	EXTENDE		UEL		VENDOR
62	CODE				COST	COST	1111		00	
			#6 Flat Washer				_			
			LED Sockets			-				
ļ			Knobs							
			Metal Standoff 1-1/2"	•						
			Double Banana Plugs							
							_			
									_	
										-

	Invitali	ILUNI WAINE	R L	RID PARTS	TSII ST	F	2	PREPARED BY	0	۲. ۲.	Schwarz
			1		CKS ON FIRS	T SHEET ONL	×	DATE	1		3-22-83
ASSEN	ASSEMBLY NO.		DESCRIPTION Zero-IF Receiver Preselector Part	Board Al # 31174-101	OTY BID NUMBER		BID COMPLETION DATE		NGINE	ERING	ENGINEERING CONTACT
	QTY/GROUP	P MAKE		DESCAIPTION	z		UNIT	EXTENDED		אא	VENDOR
NO.	GI G2						COST	COST	IIW		
	12			Capacitive Feed Through	Stand	0ff				-	
7	ę			Capacitive Stand Off							
ſ	6			Resistor 10 kn R1+R6							
4	ę			Resistor 1.5kg R7+R12							
5	•		MA47047	PIN Diode CR1+CR6		   					Microwave Assoc.
0	20	   		Inductor 18,000 nh Ll	LI +L8						
~				Inductor 77 nh L9	_						
30	 	 		Inductor 105 nh L10	0						
6		, t •		Inductor 109 nh L11	1						
10		} ∲		Inductor 110 nh L12	2						
11				Inductor 149 nh L13	3						
12	1			Inductor 150 nh L14	4						
13	1			Inductor 158 nh L15	5						
14	1			Inductor 159 nh L16	9						
. 1	1			Inductor 215 nh L17	7						
•	1			Inductor 216 nh L18	80					-	
17	1			Inductor 228 nh L19	6						
18	1			Inductor 310 nh L20	0						
19	1			Chip Capacitor 2 pf	c1						
20	 	•		Chip Capacitor 3 pf	c2						
71		1 		Chip Capacitor 3.3 pf	3						
57	 	4 - 		Chip Capacitor 5.1 pf	C4						
5	· · · ·			Chip Capacitor 6.8 pf	c5-c9					_	
74	-	:		Chip Capacitor 7.5 pf	C10					+	
		+		Chip Capacitor 8.2 pf	CI1, C12	~				-+	
47	4			Chip Capacitor 10 pf	c13+C16					-	

.

1 1

		T FORT	FORT WAYNE	NE	BID PAI	PARTS	LIST	ā	PREPARED BY	 }	a í	J. Sch	Schwarz	
					COMPLETE INFORMATION BLOCKS ON FIRST SHEET ONLY	LOCKS C	N FIRST SHEET O	NLY	DATE	"	2	1	60	П
ASSE	EMBI	ASSEMBLY NO.		DESCNIPTION Zero-IF Receiver Preselector Part	Receiver Board Al tor Part # 31174-101	ατγ	BID NUMBER B	BID COMPLETION DATE	N DATE	ENG	NEER	DN	ENGINEERING CONTACT	
NO	ar or v	GTY/GROUP GI G2	BUY CODE	PART NUMBER	DESCRIPTION	TION		UNIT COST	EXTENDED COST		או צבר אור	COMM	VENDOR	
27	~				Chip Capacitor 12	pf C17,	7, C18			+				
28	7				Capacitor 13	pf C19	9, C20							
29	7					pf C21	1, C22			-	_			
30						pf C23	9							
31	4				Capacitor	1	C24+C27							
32	4				Capacitor 27		C28+C31							
33	2				Capacitor 33	pf C3	c32, c33			-+				T
34	3				Capacitor 39		c34+c36							Ī
35	4				Capacitor	. 1	C37+C40							
36	6				56		C41+C46							
37	m				Chip Capacitor 68 pf		C47+C49			-+	_	_		
38	7				Chip Capacitor 75 pf		c50, c51				_			
39	3				82	pf C5	C52+C54							
40	1				100	pf C55	2							
41	-			•	Capacitor 120	pf C56	9							T
42	-					pf C57	6							
43	1				Capacitor 330	pf C58	8							
44					Chip Capacitor 470 p	pf C59	6							
45	2			RG316	Coaxial Cable 3"									I
46	7				Coaxial Cable Connectors	ctors	SMC							
47	4			CA50034	Coaxial Tube 1.5"								<b>Precision Tube</b>	- 1
										-				T
										-				
	r	•	-											

								i	1		1	3-77-83
					COMPLETE INFORMATION BL	E INFORMATION BLOCKS ON FIRST SHEET ONLY	T ONLY	DATE			5	60-77
ASSLABLY NO.	191 V	ON		DESCRIPTION Zero-IF Receiver RF Amplifier Attenuator Par	DESCRIPTION Zero-IF Receiver Board A2 RF Amplifier Attenuator Part #31174-102	QTY BIO NUMBER	BID COMPLETION DATE		ENGIN	IEERI	NG C	ENGINEERING CONTACT
Ň	10 10	at y/GROUP	MAKE- BUY CODE	PART NUMBER	DESCRIPTION	NOIL	UNIT	EXTENDED		าวยาเห	WWOO	VENDOR
_	;			QBH-104	RF Amplifier	In			+			0-B1t
2	-			<u>двн-102</u>	RF Amplifier	U2						Q-B1t
3	9				Resistor	15000 R1+R6						
4	4				Resistor	36Ω R7-R10						
5	5				Resistor	270 R11,R12	2					
6	2				Resistor	3.90 R13,R14	4					
7	6			MA47047	PIN Diode	CR1-CR6	16					Microwave Assoc.
8	5				Capacitor	•01 µf C1+C4						
6	9				Capacitor	.001 µf C5+C8						
10					Inductor	15 µh Ll		_				
11	4			CA50034	Coaxial Tube 1/2"			_				Precision Tube
12	2				Bulkhead Connectors	SMC						
13	80				Capacitive Standoff							
14	~			MM54C95J	Shift Register							National
15	m			IH5051CDE	Low Restance Dual	SPDT Switch						Intersil
16	و				Resistor	10K R1-R6						
	}											
									<u> </u>			
									_		-	

, 			· · · · · · · · · · · · · · · · · · ·	<b>-</b>			1																		 	- <b>1</b>		
. Schwarz	2-83	ENGINEERING CONTACT	VENDOR	Merrimac	Mini Circuits Lab		<b>Precision Tube</b>																					
·.	3-2	U C	сомм											_														-
		EERN	או צבר																							•		
		NGIN	שור																									
IEPARED BY	DATE		EXTENDED COST																									
2	۲	BID COMPLETION DATE	UNIT COST																									
LIST	DN FIRST SHEET ON	BID NUMBER BID		U1	U2 <b>,</b> U3	SMC		SMC																				
ARTS	BLOCKS C	017	DESCRIPTION			s		rs																				
BID P/	BID PARTS LIST PREPARED BY D. J. COMPLETE INFORMATION BLOCKS ON FIRST SHEET ONLY DATE 3-22-	Zero-IF Receiver Board A3 Mixer Part # 31174-103	DESCH	0° Splitter	RF Mixer	Bulkhead Connectors	Coaxial Tube 2"	90° Cable Connectors	Coaxial Cable 8"																			
1 8		DESCRIPTION ZEro-IF Rec Splitter Mixer Part	PART NUMBER	PDS-20-50	MCL-SBL-1		CA50034		RG316							-												
WAY NE			MAKE- BUY CODE	1											 													
H I		ď																				-						
		ASSEMULY NO.	GTY/GROUP G1 G2			-	_								L													
<b>H</b>		SSEM			2	2	4	<u> </u>	3								<u> </u>										$\square$	
		<	Ň	-	5	m	4	Ś	9		Į			[														

			_		- 1	-																					1	 - 1	
J. Schwarz	3-22-83	ENGINEERING CONTACT		VENDOR																	;								
D.	ń	U V V	WV	cov																									
		IEERI		A IH															_										
	l	NGIN		אור																								 _	
PREPARED BY	DATE		EXTENDED	COST																									
99	≻_	BID COMPLETION DATE	UNIT	COST		_																							
F	ST SHEET ON	BID NUMBER BID			L1,L3	12,14	c1,c2	c3-c8	C9,C10	C11,C12	C13-C16	C17,C18	C19,C20	SMC															
TS LIST	CKS ON FIRS	QTY BID N		N	1.333 mh	1.266 mh	.0012 µf	.01 µf	.02 µf	.047 μf	.18 µf	.33 µf	.68 µf	totor									- -						
<b>BID PARTS</b>	COMPLETE INFORMATION BLOCKS ON FIRST SHEET ONLY	r Board A4 t # 31174-104		DESCRIPTION	Ľ	r	tor	tor	tor	tor	tor	tor	tor	Bulkhead Coaxial Connector		•													
	COMPLET	)-IF Receiver Filters Part			Inductor	Inductor	Capacit	Capacit	Capacit	Capacit	Capacit	Capacit	Capacit	Bulkhea							1								
		DESCRIPTION Zero-IF Receive 8 kHz Low Pass Filters Par		PART NUMBER															•										
LINITUMI WATNE		8 8	MAKE-	BUY CODE																									
11				8																									
L LU		ASSEMBLY NO.	QTY/GROUP	a1 6										-															
		ASSEM	°	ġ	2	2	2	9	2	2	4	2	2	10 4															
	•	L	1		-	2	3	4	5	9	1	8	6	<u> </u>	[	L	L.	l	L	L		!		1	1	Ì.	1		

Activity No. 2012 Reserver Material Activity and Safer ONLY Activity and Activity a				FUHI WAYNE	NF Not	BID PA	PARTS	LIST	£	PREPARED BY	 >	à		Schwarz	
Statent No.         Descention         Zero-LP Breact AS         OV         In Number         Economian						COMPLETE INFORMATION B	NOCKS O	N FIRST SHEET	DNLY	DATI			3-2	2-83	1
OPTIMATION MART         ANT MAMENT         ANT MAMENT         Description         Unit         Extended         Extended </th <th>ASSE</th> <th>EMBI</th> <th>V NO.</th> <th></th> <th>ย่</th> <th>Receiver Board A5 r Part # 31174-105</th> <th>0TY</th> <th>BID NUMBER</th> <th>BID COMPLETIC</th> <th></th> <th>ENGIN</th> <th>EERIN</th> <th>Ŭ</th> <th>ONTACT</th> <th></th>	ASSE	EMBI	V NO.		ย่	Receiver Board A5 r Part # 31174-105	0TY	BID NUMBER	BID COMPLETIC		ENGIN	EERIN	Ŭ	ONTACT	
2         0         CPC-03         Transformers         40:1 $TTT2$ 0         1           2         1         1         Capacitor         22 pf         01,02         3,04         1         1           2         1         1         Capacitor         100 pf         03,04         1         1         1           2         1         1         Capacitor         100 pf         03,04         1         1         1           4         1         1         1         100 pf         07,012         1         1         1           4         1         <	ÖZ	5 0	Y/GROUP		PART NUMBER	DESCRI	PTION		UNIT COST	EXTENDE		או צבר	COMM	VENDOR	
2       0       Capacitor       22 pf $C_1C_2$ 0       0         2       1       0 $Capacitor       100 pf       C_3C_46       0       0         2       0       0       100 pf       C_3C_46       0       0       0         6       0       0       00 uf       C^3c_12       0       0       0         4       0       0       0       Resistor       100 uf       C^3c_12       0       0         4       0       0       Resistor       100 uf       C^3c_12       0       0       0         4       1       1       1       Resistor       100 uf       C^3c_14       0       0       0         2       1       1       1       Resistor       100 K       R9R13       0       0       0         2       1       1       1       V_1       Resistor       1       0  $		~			CPC-03	Transformers	40:							TRW	
2       1       Capacitor       100 pf $C_3,C4$ 1       1         2       1       Capacitor       120 pf $C_5,C6$ 1       1         4       1       Capacitor       100 uf $C7-C12$ 1       1         4       1       1       Resistor $310$ $R_1+k4$ 1       1         4       1       1       1 $33$ $8^3 + 8^3 + 8^3$ 1       1       1         4       1       1       1 $43$ $8^3 + 8^3 + 8^3$ 1       1       1       1         4       1       1       1 $133$ $144$ 1       1       1       1         2       1       1       1 $1100$ $8^3 + 8^3 + 8^3$ 1       1       1       1         2       1       1 $100$ $813 + 100$ $131, 144$ 1       1	2	2				Capacitor	22								T
2       1       Capacitor       120 pf $C_5, C_6$ 1       1         6       1       1       Capacitor       100 µf $C_7 \cdot C_{12}$ 1       1         4       1       1       Resistor       313 $R1 \cdot R_4$ 1       1       1         4       1       1       Resistor       100K $R9^4 N12$ 1       1       1         4       1       1       1       Resistor       100K $R9^4 N12$ 1       1       1         2       1	3	2				Capacitor	100								
6       1       Capacitor $100 \mu f$ $C^{7,c12}$ 1       1         4       1       Resistor $310$ $R_{1,844}$ 1       1         4       1       Resistor $43K$ $R_{5,883}$ 1       1       1         4       1       Resistor $40K$ $R_{13}, R_{13}$ 1       1       1         2       1       Resistor $40K$ $R_{13}, R_{13}$ 1       1       1         2       1       Resistor $40K$ $R_{13}, R_{13}$ 1       1       1         2       1       LH0044       Staget or $8e_{16} r r$ $1 \mu f$ $c_{13}, c_{14}$ 1       1         2       1       LH0044       Staget low Noise of ARP $11, \mu 2^2$ 1       1 </td <td>4</td> <td>7</td> <td></td> <td></td> <td></td> <td>Capacitor</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>	4	7				Capacitor									
a $b$	5	9				Capacitor	100				-		_		
4 $4$ $4$ $4$ $4$ $8$ $85150c$ $4368$ $898122$ $898122$	6	4				Resistor	512								-1
4       •       Resistor       100K $89412$ •       •	7	4				Resistor	4 3K								
2        Resistor $470$ K       R13,R14	8	4				Resistor	100K								
4       1       Resistor $560 \times$ $815 \times 818$ 1       1         2       1       LH0044 $516 \times 10^{11} \times 10^{11}$ 1       1       1         1       1       LH0044 $516 \times 10^{11} \times 10^{11}$ $10^{11} \times 10^{11}$ 1       1         2       1       LH0044 $516 \times 10^{11} \times 10^{11}$ Dual OF AMP $10^{11} \times 10^{11}$ 1       1         2       1       LF412       Dual OF AMP $10^{11} \times 10^{11}$ 1       1       1         2       1       Twisted Shielded Pair 3^{}       1 <td>6</td> <td>2</td> <td></td> <td></td> <td></td> <td>Resistor</td> <td>47 OK</td> <td>i .</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>	6	2				Resistor	47 OK	i .							
2       Image: Capacitor       Image: Capaci	10	4				Resistor	560K								
2       LH0044       Single Low Noise OF AMP       U1,U2	11	7				Capacitor	1 1								
1       LF412       Dual 0P AMP       U3       1       1         2       1       Twisted Shielded Patr 3"       1       1       1         2       1       2       Twisted Shielded Patr 3"       1       1       1         2       1       1       2       Twisted Shielded Patr 3"       1       1       1         2       1<	12	2			LH0044	1		U1 <b>,</b> U2						National	-
2       Twisted Shielded Pair 3         2       Coaxial Cable 8"         2       Coaxial Cable 8"         1       1	13	1			LF412			U3						National	_
2     Coaxial Cable       1     Coaxial Cable       1     1	14	2				Shielded	9								
	15	2				Cable									
															·
		1													
													-		
															-7

	F	TITL FOR I	FUHI WAYNE	4E 1991	BID PARTS LIST	Hd	PREPARED BY		D.	. J.	Schwarz
<u> </u>				1	ION BLOCKS	JLY.	DATE			ų	3-22-83
ASSE	EMBL	ASSEMBLY NO.		DESCRIPTION Zero-IF Re AGC Circuit Part #	cceiver Board A6 OTY BID NUMBER 31174-106	BID COMPLETION DATE		ENGIN	IEERN	NG CC	ENGINEERING CONTACT
NO.	λο σ	GTY/GROUP G1 G2	MAKE- BUY CODE	PART NUMBER	DESCRIPTION	UNIT COST	EXTENDED COST	MIL	או עבר	соми	VENDOR
1	9			TL074MJ	Quad OP AMP U1-U3						Texas Instruments
2	-			LF412MH	Dual OP AMP U4						National
3	2			MM54C95J	Shift Register U5,U6			$\neg$			National
4	4			DG308CJ	Analog Switch U7-U10			$\neg$			Siliconix
5	٦			CD4047	Multivibrator Ull			_			RCA
ę	-			MC14011	Quad NAND Gate U12			$\square$			Motorola
2	-			CD4001	Quad NOR Gate U13						RCA
80				CD4071	Quad OR Gate U14						RCA
6	-				Resistor 4700 Rl					-	
10	2				Resistor 1K R2,R3						
11	4				Resistor 1.3K R4+R7			_			
12	4				Resistor 2K R8+R11						
13	4				Resistor 3K R12+R15						
14	<u>~</u>				Resistor 4.7K R16+R18						
15	5				Resistor 6.2K R19+R22						
16					Resistor 6.8K R23						
17	91	ĺ			Resistor 10K R24+R33						
18	4				Resistor 15K R34+R37						
19	S				Resistor 20K R38+R42						
20	9				Resistor 51K R43,44,46,47						
21	4				Resistor 47K R49,R50,R53,R54						
22	7				Resistor 56K R51,R52						
23	4				Resistor 62K R55+R58						
24	9				Resistor 100K R59+R64,R92,R93						
25					Resistor 130K R65			_			
26	2				Resistor 470K R66+R69,R77						

		ALAOSPACE / OPTICAL DIVISION	PTICAL DIVIS		COMPLETE INFORMATION BLOCKS ON FIRST SHEET ONLY	I NO SYDO	INC THEFT ON	>=	DATE			'	3-22-83
ASSE	ASSEMBLY NO	NO.		DESCRIPTION Zero-IF Re AGC Circuit Part #	sceiver 31174-1	QTY BIL	BID NUMBER BID	BID COMPLETION DATE		ENGI	IEERI	VG CO	ENGINEERING CONTACT
	017/0	QTY/GROUP	MAKE-	PART NIJMBER	DESCRIPTION	TION		UNIT	EXTENDED	<b> </b>	ารษ	WW	VENDOR
NO.	61	G2	CODE					COST	COST	שור		00	
27	2				Resistor	510K	R70,R71					-	
28	4				Resistor	910K	R72+R75			_			
29	L I				Resistor	820K	R76						
30	9				Resistor	MI	R78+R83						
31	2				Precision Resistor	10.0K	R84, R85	-					
32	2				<b>Precision Resistor</b>	40 <b>.</b> 2K	R86,R87						
33	4				Precision Resistor	196K	R88+R91				_		
34	2				Capacitor	2.2 pf	f cl,c2						
35	4				Capacitor	82 pf	f C3 +C6						
36	2				Capacitor	220 pf	E C7,C8						
37	2				Capacitor	100 pf	E C9,C10						
38	2				Capacitor	.001 µf	f CI1,C12						
39	2				Capacitor	.01 µf	f CI3,CI4						
40	2				Capacitor	.l µf	f c15,c16						
41	4				Capacitor	l µf	f C17+C20						
42					Capacitor	10 µf	f C21						
43	2				Capacitor	100 µf	f C22,C23						
44	4			1N4148	Diode	CR1 +CR4	24						
45				1N751A	Zener Diode	VR1							
46	2			2N2222	Transistor	Q1,Q2							Motorola
47	2			2N2907	Transistor	Q3,Q4							Motorola
48	5			2N4416	Transistor	q5 <b>,</b> Q6							Siliconix
49	2				Resistor 820K	R45,R48	48						
										_			
										_		_	

				COMDIETE INEGRAMMATION DI OCKS		INFADMATION BLOCKS ON FIRST CHEET ONLY	>	DATE	 		3-2	3-22-83
ASSEN	ASSEMBLY NO.		DESCRIPTION Zero-IF Receiver Baseband Multiplier Part	- m≊ #	arv 1	BID NUMBER BID	BID COMPLETION DATE		ENGI	VEERN	to co	ENGINEERING CONTACT
F	QTY/GROUP	<u> </u>					UNIT	EXTENDED		צבר	ww	
ġ	61 62		PART NUMBER	DESCRIPTION	NOILd		COST	COST	אור		100	VENDOR
			TL074MJ	Quad OP AMP		U1						Texas Instruments
2	2		AD532SD	Internally Trimmed Multiplier	Mult1p1	ier U2,U3			-+		$\neg$	Analog Devices
	1		LF412MH	Dual OP AMP		14						National
4	4			Resistor	1000	R1 +R4			-		-	
5	5			Resistor	IK	R5+R9			_			
9					4.7K	R10+R12						
	8				1 OK	R13+R20						
8	4				20K	R21+R24						
6	1			Resistor 2	24K	R25						
10	4				240K	R26+R29						
11	7				100K	R30						
12	4				IM	R31+R34						
13	4			Capacitor 1	10 pf	C1-C4					_	
14	4			Capacitor .00	.001 μf	C5+C8						
15	8			Capacitor .0	.01 µf	C9+C16						
16	2			Capacitor .22	2 μf	C17,C18						
17	5			Capacitor 4	47 µf	C19,C20						
18	1			Potentiometer 1	lok	R35						
19	1			Potentiometer	lК	R36						
1									-			
		_										
										$\square$		
		_										

	<b>H</b>	TTT FORT	FORT WAYNE	구 퇴	BID	PARTS LIST	.IST	1	PREPARED BY		0	- 1	J. Schwarz
					COMPLETE INFORMATION BLOCKS ON FIRST SHEET ONLY	ION BLOCKS ON	FIRST SHEET ON	LY	DATE			ĥ	3-22-83
ASSE	ASSEMBLY NO.	N		<b>DESCRNPTION</b> Zero-IF Receive Baseband VCO & Oscillator	Receiver Board A8 illator Part 31174-108	ату в -108 ату в	BID NUMBER BID	BID COMPLETION DATE		NGIN	EERIN	ENGINEERING CONTACT	TACT
	QTV/	QTY/GROUP	MAKE-		Ż	NOLEGOSTON		UNIT	EXTENDED		ารช	WW	VENDOB
NO.	ē	G2	CODE		5			COST	COST	שור	н	00	4 ENDOR
1	1			CD4046AE	Phase Locked Loop	do						~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	BCA
2	1			CD4047AE			<b>U</b> 2					~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	RCA
3	1			CD4015AE	Shift Register (Dual	(Dual 4-bit)	0 U3					8	RCA
4	4			CD4030A3	Quad Exclusive	OR	U4 +U7					~	RCA
5	2			LF412MH	Dual OP AMP		U8 <b>,</b> U9					Z	National
6	2			CD4013BE	Dual D Flip Flop	Q	U10,U11					~~~	RCA
2	2				Resistor	100	R2,R3						
80	-				Resistor	4.7K	R4						
6	2				Resistor	10K	R5,R6	_					
10	2				Resistor	IK	R7,R8						
11	2				Resistor	27K	R9,R10				-		
12	1				Resistor	43K	RII						
13	3				Resistor	100K	R12+R14				_	_	
14	4				Resistor 2	27 OK	R15+R18						
15	1				Resistor 3	300K	RI9						
16	2					47.0K	R20, R25						
17	2				Resistor 5	560K	R21, R22						
18	2				Resistor 8	820K	R23, R24						
19	2				Potentiometer	10K	R26, R27						
20	-1				1	47 pf	C1					-	
21	15				Capacitor 1	100 pf	c2 +c13,						
							C29+C32						
22	15				Capacitor .	.01 µf	C14+C28				_	$\rightarrow$	
23					Resistor 1	1000	RI			Ţ	┽	$\rightarrow$	
24	-				Capacitor	•L uf	C33					-+	
25	_				Capacitor 4	470 pf	C34				7		
	•	•	-										

		VENDOR																										
3-22-83	ENGINEERING CONTACT																											
3-7	CRING C	COMM HI BEL					+																					
	GINE	אור	-			-	┥	+																				
DATE .		EXTENDED COST																										
.Y DATE	BID COMPLETION DATE	UNIT COST		_																								
T ONL	BID		6				5	5 6	5 9 9	ν ο <b>σ</b>	ν <b>σ</b> <del>σ</del>	N 9 8	5 6 E	v 6 0		5 6 E		2 6 8		N 0 0								
COMPLETE INFORMATION BLOCKS ON FIRST SHEET ONLY	BID NUMBER		C35.C36	C37,C38	R28+R31		R32+R35	R32+R35 R36+R39	R32+R35 R36+R39 R40+R43	R32+R3 R36+R3 R40+R4 L1,L2	R32+R3 R36+R39 R40+R4: L1,L2	R32 +R3 R36 +R3 R40 +R4	R32 +R3 R36 +R35 R40 +R42 L1 , L2	R32+R3 R36+R39 R40+R4(	R32 +R3 R36 +R35 R40 +R42 L1 , L2	R32 +R3 R36 +R35 R40 +R45 L1 , L2	R32 +R3 R36 +R35 R40 +R42 L1 , L2	R32 +R39 R36 +R39 R40 +R42 L1 , L2	R32+R35 R36+R35 R40+R4() L1,L2	R32 +R35 R36 +R35 R40 +R42 L1 , L2	R32 +R39 R36 +R39 R40 +R42 L1 , L2	R32+R35 R36+R35 R40+R41	R32+R35 R40+R42 L1,L2	R32+R35 R40+R45 L1,L2	R32+R35 R36+R35 R40+R41 L1,L2	R32+R35 R36+R35 R40+R42 L1,L2	R32+R35 R40+R41 L1,L2	R32+R35 R40+R45 L1,L2
FORMATION BLOCKS ON I	OTY BIC	NC	l uf	100 µf	37.4K		46.4K	46.4K 68.1K	6.4K 8.1K 196K	6.4K 8.1K 196K 0 μh	6.4K 8.1K 196K 0 µh	6.4K 8.1K 196K 0 µh	6.4K 8.1K 196K 0 µh	6.4K 8.1K 196K 0 µh	6.4K 8.1K 196K 0 µh	6.4K 8.1K 196K 0 µh	6.4K 8.1K 196K 0 µh	6.4K 8.1K 196K 0 µh	6.4K 8.1K 196K 0 uh	6.4K 8.1K 196K 0 uh	6.4K 8.1K 196K 0 uh	6.4K 8.1K 0 uh 0 uh	6.4K 8.1K 0 µh	6.4K 8.1K 0 uh 0 uh	6.4K 8.1K 196K 0 uh	6.4K 8.1K 0 uh	8.1K 196K 0 uh	6.4K 8.1K 0 µh
ON BLOC	108	DESCRIPTION		1(				1 1 1			4	4																
ORMATIC	Board A8 Part 31174-108	DE			į	Resist	Resistor Resistor	Resist Resist Resist	Resist Resist Resist Resist	Resist Resist Resist Resist Resist	Resist Resist Resist Resist	Resist Resist Resist Resist	Resist Resist Resist Resist	Resist Resist Resist Resist	Resist Resist Resist Resist	Resist Resist Resist Resist	Resist Resist Resist	Resist Resist Resist Resist	Resist Resist Resist	Resist Resist Resist	Resist Resist Resist Resist	Resist Resist Resist Resist	Resist Resist Resist and resist a	Resist Resist Resist Resist	Resist Resist Resist Resist Resist	Resist Resist Resist Resist	Resist	Resist Re
ETE INF(	r Board A8 Part 31174		itor	tor		Precision Resistor	Precision R Precision R	Precision Resistor Precision Resistor Precision Resistor	Precision Resistor Precision Resistor Precision Resistor Precision Resistor	sion R sion F sion F sion F tsion F	sion R sion F sion F sion F sion F stor	sion F sion F sion F sion F sion F stor	sion F sion F sion F sion F tor	sion F sion F sion F sion F stor	sion R sion R sion F sion F tor	sion R sion F sion F stor	sion R sion R sion F tor	sion R sion F sion F stor	sion R sion R tor	sion R sion R sion R for R	sion R sion R sion R sion R r tor	sion F sion F for F	sion R sion R rtor	8 fon R     8 fon R     8 fon R     1 for R	sion R     sion R     sion R     sion R	sion R     sion R     sion R     sion R	sion H     sion H     sion H     sion H	8 fon R       8 fon R       8 fon R       1018
COMPL	sceive: lator		Capacitor	Capacitor	Preci		Preci	Preci Preci	Preci Preci Preci	Precisio Precisio Precisio Inductor	Preci Preci Preci Induc	Preci Preci Induc	Preci Preci Preci Induc	Preci Preci Preci Induc	Preci Preci Preci Induc	Preci Preci Induc	Preci Preci Induc	Preci Preci Induc	Preci Preci Induc	Preci Preci Induc	Preci Preci Induc	Preci Preci Induc	Preci Preci Induc	Preci Preci Induc	Preci Preci Induc	Preci Preci Induc	Preci Preci Induc	Preci Preci Induc
	<b>DESCRIPTION</b> Zero-IF Receiver Baseband VCO & Oscillator F	æ																										
	N Zerc VCO &	PART NUMBER																										
	criptio eband	PART																										
	DES Bas	<u> </u>				•																						
		MAKE- BUY CODE				•		_																				
	NO	OTY/GROUP G1 G2																										
	ASSEMBLY NO.	01Y/0 G1	2	2	4		4	4 4	4 4 4	4 4 4 2	4 4 4 0	4440	<b>4 4 4 0</b>	4 4 4 0	4 4 4 0	<b>7 7 7 7</b>	4 4 4 0	4 4 4 0	4 4 4 0	4 4 4 0	4 4 4 0	4 4 4 0	4 4 4 0	4 4 4 0	4 4 4 0	4 4 4 0	4 4 4 0	4 4 4 0
	ASSI	N	26	27	28		29	<b>29</b> 30	29 30 31	29 30 32	29 31 32	32 33 32	29 31 32	33 33 33	332 330 330 332 332 332 332 332 332 332	29 33 33 32 32 32 32 32 32 33 32 33 32 33 33	29 33 33	29 31 31 32	29 33 33 33	29 33 33 34	29 33 33 33	29 33 33	29 33 33 33 32 33 33 33 33 33 33 33 33 33	29 33 33 39	29 33 33 39	29 33 33 34	29	33 30 33

ASSEM				COMPLETE INFORMATION BLOCKS ON FIRST SHEET ONLY	OCKS ON FIRST	CHEFT ON Y		DATE			3-22-83	
ASSEM						001661 CIT-1						
	ASSEMBLY NO.		DESCRIPTION Zero-IF Receiver Audio Board Part	sceiver Board A9 rd Part # 31174-109	QTY BID NUMBER		BID COMPLETION DATE		NGN	ERIN	ENGINEERING CONTACT	
ļ ģ	GTY/GROUP GI G2	P MAKE- BUY CODE	PART NUMBER	DESCRIPTION	TION	 	UNIT COST	EXTENDED COST	MIF	ารช เพ	COMM	VENDOR
1	-		LF412MH	Dual OP AMP	10					$\left  \right $	National	nal
2	1		LF411ACN		U2						National	nal
e e	1		2N2222	Transistor	01						Motorola	ola
4			2N2907	Transistor	<u>q</u> 2					_	Motorola	ola
5	1			Resistor	24Ω RI							
رب و				Resistor	1000 R2+R4					-	+	
7	1			Resistor	10K R5							
8	2			Resistor	62K R6, R7							
6	l			Resistor	100K R8	_						
10	1			Resistor	120K R9							
11	1			Resistor	150K R10							
12	1			Resistor	200K R11							
13	1			Resistor	390K R12							
14	1			Resistor	510K R13					-		
15	1				680K R14							
16	2			n Resistor		116			_			
17	1			Capacitor	39 pf Cl							
18	2			Capacitor 51	510 pf C2,C3							
19	2			Capacitor 0.	0.1 µf C4,C5							
20				Capacitor	1 µf C6							
21	2				47 µf C7,C8							
22	2			Capacitor 1(	100 µf C9,C10	0						
23	1			Resistor	1K R17							
24				Resistor	2K R18					$\neg$		
	_					-+				-+		

		TINTE ON I WATNE	N WA	WATNE Pical evidion	BID PA	BID PARTS LIST	-4	12	PREPARED BY	Į		D. J.	J. Schwarz
					COMPLETE INFORMATION BLOCKS ON FIRST SHEET ONLY	LOCKS ON FIRS	T SHEET ON	11	DATE			3-2:	3-22-83
ASSE	EMBL	ASSEMBLY NO.		Digital Demod, Sub Chassis Part	F Receiver sis Part # 31174-110	OTY BID NUMBER	UMBER BI	BID COMPLETION DATE		ENGIN	EERIN	10 CO	ENGINEERING CONTACT (6)
Ň.	01 V G1	aty/GROUP at a2	MA COUNT	E- PART NUMBER	DESCRIPTION	NOIL		UNIT COST	EXTENDED COST	שור	HI BEL	COMM	VENDOR
1	2			4112-4	Vector Boards								Vector
2	4			R644	Board Edge Connector	r							Vector
3	8				#4 Screw, Panhead 1	1/2"					_		
4	16	6			#4 Flat Washer								
5	16	6			#4 Lock Washer							_	
9	8				#4 Nut								
7	80				Metal Standoff 1/4"								
8	16	2			#4 Screw 1/4"								
6					Epoxy Glass Sheet.	.01"							
10	2				Nylon Clamps								
11	2				#8 Screw Panhead 1/	1/2"							
12	2				#8 Flat Washer								
13	2				#8 Lock Washer								
14	7				#8 Nut								
									1				
										_			
												-	

ASSEMBLY NO. ASSEMBLY NO. ASSEMBLY NO. ACOUP MAI II 4 A 017Y/GROUP MAI BU BU A 02 CO B B B B B B B B B B B B B	COMPLE DESCRIPTION Zero-IF Receiv Sample and Hold A/D Part BUY CODE PART NUMBER Capa Capa Resi Resi Resi Resi Resi	TE INFORMATION BLOCKS ON FINST SHEET # 31174-111 DESCHIPTION citor 2,2 µF (C1-C4) citor .01 µF (C5-12) citor .01 µF (C1-3-16) stor 33K (R1,2) stor 33K (R3,4)	DATE COMPLETION DATE UNIT COST COST COST	3-51-83 3-51-83 3-51-83 3-51-83 9-51-93 9-510-93 9-51	L-83 TACT (2) VENDOR (2)
EMBLY NO. 017/GROUP 017/GROUP 02 2 2 2 2 2 2 2 2 2 2 2 2 2	DESCRIPTION Zero-IF Sample and Hold A/ PART NUMBER	er Board Al0     aTY     BID NUMBER       # 31174-111     DESCHIPTION       DESCHIPTION     citor 2.2 μE (cl=c4)       citor 01 μF (c5-12)       citor 1000 pF (c13-16)       stor 33K (R3,4)       stor 33K (R5,6)	┝╍╍┥ <u>₩</u> <sub>┍</sub> ┃ │ │ │ │ │ │ │ │ │		VENDOR
017/CAOUP       01       01       01       01       02       03       04       04       05       07       07       08       09       09       01       01       02       03       04       05       07       08       09       01       02       03       04       04       05       07       08       09       01       02       03       04       05       05       06       07       07       08       09       01       02       03       04       04       05       07       08       08       09       01       01       02       03       04       04       05       05       06       07       07       08		DESCHIPTION Capacitor 2.2 µF (C1-C4) Capacitor .01 µF (C5-12) Capacitor 1000 pF (C13-16) Resistor 33K (R1,2) Resistor 33K (R3,4) Resistor 33K (R5.6)		н иг	VENDOR
GI         GI<		Capacitor 2.2 μF (C1=C4)         Capacitor .01 μF (C5=12)         Capacitor 1000 pF (C13=16)         Resistor 33K (R1, 2)         Resistor 33K (R3, 4)         Resistor 33K (R5.6)		IH	
		Capacitor 2.2 μF (C1-C4)         Capacitor .01 μF (C5-12)         Capacitor 1000 pF (C13-16)         Resistor 33K (R1, 2)         Resistor 3K (R3, 4)         Resistor 33K (R5.6)			
		Capacitor .01 µF (C5-12) Capacitor 1000 pF (C13-16) Resistor 33K (R1,2) Resistor 3K (R3,4) Resistor 33K (R5.6)			
		Capacitor 1000 pF (Cl3-16) Resistor 33K (Rl,2) Resistor 3K (R3,4) Resistor 33K (R5,6)			
		Resistor 33K (R1,2) Resistor 3K (R3,4) Resistor 33K (R5,6)			
		stor stor			
		stor			
		Resistor 4.7K (R7,8)			
		Resistor 20K (R9,10)			
		Resistor 8,2K (R11,12)			
		Resistor 100K (R13,14)			
		Resistor 10K (R15,16)			
		Resistor 62K (R17,18)			
		Resistor 100K (R19,20)			
		Resistor 1K (R21,22)			
		Resistor 200K (R23,24)			
		Precision Resistor 1K (R25-30)			
	IN5711	Diode (CR1-24)	·		
	7633FW503	Potentiometer 100K (R31-34)			Bourns
	8633FW103	Potentiometer 10K (R35,36)		8	Bourns
	LM 309K	5V Regulator (Ul)		2	National
21 3	LF 4 1 2MH	Dual OPAMP (U2-4)		Z	National
22 1	LM119J	Dual Comparator (U5)		Z	<u>National</u>
23 1	CD4013BE	Dual D Flip-Flop (U6)		- 24	RCA
24 1	CD4049UBE	Hex Inverter (U7)		2 	RCA
25 2	AD583KD	Sample and Hold (U8,9)			Analog Devices
26 2	ADC1211HCD	Analog to Digital Converter (Ull, 12)		Z	National

•

INFORMATION BLOCKS ON FIRST SNEET ONLY     INFORMATION BLOCKS ON FIRST SNEET ONLY $e^{131174-112}$ OT $e^{131174-112}$ OT $e^{131174-112}$ UNNT $e^{131174-112}$ UNNT $e^{131174-112}$ UNNT $e^{131174-112}$ UNNT $e^{131174-112}$ Extremete $e^{131174-112}$ Extended	H		FORT WAYNE	2E		LIST		PREPARED BY			D. J. Schwarz 3-21-83
Security Part 7 31174-112       OT       Bio Number       Description       According Addition         1       1       1       1       20003738       According Addition       According A					COMPLETE INFORMATION BLOCKS OF	N FIRST SHEET	ONLY	DATE			
Introduction and and workedMark accordMark 	ASSEI	NBLY NO.	Ma	SCRIPTION Compare and	er Board All QTV # 31174-112		ND COMPLETIC		NGINEE	RING	CONTACT (3)
14       Capacitor 0.1 wF (Cl-14)       C       Condition         2       Croudities $(a_{apact} - 1)^{\mu} (cl_{b-1}(b))$ Exc.         4       2316.1r-45       Ergent (11)       Ergent (11)         4       Sinvarshish       Amoli Select (110-13)       Ergent (110-13)         1       0.084.15C       Mattajter (114)       Ergent (115)         1       1.4008K       Select (110)       Ergent (115)         1       1.4008K       Select (1115)       Ergent (1115)         1       1.4008K       Select (1115)       Ergent (1115)         1       1.4008K       Ergent (1115)       Ergent (1115)         1       1.4008K       Ergent (1115)       Ergent (1115)         1       1.4008K       Ergent (1115)       Ergent (1115) <td< th=""><th>ŎŻ</th><th>0TY/GROU GI G2</th><th>N N N</th><th>PART NI</th><th></th><th></th><th>UNIT COST</th><th>EXTENDED COST</th><th>אור</th><th></th><th></th></td<>	ŎŻ	0TY/GROU GI G2	N N N	PART NI			UNIT COST	EXTENDED COST	אור		
2       Capacitor 1 µF (cl5-16)       8 Koh         1       2516.II-45       EPROM (IIS)       8 Koh         4       Statististi       Magnitude Comparator (IU6-9)       7 Koh         1       Sussististic       Man NB Salest (III-4)       7 Koh         1       Condorster       Mittipiter (U14)       7 Koh         1       Juanos       Sussistic structure (U15)       7 Koh         1       Juanos       Sussistic structure (U15)       7 Koh         1       Juanos       Sussistic structure (U15)       7 Koh         1       Suna       Heat Sink       7 Koh       7 Koh         1       Suna       Heat Sink       7 Koh       7 Koh         1       Suna       Suna       Heat Sink       7 Koh       7 Koh         1       Suna       Suna       Heat Sink       7 Koh       7 Koh         1       Suna       Suna       Heat Sink       7 Koh       7 Koh       7 Koh         1       Suna       Suna       Suna       7 Koh       7 Koh       7 Koh         1       Suna       Suna       Suna       7 Koh       7 Koh       7 Koh         1       Suna       Suna       7 Koh					Capacitor 0.1 wF (Cl=14)					┠─┼	
4       Cukutiste       Quad $n$ i arch $(u1-4)$ $k$ $k$ $4$ 2316AL-45       EPROM $(13)$ $k$ $k$ $k$ $4$ Statistic       Magnitude Comparator $(16-9)$ $k$ $k$ $k$ $4$ Cukutostistic       Manual $k$ $k$ $k$ $k$ $k$ $1$ $k$ $k$ $k$ $k$ $k$ $k$ $k$ $k$ $1$ $k$ <	· (	, c			Capacitor 1 uF (C15-16)						
1       2316.11-45       EPRON (115)       1       7evas         4       SNS41SAS1       Magntude Comparator (116-9)       1       7evas         1       0.0084.15C       Multipiter (110-13)       1       1         1       1.400%       SV Regulator (115)       1       1         1       1.400%       SO12B       Heat Sink       1       1         1       1.400%       1       1       1       1         1       1.400%       1       1       1       1         1       1.400%       1       1       1       1       1         1       1.400%       1       1       1       1       1       1         1       1.400%       1       1       1       1       1       1       1         1       1.400%       1       1       1       1       1		- 4		CD4076BE	Quad D Latch (U1-4)					$\rightarrow$	RCA
4       SN343851       Mentude Comparator (16-9)       7ea         1       cn4002388:       AND 08 select (110-13)       2       864         1       1       0084456       Multiplier (U14)       784         1       1       14309       50       9       864         1       1       14309       50       864       864         1       1       14309       50       9       9       864         1       50128       bear Sink       (115)       9       9       9       9         1       50128       bear Sink       (115)       9 <td></td> <td></td> <td></td> <td>2516.IL-45</td> <td></td> <td></td> <td></td> <td>_</td> <td></td> <td>-+</td> <td></td>				2516.IL-45				_		-+	
6       Cn4003/JBR       AND 08 Select (1110-13)         1       008H13/C       5V Regulator (114)         1       1       14309K         1       1       104309K         1       1       10         1       1       10         1       1       10         1       1       10         1       1       10         1       1       10         1       1       10         1       1       10         1       1       10         1       1       10         1       1       10         1       1       10         1       1       10         1       1       10         1       1       10         1       10       10         1       10       10         1       10       10         1       10       10         1	2	4		SN54LS85J	Magnitude Comparator (Ub-	-9)				-+	
1       00081.35C       miltiplier (Ui4)       1         1       1       1.4309K       5V Begilator (Ui15)       1         1       50128       Heat Sirk       1       1       1         1       1       1       1       1       1       1         1       1       1       1       1       1       1       1         1	ý	4		CD40257BE	AND OR Select (U10-13)					-	RCA
1       Lud300K       SV Regulator (115)         1       S012R       Beat Sink         1       F       F         1       F </td <td>7</td> <td>- 1</td> <td></td> <td>008HJ5C</td> <td>Multiplier (Ul4)</td> <td></td> <td></td> <td></td> <td></td> <td>-</td> <td>TRW</td>	7	- 1		008HJ5C	Multiplier (Ul4)					-	TRW
1       5012R       Heat Sink       1         1       1       1       1         1       1       1       1         1       1       1       1         1       1       1       1         1       1       1       1         1       1       1       1         1       1       1       1         1       1       1       1         1       1       1       1         1       1       1       1       1         1       1       1       1       1       1         1       1       1       1       1       1       1         1       1       1       1       1       1       1       1         1 </td <td>0</td> <td></td> <td></td> <td>LM309K</td> <td>5V Regulator (UL5)</td> <td></td> <td></td> <td></td> <td></td> <td>-</td> <td>National</td>	0			LM309K	5V Regulator (UL5)					-	National
	a			5012B	Heat Stink						Aavid Eng.
							-				
										_	
			-								
										_	
										-+	
										-+	
							-			_	

				COMPLETE INFORMATION BLOCKS ON FIRST SHEET ONLY	ירא	DATE		μ	3-21-83
SEN	ASSEMBLY NO.		DESCRIPTION Zero-IF Receiv Differentiator and DAC Part	er Board Al2 GTY BID NUMBER # 31174-113	BID COMPLETION DATE		GINEE	RING	ENGINEERING CONTACT (4)
Ö	QTY/GROUP G1 G2	MAKE- BUY CODE	PART NUMBER	DESCRIPTION	UNIT COST	EXTENDED COST		COWW HI BET	VENDOR
┠╍┥	2			Capacitor 2.2 µF (Cl-5)				-	
-	2							-+	
	1								
	2			.01 µF					
	2			1000					
	4						$\neg$		
	2			51K					
	2						$\left  \right $		
_	2								
	1		7633FW503	Potentiometer 50K (R13)			┝╼╼┥		Bourns
┝━╾┥	-			(R7)					
	-			Resistor 100K (R8)					
			CD4011BE	Quad NAND Gate (U1)				-	RCA
			CD4030BE	Quad XOR Gate (U2-4)					RCA
	3		CD 4008BF	4-Bit Adder (U5-10)				_	RCA
	6		CD4042BE	Quad D Latch (U11-13)					RCA
	3		MC74HC175	Quad D Flip-Flop (U14-16)					Motorola
┝──┥			DAC1221LCN	12-Bit D to A Converter (U17)			┝──┥		National
	1		TL074MJ	Quad OPAMP (U18)					Texas Inst.
				i					
┝──┥							$\left  - \right $		
┝──┥							┝─┥	$\vdash$	
┝──┥							$\vdash$	$\vdash$	
-+							-+		
							_		

COMPLIE MEGNALITION RECORD         COMPLIE MEGNALITIA         ATT			THOUT	IFUMI WAYNE	NE 19101	<b>BID PARTS</b>	TS LIST		PREPARED BY	B۲ –		4	. I. Schwarz
Stater vo.     Description     Zero-IF Reactore Bart # 31174-114     OT     Dow     Dure     Training Circuits Part # 31174-114     OT     Dow     Dure     Training Circuits Part # 31174-114     Description     Descripti						E INFORMATION	CKS ON FIRST SHE	ET ONLY	DA			4	21-83
OPTV-GROME INTMARE LOUNDED INTMARE 	ASSI	BMB	ILY NO.		n g	<pre>r Board A13 # 31174-114</pre>			TION DATE	ENG	INEEP	DNI	
1         14304x         5x kegulator (u1)         64         64           1         C040490B         bex inverter (u2) $0$ $0$ $0$ 1         C04013BC         baal 4"Bit Shift Register (u4) $0$ $0$ $0$ 1         Status 56.1 $5$ -Bit Shift Register (u4) $0$ $0$ $0$ $0$ 1         Status 50.13BC         Daal 0 Flip-Flop (U5-B) $0$ $0$ $0$ $0$ $0$ 1         Kordeoli3BC         Daal 0 Flip-Flop (U5-B) $0$ $0$ $0$ $0$ $0$ $0$ 1         Kordeoli3BC         Daal 0 NND Gate (U1) $0$ <	NO.	6	ry/GROUP		PART NUMBER	DESCRIPTI	NO	UNIT COST	EXTEND				VENDOR
1       Cp4049B       Hax Inverter (U2)       Mail 4-Bit Shift Register (U4)       Kod         1       SN54L3961 $\Sigma$ Bit Shift Register (U4)       Rod         1       SN54L3961 $\Sigma$ Bit Shift Register (U4)       Rod         1       SN54L3061 $Daal D Fliq-Flop (U5-B)$ Rod         1       Mail 4-Bit Shift Register (U4)       Rod       Rod         1       JM322000       3.3 Mit. Grystel 0scillator (Y1)       Rod       Rod         1       JM322000       3.4 Mit. Grystel 0scillator (Y1)       Rod       Rod         1       JM322000       3.4 Mit. Grystel 0scillator (Y1)       Rod       Rod         2       SN54LS09J       Quad AND Gate (U12,U13)       Rod       Rod       Rod         1       SN54LS09J       Quad AND Gate (U12,U13)       Rod       Rod       Rod         1       SN54LS09J       Quad AND Gate (U12,U13)       Rod       Rod       Rod         1       Ros       SN54LS09J       Quad AND Gate (U12,U13)       Rod       Rod       Rod         1       Ros       SN54LS09J       Quad CAD       Ros       Rod       Rod       Rod         1       Ros       Ros       Ros       Ros       Ros	_				1M309K	5V Regulator (Ul)				┝─┼	$\vdash$		<u>National</u>
1         C040138E         hanl 4-Rit Register (ui)         exat           1         SN54.596J $5-Rit Shift Register (ui)$ $1$ $1$ 1         SN54.596J $5-Rit Shift Register (ui)$ $1$ $1$ 1         C.04013BE         hasl D Flip-Flop (U5-8) $1$ $1$ 1         NG74654017         becade Counter (ui) $1$ $1$ 1         NS55000 $3.2$ Mfb Crystal $0scillator (Yl)$ $1$ $1$ 1         SN545003         Quad Nub Gate (U1) $1$	2				CD4049UB	Hex Inverter (U2)							BCA
1       SNS4LS96J $\overline{FRIT}$ Register (u4)       Tavas         4       C040138E       Dual D Filp-Flop (U5-8)       Rel         1       KC748C4017       Recade Counter (U9)       Notes       Recade         1       KC748C4017       Recade Counter (U9)       3.2 Miz Crystal Gec1llator (Y1)       House       Recade         1       SNS4LS903       Quad MND Gate (U10)       3.2 Miz Crystal Gec1llator (Y1)       House       House         1       SNS4LS903       Quad MND Gate (U10)       Resistor 10M (M1)       Favas       Favas         2       SNS4LS933       Quad OR Gate (U12)       Resistor 10M (M1)       Favas       Favas         1       N       SNS4LS933       Quad OR Gate (U12,U13)       F       Favas         1       N       SNS4LS933       Quad OR Gate (U12,U13)       F       Favas         1       N       Resistor 10M (R1)       Resistor 10M (R1)       F       Favas         1       N       Easterst 20K (R3)       Resistor 20K (R1)       F       F         1       N       Easterst 20K (R3)       Resistor 20K (R1)       F       F         1       N       Easterst 20K (R3)       Resistor 20K (R1)       F       F <t< td=""><td>m</td><td></td><td></td><th></th><td>CD4015BE</td><td></td><td></td><td></td><td>+</td><td>_</td><td></td><td>-</td><td>RCA</td></t<>	m				CD4015BE				+	_		-	RCA
4         CD4013BE         Data D Flip-Flop (U5-8)         A         RCA           1 $MC74464017$ $Becade Gounter (U9)$ $Mc74464017$ $Mecade Gounter (U9)$ $Mecade Gounter (U0)$ $Mecade Gounter (U1)$ $Mecad Gounter (U$	4	-			C96242805	5-Bit Shift Register	(14)		-	-	$\rightarrow$		
I $MC3'4HC4017$ Decade Counter (U9)       Mc000 $3.2$ Wire Crystal Oscillator (Y1)       Mc00 $M03.2000$ $3.2$ Wire Crystal Oscillator (Y1)       Mc00 $M03.2000$ $M02.2000$ $M02.20000$ $M02.2000000$ $M02.200000000$	S				CD4013BE	Dual D Flip-Flop (U5-	-8)			-+		-+	RCA
1       JAN3.2000 $3.2$ Mir Crystal Oscillator (Y1)       JAN         1       SN54LS00J       Quad MND Gate (U10)       Tavas         2       SN54LS01       Quad AND Gate (U11)       Tavas         2       SN54LS02J       Quad AND Gate (U12, U13)       Paras         1       SN54LS02J       Quad OK Gate (U12, U13)       Paras         2       SN54LS02J       Quad OK Gate (U12, U13)       Paras         1       Paras       Resistor 10M (R1)       Paras         1       Paras       Resistor 210M (R1)       Paras         1       Paras       Paras <t< td=""><td>و</td><td></td><td></td><th></th><td>MC74HC4017</td><td></td><td></td><td></td><td></td><td><math>\dashv</math></td><td>-</td><td></td><td>Motorola</td></t<>	و				MC74HC4017					$\dashv$	-		Motorola
1       SNS4LS00J       Quad MND Gate (U10)       Taxas         2       SNS4LS08J       Quad AD Gate (U11) $\Box$ $\Box$ 2       SNS4LS08J       Quad AD Gate (U11) $\Box$ $\Box$ 1       SNS4LS03J       Quad AD Gate (U11) $\Box$ $\Box$ 2       SNS4LS03J       Quad AD Gate (U12, U13) $\Box$ $\Box$ $\Box$ 1       E       SNS4LS03J       Quad AD Gate (U12, U13) $\Box$ $\Box$ $\Box$ 1       E       E       Resistor 5100 (R2)       Resistor 200 (R3) $\Box$ $\Box$ $\Box$ 1       E       E       Capacitor 1 $F$ (C1) $\Box$ $\Box$ $\Box$ $\Box$ 1       E       E       Capacitor 2.2 $\mu F$ (C2-8) $\Box$ $\Box$ $\Box$ $\Box$ 1       D       D       Capacitor 1.5 $F$ (C10) $\Box$ $\Box$ $\Box$ $\Box$ $\Box$ 1       D       D       D $\Box$	7	-			JAN3.2000					$\dashv$			JAN
1       SN54L508J       Quad AND Gate (U11) $(11)$ 2       SN54L532J       Quad OR Gate (U12,U13) $(11)$ 1       N       Resistor 10M (R1) $(12)$ 1       Resistor 5100 (R2)       Resistor 5100 (R2) $(12)$ 1       Resistor 220K (R3) $(12)$ $(12)$ 7       Resistor 220K (R3) $(12)$ $(12)$ 1       Capacitor 1 $\mu F$ (C1) $(12)$ $(12)$ 1       Resistor 220K (R3) $(12)$ $(12)$ 1       Capacitor 1 $\mu F$ (C1) $(12)$ $(12)$ 1       MC9376       Variable Capacitor 9-50 $\mu F$ (C1) $(12)$ 1       MC9376       Variable Capacitor 9-50 $\mu F$ (C1) $(12)$ 1       MC9376       Variable Capacitor 9-50 $\mu F$ (C1) $(12)$	80	-			SN54LS00J	NAND Gate					_		
2       SN34LS32J       Quad OR Gate (U12,U13)       No.         1       Resistor JOM (R1)       Resistor S100, (R2)       No.         1       Resistor S100, (R2)       Resistor S100, (R2)       No.         1       Resistor S100, (R2)       Resistor S100, (R1)       No.         1       Resistor S100, (R2)       Resistor S100, (R1)       No.         1       Capacitor 1 $_{\rm DF}$ (C1)       No.       No.         1       Capacitor 1 $_{\rm DF}$ (C1)       No.       No.         1       Capacitor 1 $_{\rm DF}$ (C1)       No.       No.         1       Jucgafe       Variable Capacitor 9-50 $_{\rm DF}$ (C1)       No.         1       Jucgafe       Variable Capacitor 9-50 $_{\rm DF}$ (C1)       No.         1       Jucgafe       Variable Capacitor 9-50 $_{\rm DF}$ (C1)       No.         1       Jucgafe       Variable Capacitor 9-50 $_{\rm DF}$ (C1)       No.         1       Jucgafe       Variable Capacitor 9-50 $_{\rm DF}$ (C1)       No.       No.         1       Jucgafe       Variable Capacitor 9-50 $_{\rm DF}$ (C1)       No.       No.         1       Jucgafe       Variable Capacitor 9-50 $_{\rm DF}$ (C1)       No.       No.         1       No.       No.       No.	6	-			SN54LS08J	Quad AND Gate (U11)						_	Texas Inst.
1       Resistor JOM (R1)         1       Resistor 5100 (R2)         1       Resistor 220K (R3)         1       Resistor 220K (R3)         1       Capacitor 1 $\mu F$ (C1)         7       Capacitor 2.2 $\mu F$ (C2-8)         1       Capacitor 1 $\mu F$ (C1)         1       Capacitor 1 $\mu F$ (C1)         1       Capacitor 1 $\mu F$ (C1)         1       Juce 1         1       Juce 1 <td>10</td> <td>7</td> <td></td> <th></th> <td>SN54LS32J</td> <td>Quad OR Gate (U12,U1)</td> <td></td> <td></td> <td></td> <td></td> <td>_</td> <td></td> <td>Texas Inst.</td>	10	7			SN54LS32J	Quad OR Gate (U12,U1)					_		Texas Inst.
1       Resistor 5100 (R2)         1       Resistor 220K (R3)         1       Capacitor 1 $\mu$ F (C1)         7       Capacitor 2.2 $\mu$ F (C2-8)         1       Capacitor 1.5 $\mu$ F (C2-8)         1       Capacitor 1.5 $\mu$ F (C10)         1       JMC9376         1       JMC9376         1       JMC91         1       JMC91         1       JMC91	11	~								$\rightarrow$	$\rightarrow$		
1       Resistor 220K (R3)       Resistor 220K (R3)         7       Capacitor 1 $\mu$ F (C1)       Capacitor 2.2 $\mu$ F (C2-8)         1       Capacitor 2.2 $\mu$ F (C2-8)       Capacitor 2.2 $\mu$ F (C1)         1       Capacitor 15 $\mu$ F (C10)       Capacitor 15 $\mu$ F (C10)         1       JMC9376       Variable Capacitor 9-50 $\mu$ F (C11)         1       JMC9376       Variable Capacitor 9-50 $\mu$ F (C11)	12	-		_		5100				$\dashv$		_	
1       Capacitor 1 $\mu$ (Cl)         7       Capacitor 2.2 $\mu$ (C2-8)         1       Capacitor 33 $p$ (C9)         1       Capacitor 15 $p$ (C10)         1       JMC9376         1       Variable Capacitor 9-50 $p$ (C11)         1       MC9376	13	-				220K				$\dashv$	-+	$ \rightarrow $	
7       7       Capacitor 2.2 $\mu$ (C2-8)       1         1       1       Capacitor 33 $\mu$ (C9)       1         1       1       Capacitor 15 $\mu$ (C10)       1         1       1       JMC9376       Variable Capacitor 9-50 $\mu$ (C11)       1         1       1       JMC9376       Variable Capacitor 9-50 $\mu$ (C11)       1         1       1       JMC9376       Variable Capacitor 9-50 $\mu$ (C11)       1         1       1       JMC9376       Variable Capacitor 9-50 $\mu$ (C11)       1       1         1       1       JMC9376       Variable Capacitor 9-50 $\mu$ (C11)       1       1       1	14	-				Capacitor 1 µF (C1)						-	
1       capacitor 33 pF (C9)         1       Capacitor 15 pF (C10)         1       JMC9376         1       JMC917	15	-					-8)			-+			
1       1       Capacitor 15 pF (CIO)       1       1         1       JMC9376       Variable Capacitor 9-50 pF (CII)       1       1         1       1       1       1       1       1       1         1       1       1       1       1       1       1       1         1	16					33 pF							
1       JMC9376       Variable Capacitor 9-50 pF (CI1)         1       JMC9376       Variable Capacitor 9-50 pF (CI1)         1       Image: Comparison of the comparison of	17	1				15 pF							
	18	-			JMC9376		-50 pF (C11)		-				Johanson
										-+			
										-+		-	
										-	_		

	IMPLICIT REAL*8 (A-H,O-Z) 
	INTEGER*4 NPHA(9), KADA(9) INTEGER*4 KATD COMPLEX*8 SL(5), HK(5), YK(5), ET(5, 5), U(5), YK1(5), ETJ, CXMJ COMPLEX*8 SUMJ, XMJC, DTSC, TDXC, DDTSC, TTDXC
C	COMPLEX*8 TJ1(5),CTMJ,SUMT,TJ(5) DIMENSION SRMJ(20),SR(20) COMMON /RAND/IIO,II1
000	ZERO IF SIMULATION PROGRAM
00000	<u>INPUT VARIABLES:</u> DF = FM FREQUENCY DEVIATION FOD = CARRIER FREQUENCY OFFSET DIFFERENCE TAI = I CHANNEL PHASE OFFSET
000000	TAQ = Q CHANNEL PHASE OFFSET TRC = TIME CONSTANT FOR MODULATION FILTER DTS = A/D SAMPLING RATE
0000	KAD = NUMBER OF A/D BITS FOR I AND Q SIGNALS <u>NPH = NUMBER OF PHASE QUANTIZATION LEVELS</u> ND = NUMBER OF DATA SAMPLES VARN = VARIANCE OF NOISE MODULATION
- <del>C</del>	WRITE(1,1)
<u>1</u> C	FORMAT(1X, 'SIN WAVE RUN') IP=1 THEN DEBUG PRINTOUT.
С 	IP=1 
ç	IIO=1 DF (KHZ) <del>FOD (KHZ)</del>
000	TAL (RADIANS) TAQ (RADIANS)
	DF=5.0 FOD=0.0
-503	WRITE(1, 503)DF, FOD, TAI, TAQ - FORMAT(1X, 'DF=', E12, 4, 2X, 'FOD=', E12, 4, 2X,
с	1'TAI=',E12.4,2X,'TAQ=',E12.4) _TRC_(MILLISEC)
	TRC≈0. 053 VARN=1. 0
	<u>NPHA(1)=2</u> NPHA(2)=4
•	NPHA(3)≈8 <del>NPHA(3)≈16</del>
	NPHA(5)=32 NPHA(6)=64
	NPHA(7)≈120 NPHA(8)≈256 NPHA(9)≈512
	KADA(1)≈2 KADA(2)≈4
	KADA(3)=6 KADA(4)=8
<u>.                                    </u>	KADA(5)=12 KADA(6)=13
	KADA(7)=10 KADA(8)=11
С	$KADA(9) \approx 1P$
	- ADTS(1)≈.05
	ADTS(3)≈.025 ADTS(4)≈.0125
	ADTS(5)= 00425 _IND(1)=2000
	IND(5)=2000 IND(3)=2000
	- <del>IND(2)=2000</del> IND(4)=2000
<u></u>	
Č	

	DTS=ADTS(11)
	ND=IND(II)
504	
	1E12. 4, 1X, 'ND=', I5, 1X, 'DTS=', E12. 4)
	DO 1997 12:6,8 NPH≈NPHA(12)
	DD 1998 13-1.2
	KAD≈KADA(I3) WRITE(1,999)NPH,KAD
<del></del>	WRITE(1) 777)NED HD FORMAT(1X, 'NPH=', 15, 5X, 'KAD=', 15)
	TMJ1=0.0D0
	PIE=4.0D0*DATAN(1.0D0) PIE2=8.0D0*DATAN(1.0D0)
	DCXM1=0.0DO
	<u>EDC1=0.0D0</u> SM21=0.0D0
	SE21=0.0D0
	DO 101 IZ=:1,20
	SR(IZ)=0.0D0 SRMJ(IZ)≈0.0D0
	CONTINUE
ç	
ç	
00000000000000000000000000000000000000	4 POLE BUTTERWORTH LOW PASS FILTER
Ĉ	CHARACTERISTICS FB(3 DB POINT)=5KH7
<u> </u>	SL1.SL2.SL3.SL4 ARE THE LHP POLE LOCATIONS FOR THE FILTER. HK1, HK2, HK3, HK4 ARE THE
č	COMPLEX PARTIAL FRACTION EXPANSION COEFFICIENTS.
Č	
	FB=4.0D0 WRITE(1,571)FB
571	FORMAT ('FB=', 2X, F10, 3)
	WB=2,0D0*PIF*FB SL(1)=(-0.3827,0.9239)
	── <del>SL(2)≈(~0.4237,0.3827)</del>
	SL(3)=(-0,9239,-0,3827) SL(4)=(-0,3827,-0,9239)
	$\frac{-32(4)-(-0.382)}{-0.4619,0.1913}$
	HK(2)=(0.4619,-1.1151) HK(3)=(0.4619,1.1151)
	$\frac{HK(3)=(0, 4619, 1, 1151)}{HK(4)=(-0, 4619, -0, 1913)}$
ç	
č	
č	FM=1KHZ SINEWAVE
	FM=1,013
C	BETA = DATAN(PIE*FM*DTS)
<u>-e</u>	-BETA =0.0
C C	
<u> </u>	DELAY CALCULATIONS FOR 4-POLI
C C	BUTTERWORTH FILTER
č	
	₩≔FM/FB ──SUMD=0.0
	DD 400 I = 1, 4
	SGL=REAL(SL(I)) GL=AINAG(SL(I))
	TDL=SGL/(SGL*SGL+(W-GL)*(W-GL))
400	SUMD= IDL +SUND
400	TOL=-SUND/NB
· · ·	IF(IP)EQ.1)WRITE(1,401)TDL

	·
401	FORMAT( / TDL= /, E20. 8)
<del>с</del>	
···	DTSC=CMPLX(SNGL(DTS),0.0) DD 30 I=1,4
с	MULTIPLY BY WB TO UNNORMALIZE POLES DDTSC=SL(I)+DTSC+WB
с	HK(I)=HK(I)+WB
	<del>- DO 20 J=1, 4</del>
	IF(J.EQ.I)ET(I,J)=CEXP(DDTSC) IF(J.NE.I)ET(I,J)=(0.0,0.0)
19	IF(IP.EQ.1)WRITE(1,19)ET(I,J),I,J FORMAT('ET≕(',E20.8,',',E20.8,')',5X,'I=',I2,5X,'J=',I2)
20	$\frac{\text{CONTINUE}}{\text{YK1}(1) = (0, 0, 0)}$
	U(I) = (1, 0, 0, 0)
ç	
30	CONTINUE
<u>c</u>	
с С	
<u> </u>	DO 100 I=1, ND
<u> </u>	
С. —	GENERATE I AND Q SIGNAL TMJ=DSIN(P]E2*FM*XTJ)
	TMJT=DSIN(2*PIE*FM*XTJ-BETA) IF(IP.EQ.1)WRITE(1,602)TMJ
602	FORMAT(1X, 'TMJ=', E20.8) PTJ=(DF/FM)*(1.0D0-COS(PIE2*FM*XTJ))
	ARG=PIE2*FOI>*XTJ+PTJ
	XIJ=DCDS(AR&+TAI) <u>YQJ=1. 0D0*DSIN(ARG+TAQ)</u>
506	IF(IP,EQ.1)WRITE(1,506)XIJ,YQJ FORMAT(1X,'XIJ=',E12.4,5X,'YQJ=',E12.4)
	DEMODULATION OF I AND Q SIGNALS
- <u>c</u>	A/D QUANTIZATION OF I AND Q SIGNALS
	IXJ=KATD(XIJ, 1. ODO, KAD) -LQJ=KATD(YQJ, 1. ODO, KAD)
607	IF(IP, EQ. 1)WRITE(1, 507)IXJ, LQJ
507 C	FORMAT(1X, 'IXJ=', I6, 5X, 'LQJ=', I6) ESTIMATE OF PHASE USING VECTOR METHOD
C	MI=IABS(IXJ)
	MQ=IABS(LQV) IPK=2. DO**KAD
505	- IF (IP: EQ: 1) WRITE (1, 505) IPK, MI, MQ, NPH
	FORMAT(1X, 'IPK=', I4, 2X, 'MI=', I5, 2X, 'MQ=', I5, 2X, 'NPH=', I5) CALL_VEPAC(MI, MQ, NPH, KAD, ETA)
502	IF(IP, EQ. 1)WRITE(1, 502)ETA FORMAT(1X, 'ETA=',E12,4)
с	THETA=ETA TEST I AND Q CHANNELS FOR PHASE QUADRANT
	IF(IXJ.CT.O)GC TO 200 ETA=PIE+THETA
	IF (LQJ. GT. 0) ETA=PIE-THETA
200	GD TD 201 ETA=PIE2-THETA
201	IF (LQJ. CT. O)ETA=THETA CONTINUE
501	ÎF(ÎP,ÊQ,1)WRITE(1,501)ETA FORMAT(1X,'FTA=',E12,4)
	IF(DABS(ETA-ETA1).LT.PIE)GD TO 210 IF(ETA.GT.EJA1)DELTA=DELTA-PIE2
	IF(ETA.GT.ETA1)GD TD 210 DELTA=DELTA+PIE2
210	CONTINUE XMJ=DELTA/(PIE2*DF*DTS)
-213-	IF (IP, EQ. 1) URITE (1, 213) XMJ
~ T.J	

.

-

<u> </u>	ETA1=ETA
000	
0000000	LOW-PASS FILTERING OF DIFFERENCE SIGNAL USING 4-POLE BUTTERWORTH FILTER.
C C	
	DD 230 IJ=1,4 ETJ=(0.0,0.()
c	
220	DD 220 JJ=1.4 ETJ=ET(IJ,JJ)*YK1(JJ)+ETJ CONTINUE
221 C	IF(IP.EQ. 1)WRITE(1,221)ETJ FORMAT('ETJ=(',E20.8,',',E20.8,')')
·	
<del>222</del> 230	<del>- FORMAT('YK=(',E20.8,',',E20.8,')') CONTINUE</del> IF(IP.EQ.1)WRITE(1,231)
231	FORMAT( 230 LOOP COMPLETED )
C C C	
00000000	LOW-PASS FILTERING OF REFERENCE SIGNAL TO COMPARE WITH LOW-PASS FILTERED DIFFERENCE SIGNAL.
CC	<u>DD 330 IJ≕1,4</u>
ç	ETJ=(Q. 0, 0. 0)
	DD 320 JJ=1,4 ETJ=ET(IJ,JJ)*TJ1(JJ)+ETJ
320 C C	CONTINUE
	TMJC=CMPLX(SNGL(TMJT),0.0) TJ(IJ)=TMJC*HX(IJ)+ETJ CONTINUE
C C	
С	SUMJ=(0.0,0.0) SUMT=(0.0,0.0)
CCC	· · ·
<u>.                                    </u>	DD 240 IJ=1,4 YK1(IJ)=YK(JJ)
242	IF(IP.EQ.1)WRITE(1,242)YK1(IJ) FORMAT('YK1=(',E20.8,',',E20.8,')')
<b>-</b>	
<del>240</del> 241	CONTINUE IF(IP.EQ.1)WRITE(1,241) FORMAT('240 LOOP COMPLETED')
241 C C	
<u> </u>	TMJX=REAL(GUMT)*DTS XMJ=REAL(SUMJ)*DTS
с С20	<del>WRITE(1,620)XTJ,TMJT,TMJX</del> FORMAT(1X,'XTJ=',E12,4,4X,'TMJT=',E12,4,4X,'TMJX=',E12,4) _IF(IP,EQ,1)WRITE(1,211)SUMJ
211 C C	FORMAT('SUMJ=('É20.8,',',É20.8,')') CALCULATE ESTIMATE DE MEAN
C C	FOR DEMODULATED DATA TO CORRECT

	NMX=20
	CALL SFTR(XMJ,SR,NMX) XMDC=(XMJ-SR(NMX))/FLOAT(NMX)+XMDC1
	XMDC1=XMDC
0	
	XMJP=XMJ IF(IP.EQ.1)WRITE(1,150)XMDC,XMJ,TMJ,SR(NMX)
150	FORMAT(1X, 'XMDC=', E20. 8, 5X, 'XMJ=', E20. 8, 5X, 'TMJ=', E20. 8,
	15X; 'SR(NMX)=', E20. 8)
E	CALCULATE ERROR DIFFERENCE
<u>.</u>	
160	EXM=XMJP-TMJX
153	IF(IP,EQ.1)WRITE(1.153)XMJP,TMJX,EXM FORMAT('XMJP=',E20.8,5X,'TMJX=',E20.8,5X,'EXM=',E20.8)
	GO TO 100
<u> </u>	
3	CALCULATE MEAN AND VARIANCE OF MODULATION VARIABLES FOR SIGNAL
<del>;</del>	PLUS DISTORTION TO DISTORTION RATIO
5	
	IF(I_LT_NMX_)GD_TD_100
	NI=I-NMX1 XNI=FLOAT(NI)
	IF(IP, EQ, 1)WRITE(1, 302)XNI
302	FORMAT(1X, XNI=', E20.8) DCXM=XMJP/XNI+XNI1*DCXM1/XNI
	DCXM=XMJP/XN1+XN11*DCXM1/XN1 DCXM1=DCXM
	EDC=EXM/XNI+XNI1*EDC1/XNI
	EDC1=EDC
	XM2=XMJP**2 SM2=XM2/XN1+XNI1*SM21/XNI
	EM2=EXM**2
	SE2=EM2/XNJ+XNI1*SE21/XNI
	SM21=SM2
100	SE21=SE2
	WRITE(1,303)FM
	GO TO 175
	GO TO 175/
	GD TD 175 CALCULATE (S+D)/D RATIO
	CALCULATE (S+D)/D RATIO
	CALCULATE (S+D)/D RATIO VARM=SM2-(DCXM**2) VARE=SE2-(EDC**2)
	CALCULATE (S+D)/D RATID VARM=SM2-(DCXM**2) VARE=SE2-(EDC**2) WRITE(1, 301) VARM, VARE
	CALCULATE (S+D)/D RATIO VARM=SM2-(DCXM**2) VARE=SE2-(EDC**2) WRITE(1, 301)VARM, VARE FORMAT(1X, 'VARM=', E20, 8, 5X, 'VARE=', E20, 8)
	CALCULATE (S+D)/D RATID VARM=SM2-(DCXM**2) VARE=SE2-(EDC**2) WRITE(1, 301)VARM, VARE FORMAT(1X, 'VARM=', E20. 8, 5X, 'VARE=', E20. 8) SDR=10. 0D0*DLUG10(VARM/VARE)
301	CALCULATE (S+D)/D RATID VARM=SM2-(DCXM**2) VARE=SE2-(EDC**2) WRITE(1,30))VARM, VARE FORMAT(1X, 'VARM=',E20.8,5X, 'VARE=',E20.8) SDR=10.0D0*DLUG10(VARM/VARE) WRITE(1,300)SDR FORMAT(1X, 'SDR(DB)=',E20.8)
301	CALCULATE (S+D)/D RATID VARM=SM2-(DCXM**2) VARE=SE2-(EDC**2) WRITE(1, 301)VARM, VARE FORMAT(1X, 'VARM=', E20. 8, 5X, 'VARE=', E20. 8) SDR=10. ODO*DLUGIO(VARM/VARE) WRITE(1, 300)SDR FORMAT(1X, 'SDR(DB)=', E20. 8) CONTINUE
301 300 175	CALCULATE (S+D)/D RATIO VARM=SM2-(DCXM**2) VARE=SE2-(EDC**2) WRITE(1, 301)VARM, VARE FORMAT(1X, 'VARM=', E20. 8, 5X, 'VARE=', E20. 8) SDR=I0. ODO*DLUGIO(VARM/VARE) WRITE(1, 300)SDR FORMAT(1X, 'SDR(DB)=', E20. 8) CONTINUE WRITE(1, 978)
301 301 175 778	CALCULATE (S+D)/D RATID VARM=SM2-(DCXM**2) VARE=SE2-(EDC**2) WRITE(1, 301)VARM, VARE FORMAT(1X, 'VARM=', E20. 8, 5X, 'VARE=', E20. 8) SDR=10. ODO*DLUGIO(VARM/VARE) WRITE(1, 300)SDR FORMAT(1X, 'SDR(DB)=', E20. 8) CONTINUE
301 301 175 778 1798	CALCULATE (S+D)/D RATIO VARM=SM2-(DCXM**2) VARE=SE2-(EDC**2) WRITE(1, 30) VARM, VARE FORMAT(1X, 'VARM=', E20, 8, 5X, 'VARE=', E20, 8) SDR=10. ODO*DLOGIO(VARM/VARE) WRITE(1, 300) SDR FORMAT(1X, 'SDR(DB)=', E20, 8) CONTINUE WRITE(1, 978) FORMAT(1H1) CONTINUE CONTINUE
301 301 175 778 1798 1798	CALCULATE (S+D)/D RATIO VARM=SM2-(DCXM**2) VARE=SE2-(EDC**2) WRITE(1, 30))VARM, VARE FORMAT(1X, 'VARM=', E20. 8, 5X, 'VARE=', E20. 8) SDR=10. ODO*DLOGIO(VARM/VARE) WRITE(1, 300)SDR FORMAT(1X, 'SDR(DB)=', E20. 8) CONTINUE WRITE(1, 998) FORMAT(1H1) CONTINUE
301 301 175 778 1798	CALCULATE (S+D)/D RATIO VARM=SM2-(DCXM**2) VARE=SE2-(EDC**2) WRITE(1, 30) VARM, VARE FORMAT(1X, 'VARM=', E20, 8, 5X, 'VARE=', E20, 8) SDR=10. ODO*DLOGIO(VARM/VARE) WRITE(1, 300)SDR FORMAT(1X, 'SDR(DB)=', E20, 8) CONTINUE WRITE(1, 978) FORMAT(1H1) CONTINUE CONTINUE
301 301 175 778 1798	CALCULATE (S+D)/D RATIO VARM=SM2-(DCXM**2) VARE=SE2-(EDC**2) WRITE(1, 30) VARM, VARE FORMAT(1X, 'VARM=', E20, 8, 5X, 'VARE=', E20, 8) SDR=10. ODO*DLOGIO(VARM/VARE) WRITE(1, 300)SDR FORMAT(1X, 'SDR(DB)=', E20, 8) CONTINUE WRITE(1, 978) FORMAT(1H1) CONTINUE CONTINUE
301 301 175 778 1798 1798	CALCULATE (S+D)/D RATIO VARM=SM2-(DCXM**2) VARE=SE2-(EDC**2) WRITE(1, 30) VARM, VARE FORMAT(1X, 'VARM=', E20, 8, 5X, 'VARE=', E20, 8) SDR=10. ODO*DLOGIO(VARM/VARE) WRITE(1, 300)SDR FORMAT(1X, 'SDR(DB)=', E20, 8) CONTINUE WRITE(1, 978) FORMAT(1H1) CONTINUE CONTINUE
301 301 175 778 1798 1798	CALCULATE (S+D)/D RATIO VARM=SM2-(DCXM**2) VARE=SE2-(EDC**2) WRITE(1, 30) VARM, VARE FORMAT(1X, 'VARM=', E20, 8, 5X, 'VARE=', E20, 8) SDR=10. ODO*DLOGIO(VARM/VARE) WRITE(1, 300)SDR FORMAT(1X, 'SDR(DB)=', E20, 8) CONTINUE WRITE(1, 978) FORMAT(1H1) CONTINUE CONTINUE
301 301 175 778 1798	CALCULATE (S+D)/D RATIO VARM=SM2-(DCXM**2) VARE=SE2-(EDC**2) WRITE(1, 30) VARM, VARE FORMAT(1X, 'VARM=', E20, 8, 5X, 'VARE=', E20, 8) SDR=10. ODO*DLOGIO(VARM/VARE) WRITE(1, 300)SDR FORMAT(1X, 'SDR(DB)=', E20, 8) CONTINUE WRITE(1, 978) FORMAT(1H1) CONTINUE CONTINUE
301 301 175 798 1998	CALCULATE (S+D)/D RATIO VARM=SM2-(DCXM**2) VARE=SE2-(EDC**2) WRITE(1, 30) VARM, VARE FORMAT(1X, 'VARM=', E20, 8, 5X, 'VARE=', E20, 8) SDR=10. ODO*DLOGIO(VARM/VARE) WRITE(1, 300)SDR FORMAT(1X, 'SDR(DB)=', E20, 8) CONTINUE WRITE(1, 978) FORMAT(1H1) CONTINUE CONTINUE
301 301 175 798 1998	CALCULATE (S+D)/D RATIO VARM=SM2-(DCXM**2) VARE=SE2-(EDC**2) WRITE(1, 30) VARM, VARE FORMAT(1X, 'VARM=', E20, 8, 5X, 'VARE=', E20, 8) SDR=10. ODO*DLOGIO(VARM/VARE) WRITE(1, 300) SDR FORMAT(1X, 'SDR(DB)=', E20, 8) CONTINUE WRITE(1, 978) FORMAT(1H1) CONTINUE CONTINUE
301 301 301 175 798 1999 2000	CALCULATE (S+D)/D RATIO VARM=SM2-(DCXM**2) VARE=SE2-(EDC**2) WRITE(1, 30) VARM, VARE FORMAT(1X, 'VARM=', E20, 8, 5X, 'VARE=', E20, 8) SDR=10. ODO*DLOGIO(VARM/VARE) WRITE(1, 300) SDR FORMAT(1X, 'SDR(DB)=', E20, 8) CONTINUE WRITE(1, 978) FORMAT(1H1) CONTINUE CONTINUE
301 301 175 798 1998	CALCULATE (S+D)/D RATIO VARM=SM2-(DCXM**2) VARE=SE2-(EDC**2) WRITE(1, 30) VARM, VARE FORMAT(1X, 'VARM=', E20, 8, 5X, 'VARE=', E20, 8) SDR=10. ODO*DLOGIO(VARM/VARE) WRITE(1, 300) SDR FORMAT(1X, 'SDR(DB)=', E20, 8) CONTINUE WRITE(1, 978) FORMAT(1H1) CONTINUE CONTINUE
301 301 175 798 1998	CALCULATE (S+D)/D RATIO VARM=SM2-(DCXM**2) VARE=SE2-(EDC**2) WRITE(1, 30) VARM, VARE FORMAT(1X, 'VARM=', E20, 8, 5X, 'VARE=', E20, 8) SDR=10. ODO*DLOGIO(VARM/VARE) WRITE(1, 300) SDR FORMAT(1X, 'SDR(DB)=', E20, 8) CONTINUE WRITE(1, 978) FORMAT(1H1) CONTINUE CONTINUE
301 301 175 798 1998	CALCULATE (S+D)/D RATIO VARM=SM2-(DCXM**2) VARE=SE2-(EDC**2) WRITE(1, 30) VARM, VARE FORMAT(1X, 'VARM=', E20, 8, 5X, 'VARE=', E20, 8) SDR=10. ODO*DLOGIO(VARM/VARE) WRITE(1, 300) SDR FORMAT(1X, 'SDR(DB)=', E20, 8) CONTINUE WRITE(1, 978) FORMAT(1H1) CONTINUE CONTINUE
301 301 175 778 1798	CALCULATE (S+D)/D RATIO VARM=SM2-(DCXM**2) VARE=SE2-(EDC**2) WRITE(1, 30) VARM, VARE FORMAT(1X, 'VARM=', E20, 8, 5X, 'VARE=', E20, 8) SDR=10. ODO*DLOGIO(VARM/VARE) WRITE(1, 300) SDR FORMAT(1X, 'SDR(DB)=', E20, 8) CONTINUE WRITE(1, 978) FORMAT(1H1) CONTINUE CONTINUE

Ç	
<del></del>	STOP
	END
с	SUBROUTINE GRV(XM, SG, XV, YV)
<u> </u>	THIS SUBROUTINE GENERATES TWO INDEPENDENT GAUSSIAN RANDOM VARIABLES
č	SG = DESIRED STANDARD DEVIATION OF GRV
<del>c</del>	XM = DESIRED MEAN OF GRV IMPLICIT REAL*8 (A-H, O-Z)
	IMPLICIT INTEGER*4 (I-N)
	COMMON /RAND/IIO,III PIE2=8. ODO*DATAN(1. ODO)
	CALL RANDU(IIO.III.YDI)
	Z=SG*DSGRT(-2. ODO*DLOG(1. ODO~YD1))
	CALL RANDU(IIO, III, YD2)
<u> </u>	WRITE(1, 10) YD1, YD2
10	FORMAT(1X, 'YD1=', E12. 5, 5X, 'YD2=', E12. 5) PHI=PIE2*YD2
	XV=Z*DCDS(PHI)
	YV=Z*DSIN(PHI) RETURN
	END FUNCTION KATD(X, A, K)
<u>c</u>	
0000	X=ANALDG SIGNAL WITH MEAN = ZERO A = MAX LEVEL FOR A/D CONVERTER
_ <u> </u>	K = NUMBER OF BITS GUANTIZATION INCLUDING SIGN
č	DUTPUT IS DISCRETE DECIMAL LEVEL, NOT BINARY
· · · - · · · · ·	
_	INTEGER*4 KATD
	K2=2**(K-1) S=2.0D0*A/(2.0D0**K)
	<u> </u>
	KATD=KX-K2 RETURN
	SUBROUTINE VEPAC(IX, JY, NX, KAD, A)
С	
0000000	THIS SUBROUTINE CALCULATES THE VECTOR PHASE ANGLE FROM THE INPHASE AND QUADRATURE
_ <u>č</u>	SIGNAL COMPONENTS
č	SIGNAL COMPONENTS IX=MAGNITUDE OF SIGNAL_COMPONENT
<u>-c</u>	JY≖MAGNITUDE OF QUADRATURE SIGNAL COMPONENT NX≖NUMBER OF PHASE RESOLUTION CELLS IN 90 DEGREES
č	A=ANGLE (IN RADIANS) CALCULATED FROM IX AND JY SIGNALS
-c	IMPLICIT REAL*8 (A-H, D-Z)
	IMPLICIT_INTEGER*4_(I=N)
	INTEGER*4 KATD PIE=4. ODO*DATAN(1. ODO)
	AIPK=IPK
	12T=(AIPK**2.DO)*DPH1/2.ODO NX1=NX+1
<u>C</u>	WRITE(1,200)DPHI, IPK, IZT, NX1 FORMAT(1X, 'DPHI=',E12,4,2X, 'IPK=',I5,2X, 'IZT=',I5,2X,
200	1 'NX1=', I5)
	── <del>──────────────────────────────────</del>
	AI=DCOS(PHI)
	BI=DSIN(PHI) JAI=KATD(AJ, 1. ODO, KAD)
с	
1	FDRMAT(1X, 'JAI=', I6, 5X, 'JBI=', I6)
	JZT <del>=JAI*JY-JBI*IX</del> IF(JZT.LT.IZT)GD TD 101
100	
101	CONTINUE A≃PHI
	END SUBROUTINE RANDU(IX,IY,YFL)
	IMPLICIT REAL*B (A-H, 0-2)

—- <del>c</del>	IMPLICIT INTEGER*4 (I-N)
	IY=IX*INTL(65539) IF(IY.GF.O)GD_TD_6
6	IY=IY+INTL(2147483647)+INTL(1) YFL=1Y
	<u>YEL≠YEL≵ 4656613D-09</u> RETURN
	END
ç	
	THIS SUBROUTINE PERFORMS A SHIFT REGISTER OPERATION. X IS THE NEWEST INPUT VARIABLE,
C	SR IS THE SHIFT REGISTER ARRAY, NL IS THE LENGTH OF THE SHIFT REGISTER.
C C	
	INTEGER*4 NL, I, NL1 DIMENSION SR(20)
10	IF(IP.EQ.1)WRITE(1,10)NL FORMAT('NL=',15)
	<u>NL1=NL~1</u> H1=SR(1)
	DD 100 1=1, NL1 H2=SR(I+1)
	SR (I+1)=H1 H1=H2
100	CONTINUE
	SR(1)=X RETURN
	END
·	
	· ·
<u> </u>	
	·
	······································

# FUNCTIONAL DESCRIPTION OF THE ZERO-IF RECEIVER

# INTRODUCTION

The Zero-IF receiver built under the Zero-IF receiver study contract for the US Army is designed to operate in the 30-88 MHz band receiving an FM signal with 5 kHz peak deviation. It can receive signals as strong as 0 dBm and as weak as -118 dBm. The following is a description of how the receiver works.

# RF Circuits

An RF signal is input to the radio via Jl on the back panel of the chassis. It then passes through connector Pl which mates with Jl and is input to the preselector filters. This connection is shown on the chassis wiring diagram (page A-l of the appendix) in the line labeled RF input. One of the three bands in the preselector (page A-2 of the appendix) is selected by turning the band select switch located on the front panel of the radio. The three channels are labeled as L, M, and H. Of course, these letters stand for low, middle and high band. If the signal is within the passband of the selected filter it will continue onto the RF amplifier/attenuator stage. If the signal is not within the passband of the selected filter it will be attenuated and effectively the radio will behave as if no signal was received. In this way, the preselector can be thought of as a tuner.

Band selection is accomplished in the circuit through the use of PIN diodes. Each of the bands has a dc voltage applied to it. This voltage is provided by two control inputs. One control input (E12 on the schematic) provides -15 volts for all 3 bands. The band which is selected will have +15 volts connected to its other control input (E9, E10, or E11) causing current to flow through the voltage divider of the 10K and 1.5K resistors. A +11 volt dc level is then applied to the PIN diode, forward biasing it, and allowing the RF signal to pass. The bands which are not selected have the -15 volt level on their diodes, reverse biasing them, causing an open circuit for the RF signal.

The RF signal then leaves the preselector filters board via P2 and enters J2. J2 is connected to J3 by a jumper on the back panel of the radio. J3 connects to P3 J1 and the signal enters the RF amplifier/attenuator board. The jumper between J2 and J3 can be removed and by connecting an antenna to J3, signals outside the 30-88 MHz band can be received. The RF parts should provide good performance between 20 and 200 MHz.

The RF amplifier/attenuator board is a two section board. One section contains the RF amplifiers and the PIN diode variable attenuator pad, while the other section contains the attenuator pad control logic.

The signal is first amplified by an RF amplifier Ul (page A-3 of the appendix) and then enters the attenuator pad. The attenuator pad is used to control the RF level coming into the receiver.

It has five different settings. The settings are 0, 12, 24, 36, and 48 dB of attenuation. As the RF level increases, the baseband AGC circuits control the level of the signal entering the demodulator. After the baseband AGC's attenuation is exhausted, stronger signals could cause clipping and degrade the SINAD. When the baseband AGC indicates that more attenuation is necessary, the shift register U3 in the attenuator control logic (page A-4 of the appendix) is strobed and one step of RF attenuation is turned on. If the baseband AGC indicates that there is too much attenuation and the RF attenuator has some attenuation on, the shift register is strobed again, and one step of RF attenuation is turned off.

The attenuator uses analog switches to turn the individual steps on and off. In the 0 dB of attenuation setting, Dl and D2 are on while D3 through D6 are off. This allows the signal to pass through the upper branch of the circuit (see the schematic on page A-3) by forward biasing the PIN diodes. In the 12 dB of attenuation setting, Dl is turned off and D3 is turned on. All other points remain the same. If 24 dB of attenuation is required, D2 is turned off and D4 is turned on. For 36 dB of attenuation D5 is turned on, and 48 dB of attenuation is achieved by turning on D6. At the full attenuation setting (48 dB), two diodes are off (Dl and D2) and four diodes are on (D3 through D6). The RF signal leaves the attenuator pad and enters the amplifier U2. The RF signal is amplified by 12 dB and leaves this board and enters the signal splitter/mixer board as shown on the chassis wiring diagram. The local oscillator (LO) signal is supplied by an RF signal generator. It enters the radio via J4 on the back panel of the radio. It then enters the local oscillator 90 degree splitter (LO splitter). The LO signal is then split into two signals, one in phase with the LO and one 90 degrees out of phase (in quadrature) with the LO. These two signals are then input to the signal splitter/mixer board.

The signal splitter/mixer board receives the signal from the RF amplifier/attenuator board and inputs it to the 0° power splitter U1 (page A-5 of the appendix). This part splits the received signal into two signals identical in phase and amplitude. These two signals each proceed to the RF input of a mixer (U2 or U3). The LO input on each mixer is connected to one of the two LO signals coming onto this board. The received signals are then mixed with the LO signals. The output of the mixers is a baseband signal along with an RF frequency at twice the LO frequency. These two signals are then input to the baseband channel filters board. It should be noted that the two baseband signals are identical except that they are 90 degrees out of phase. They can be referred to as the in-phase and quadrature signals; hence, the names I and Q channels.

#### **Baseband** Circuits

The baseband channel filters board (page A-6 of the appendix) consists of two (one for each channel) seven pole passive element filters. These filters are low pass with a cut off frequency of 8 kHz. These filters provide 70 dB of attenuation at 25 kHz which is the adjacent channel. After the signal is filtered here, it continues on to the low noise amplifier board.

The low noise amplifier board (page A-7 of the appendix) is designed to give small signal gain without adding noise from active devices. Both channel signals go through a transformer, Tl and T2. These transformers are arranged such that they are a 1:40 step up. Their outputs then go to Ul and U2. These are very low input noise op amps. They provide 22 dB of gain. The signal then goes to a filtering and gain stage, U3, which has another 13 dB of gain. After this stage the channel signals proceed to the automatic gain control board from Pins 1 and 22 to L and 12 respectively as shown on the chassis wiring diagram.

The automatic gain control (AGC) board (page A-8 of the appendix) is designed to amplify small signals and to attenuate large signals. This is accomplished through the use of a digital step attenuator. The major components of the attenuator are the two shift registers U5 and U6, and the four analog switches U7 through U10.

The detector is made of the four op amps in U3. This circuit half-wave rectifies each channel signal and sums the two together. This produces a dc level. This dc level is compred with two reference levels, one being a low threshold and the other a high threshold. When the dc level from the rectifiers is between the two thresholds, the amount of attenuation set in the attentuator is correct. If the dc level is higher than the high threshold, the control logic causes the attenuator to increase the amount of attenuation. If the dc level is too low, the control logic causes the attenuator to decrease the amount of attenuation.

Whenever a change in attenuation is necessary, the control logic enables the clock, Ull. The clock causes the shift registers to shift in or out attenuation. The direction of shift is determined by the mode control line. When the control logic causes this line to go to a high state, the attenuator will switch out attenuation with the clock. If the mode control line is in a low state, the attenuation will switch in attenuation with the clock. When the proper amount of attenuation is reached, the control logic once again disables the clock. The clock only runs when an attenuation change is needed. This helps reduce the amount of digital noise generated in this circuit.

The analog switches are used to provide the attenuation. As each switch is closed, attenuation is provided by the voltage divider set up with the 20K ohm resistors R38 and R42 or R39 and R41. Note that the switches are wired in parallel so that each channel receives the same amount of attenuation. Also, starting from the zero attenuation setting, the swtiches U8 and U10 are used first, then U7 and U9 followed by the RF attenuation circuit.

The RF attenuation circuit is an extension of the baseband AGC circuit. The clock, the most significant bit from the AGC circuit (MSBAGC), and the mode control lines all are inputs to the RF attenuation circuit. The detector still functions the same after the baseband AGC is used up. The least significant bit from the RF (LSBRF) stage and the most significant bit from the RF (MSBRF) stage are fed back to the baseband AGC circuit. The MSBRF is an overflow protection bit which, when high, disables the clock if the detector indicates more attenuation is necessary. This is to prevent the clock from running and the circuits from trying to add in more attenuation when there is none available. The LSBRF is used to tell the baseband AGC that all RF attenuation is off. Therefore, if less attenuation is necessary the baseband AGC must turn off some of its own attenuation.

A compression amplifier (U4A, U4B) follows the AGC circuitry in each channel. The purpose of the compression amp is twofold. First, it smooths out the bumps caused by switching in and out different steps of attenuation. Secondly, it provides a constant amplitude signal out for the demodulator. The key element in the compression amplifier is the n-channel FET (Q5 and Q6) in each. The FET is used as a variable resistor. The amount of attenuation can then be varied by changing the voltage on the gate. This is included in the closed loop feedback to the op amps (U4A and U4B) along with the capacitors and resistors which set the attack and release time constants.

The output of the compression amplifier is shown in Figure 1. The center trace in these pictures is the modulation impressed on the RF carrier. The upper and lower traces are the outputs of each channel. Note that the channel signals are identical except that they are 90 degrees out of phase. Also note, as the modulation crosses zero, both channel signals undergo a 180 degree phase shift. This corresponds to the reversal of the direction of rotation of the phasor as described in Section 3. Notice too that for lower modulation frequencies, the channel signals have more cycles of phase than for higher modulation frequencies. This corresponds to the longer time between zero crossings for lower modulation frequencies, and therefore the phasor rotates in each direction for a longer period of time.

The AGC output pins are J and K of J6. The signals are input to the demodulator through connector J7 pins D and E. Both demodulators use these two pins for their input. The analog demodulator boards plug directly into the chassis connectors J7 and J8. The digital demodulator subchassis jumper boards also plug directly into these connectors for digital demodulation as shown on the chassis wiring diagram.

#### Analog Demodulator

As explained in Section 3, the analog demodulation process used in the Zero-IF receiver is a phase-locked loop (PLL) demodulator. The major advantage of this approach is that it is not sensitive to amplitude and phase matching of the I and Q signals. This translates to the circuit being able to more completely eliminate the deviation tones from the demodulated output.

\*\*\*

1111 1.22 11723 111113 \$23a ...... -


Modulation Tone = 400 Hz Vertical = 1 volt/div. Horizontal = 0.5 msec/div.


Modulation Tone = l kHz Vertical = l volt/div. Horizontal = 0.5 msec/div. Figure 1. I and Q Channel Signals with the Modulation Impressed on the RF Carrier The PLL demodulator used in the Zero-IF receiver is very similar to an ordinary PLL circuit. Figure 2 is a block diagram of an ordinary PLL circuit. A signal enters the loop at A and is input to the phase detector. The phase detector output is then input to a low pass filter (LPF). The demodulated signal is at the output of the LPF. This signal is also input to a VCO as the control voltage. The VCO output is then fedback to the other input of the phase detector, completing the loop.

Figure 3 shows that the Zero-IF PLL demodulator is different from the ordinary (PLL) demodualtor in that it has two channels in the feedback path. Two feedback channels must be supplied because there are two input channels. The feedback signals represent the mixed output of the VCO and the baseband oscillator. If there is no modulation on the received carrier and no frequency error exists, the output of the baseband oscillator and VCO mixers is a dc level. If modulation or frequency error exists, these outputs are the derivatives of the I and Q channels.

The I and Q signals enter the phase detector (page A-9 of the appendix) which is implemented as two analog multipliers (U2 and U3). The other input to each multiplier is the filtered output of the baseband mixers. The multiplier outputs are then subtracted one from the other in an op amp (U4A). The result from this subtraction is the error voltage in the PLL. As it was shown mathematically in Section 3, the error voltage is the desired demodulator signal. The error voltage is sent to the audio circuits for filtering and is the control voltage input (page A-10 of the appendix) for the VCO (U1).

The control voltage for the VCO passes through two op amps (U8A and U8B). These op amps provide a level shift for the VCO control voltage so that the VCO frequency will vary linearly with voltage 20 kHz about its nominal frequency (250 kHz). The VCO output is input to the clock of a D type flip flop (U10A) which is connected in the standard manner for division by two. Both outputs of this flip flop are input to the clocks of two more D type flip flops (UllA and UllB) which are also connected to divide by two. This results in a nominal frequency of 62.5 kHz which varies higher and lower by 5 kHz out of the flip flops. Figure 4 is a timing diagram showing the results of this division. Note how the two final outputs  $(Q_{D2} \text{ and } Q_{D3})$  are 90 degrees out of phase. This insures that the two signals generated by this circuit are also 90 degrees out of phase. These two signals are input one to each baseband mixer (U4, U5, and U6, U7). The other input to both baseband mixers is the free running baseband oscillator. This oscillator (U2) operates at 1 MHz and is divided down to 62.5 kHz (a division of 16) by the shift register (U3) and flip flop (U10B). The mixer inputs driven by this result are in phase. The baseband mixer outputs are two IF signals, like those shown in Figure 1, which are 90 degrees out of phase. These signals are also the derivatives of the I and Q signals. This is obvious because the VCO is an integrator in a feedback path, therefore the VCO effectively differentiates the I and Q signals.








FIGURE 3: Zero I.F PLL Demodulator

\_\_\_\_\_

•




FIGURE 4: Timing Diagram for Zero I.F. Receiver Divide by 4 Circuit


.

The baseband mixer outputs then pass through 50 kHz low pass filters (U9A, U9B). The filtered output is fed back to the baseband multipliers board (page A-9 of the appendix). Here they pass on the phase detector, completing the loop.

The baseband multiplier (phase detector) outputs are always in phase with each other. Each output is the product of two signals whose frequency varies from 0 to 5 kHz. Therefore, the output signal of each multiplier varies from 0 to 10 kHz. The output signals also have another component. This component is the error voltage for each particular phase detector. The error voltage represents the amount of phase error present between the two signals that are input to the multiplier. It varies plus or minus depending on the amount the phase of the two input signals is away from 90 degrees. These two error voltage signals are identical except that they are 180° out of phase. Subtracting the two phase detector outputs yields the error voltages added together and the remainder of the signals canceling out. This error voltage represents the desired demodulated signal.

The output error voltage from each phase detector is dependent on the magnitude of the phase difference between the two input signals. When the two input signals are 90 degrees out of phase, the output error voltage is zero. As the two signals vary from 90 degrees out of phase, the error voltage will vary about zero volts linearly. Figure 5 is a graph of the error voltage versus the difference in phase of the two input signals. The two zero crossings represent the possibility of either input signal leading the other at any instant in time. As the modulation passes through zero crossings, the phase detector bounces from working on one slope to the other because the input signals exchange roles leading in phase.

For the case of no modulation with a beat frequency, the phase detector outputs are a frequency of twice the beat frequency riding on a dc level. The output frequencies are in-phase, while the dc levels are of opposite polarity. Subtracting the phase detector outputs yields the dc level only. This dc level directly represents the beat frequency. When the magnitude of the beat frequency is small, the dc level is small. When the magnitude of the beat frequency is large, the dc level is large. When modulation is present, the instantaneous carrier deviation can be analyzed as a beat note. The carrier deviation changes with time, following the modulation causing a change in the instantaneous beat note. These changes cause a varying dc level which actually is the demodulated signal. If the LO and the received carrier are at the same frequency, the demodulated signal will vary above and below zero volts. When they are not at the same frequency the demodulated signal will vary above and below the dc level caused by the beat note. The dc level is eliminated from the demodulate signal by the high pass filter in the audio circuits (UIA on the schematic on page A-11 of the appendix).



The error voltage drives the VCO and is the demodulated output as described previously. By changing the frequency of the VCO with the error voltage the same beat frequency is generated in the feedback loop. This frequency will be phase locked to the received signal inputs. The phase error away from 90 degrees crates the dc level which keeps the VCO on the proper frequency. Thus, the loop is complete. This dc level can also be used for automatic frequency control (AFC). By low pass filtering the output (cutoff frequency of 1 to 2 Hz), the dc level can be separated and fed back to the LO. By recognizing this as a tuning signal, the LO frequency may be adjusted to draw its operating frequency closer to the received carrier. Switching around the multiplier input connections will change the polarity of the AFC signal and nothing else.

# Digital Demodulator

As explained in Section 4, the digital demodulation process used in the Zero-IF receiver is the vector processor. The vector processor uses the successive approximation technique in finding the absolute phase of a sample. It then differentiates by subtracting successive samples. To avoid the necessity of very high speed logic, the vector processor uses the pipeline technique for data manipulation.

### SECTION 1

Section 1 of the pipeline receives the output of the AGC circuit and samples the signal by the sample and holds ICs U8 and U9 (page A-13 of the appendix). Comparators U5A and U5B check the sign of the sample. This information is stored in the latches U6A and U6B for use in the next section of the pipeline. The signal is next input to a full wave rectifier U3A and U3B, and U4A and U4B. The rectified channel signals are then input to the Analog to Digital converters, U11 and U12. The output of the Analog to Digital converters is sent to the magnitude compare and multiply circuit (page A-14 of the appendix) as shown on the digital subchassis wiring diagram (page A-12 of the appendix) and latched. This is the end of Section 1 of the pipeline.

### SECTION 2

Section 2 begins by comparing the magnitudes of the samples of the two channel signals in U6 and U7. The information received here does two things. First it is sent to the end of this section as an information bit and second, it is used to direct the greater of the two samples to the multiplier U14, and the lesser to a second magnitude comparator U8 and U9. The word that went to the multiplier is multiplied by the tangent of 22.5 degrees. The multiplier output is sent to the second magnitude comparator. The magnitude comparator output is sent to the phase register (page A-16 of the appendix) on the digital timing circuits board. The phase register (U5B, U6, U7, U8, U9, U12 and U13) is capable of representing any angle between 0 and 45 degrees to within 0.351 degrees. It is used to find the phase angle of the signal at the instant the sample was taken. It uses the successive approximation technique to accomplish this. First, the phase register is set to 22.5 degrees by U9. This information passes to an EPROM on the magnitude compare and multiply board. The EPROM is a look up table storing the tangent of the angles from 0 through 45 degrees. The tangent of 22.5 degrees is sent to the multiplier. After multiplication, the second magnitude comparator sends a signal to the phase register. If the multiplier output is less than the lesser of the two samples, the 22.5 degree bit is saved. If the multiplier output is greater than the lesser sample, the 22.5 degree bit is thrown out.

Next, the 11.25 degree bit is used. If the 22.5 degree bit was saved, the EPROM will be addressed with 33.75 degrees, if not, the EPROM will be addressed with 11.25 degrees. The tangent is again sent to the multiplier, the multiplier outputs to the comparator, and the comparator outputs to the phase register. The next least significant bit is used until all seven bits are used. When this process is finished, a seven bit word representing the phase of the sample in 45 degrees is on the output of the phase register.

Besides going to the EPROM, the phase register output also goes to the differentiator and DAC (Digital to Analog Converter) circuit (page A-15 of the appendix) as shown on the subchassis wiring diagram. Here the phase register output, the first magnitude compare bit and the sign bits from the first section of the pipeline are combined to represent the phase of the sample for 0 through 360 degrees. The previous word is then subtracted from this word in U8, U9, and U10. The subtraction output is latched in U14, U15, and U16. This is the end of the second section of the pipeline.

#### SECTION 3

Section 3 of the pipeline latches the phase register output into the previous sample register Ull, Ul2, and Ul3. It also contains the DAC. The DAC outupt is then held for one sample period. The DAC output is input to two filters. One filter is a 3100 Hz low pass. The output of this filter is sent to the audio circuit. The other filter is a 0.75 Hz lowpass. The output of this filter is sent to J5 on the back panel of the radio as the AFC signal.

# Audio Circuits

The audio circuits in the Zero-IF receiver (page A-11 of the appendix) are very basic. The first element of the audio circuits is a 300 Hz-3000 Hz bandpass filter. The filter is made up of an active two pole 3000 Hz lowpass (U1B) and an active two pole 300 Hz high pass (U1A) filter. The output of this filter is attenuated by R18

and R17 and sent to the desired signal output which is connected to J6 on the back panel of the radio. The desired signal output can be used to measure the performance of the radio. The filter output is also sent to the volume control and on to the speaker amplifier. The speaker amplifier drives the speaker with 400 milliwatts rms of power.

