





UNCLASSIFIED

	READ INSTRUCTIONS BEFORE COMPLETING FORM
	3. RECIPIENT'S CATALOG NUMBER
RADC-TR-82-80 AD-A118826	4
TITLE (and Subtilio)	5. TYPE OF REPORT & PERIOD COVERED
MICROPROCESSOR SELF-TEST	Final Technical Report
SOFTWARE SELF-TEST FOR AN 8080-BASED SYSTEM	1 Sep 80 - 31 Aug 81
USING A MINIMUM OF ADDITIONAL HARDWARE	N/A
AUTHOR(+)	6. CONTRACT OR GRANT NUMBER(a)
James R. Armstrong	F30602-80-C-0200
F. Gail Gray	
PERFORMING ORGANIZATION NAME AND ADORESS	
Virginia Polytechnic Institute & State Univ.	10. PROGRAM ELEMENT, PROJECT, TASK AREA & WORK UNIT NUMBERS
Dept of Electrical Engineering	62702F
Blacksburg VA 24061	55811722
CONTROLLING OFFICE NAME AND ADDRESS	12. REPORT DATE
Rome Air Development Center (COEA)	June 1982
Griffiss AFB NY 13441	13. NUMBER OF PAGES
MONITORING AGENCY NAME & ADDRESS/II dillorent from Controlling Office)	15. SECURITY CLASS. (of this report)
Same	UNCLASSIFIED
	154. DECLASSIFICATION/DOWNGRADING
DETRIBUTION STATEMENT (of this Report)	N/A
Same	
Same SuppLEMENTARY NOTES RADC Project Engineer: Lt Dean W. Gonzalez (CO	EA)
SUPPLEMENTARY NOTES RADC Project Engineer: Lt Dean W. Gonzalez (CO	
SUPPLEMENTARY HOTES	
SUPPLEMENTARY NOTES RADC Project Engineer: Lt Dean W. Gonzalez (CO KEY WORDS (Continue on reverse side if necessary and identify by block number	
SUPPLEMENTARY NOTES RADC Project Engineer: Lt Dean W. Gonzalez (CO) KEY WORDS (Continue on reverse side if necessary and identify by block number ficroprocessor	
SUPPLEMENTARY NOTES RADC Project Engineer: Lt Dean W. Gonzalez (CO) KEY WORDS (Continue on reverse side if necessary and identify by block number ficroprocessor Self-Test	
SUPPLEMENTARY NOTES RADC Project Engineer: Lt Dean W. Gonzalez (CO) KEY WORDS (Continue on reverse side if necessary and identify by block number ficroprocessor Self-Test	
SUPPLEMENTARY NOTES RADC Project Engineer: Lt Dean W. Gonzalez (CO KEY WORDS (Continue on reverse side if necessary and identify by block number dicroprocessor Self-Test Simulation ABSTRACT (Continue on reverse side if necessary and identify by block number) A self-test program for an 8080-based micropro leveloped and verified using both high-level so vare components. The goals were minimum execution ardware, and minimum impact on applications actions for constraints, maximum fault coverage was obtained	ocessor system is imulation and actual hard- tion time, minimum added oftware. Within these ed.
SUPPLEMENTARY NOTES RADC Project Engineer: Lt Dean W. Gonzalez (CO) REY WORDS (Continue on reverse side if necessary and identify by block number dicroprocessor Self-Test Simulation ABSTRACT (Continue on reverse side if necessary and identify by block number) A self-test program for an 8080-based micropro leveloped and verified using both high-level sizer vare components. The goals were minimum execution hardware, and minimum impact on applications so constraints, maximum fault coverage was obtained high-level simulation language (GSP) was used	ocessor system is imulation and actual hard- tion time, minimum added oftware. Within these ed. d to verify the execution-
SUPPLEMENTARY NOTES RADC Project Engineer: Lt Dean W. Gonzalez (CO REY WORDS (Continue on reverse side if necessary and identify by bleck number dicroprocessor Self-Test Simulation ABSTRACT (Continue on reverse side if necessary and identify by bleck number) A self-test program for an 8080-based micropro- leveloped and verified using both high-level sizer vare components. The goals were minimum execution ardware, and minimum impact on applications ac constraints, maximum fault coverage was obtained A high-level simulation language (GSP) was used 1 JAM 73 1473 EDITION OF 1 NEV 45 IS OBSOLETE	ocessor system is imulation and actual hard- tion time, minimum added oftware. Within these ed.

.

.

r

「「「「「「」」」」

5.1

٠

3

ł

1

ł

1

•

UNCLASSIFIED



🖌 e – All Horse 🕮 🖓

Report Summary

Introduction

This report describes the research efforts carried out under Air Force Contract F30602-80-C-0200. The purpose of the research was to develop techniques for the self-testing of These techniques were then implemented for a microprocessors. specific, 8080 based microcomputer system. The implementation took the form of a set of self-test routines and a small amount of added, self-test hardware. In order to assess the a "chip" level effectiveness of the self-test software, simulation model was developed and used to simulate faults in the systems and thus rate the effectiveness of the self-test software. Finally, a real 8080 system was built and the selftest software executed on it in order to demonstrate its compatibility with a real time computer system environment.

Self-Test Techniques

The report describes one program in a proposed library of self-test programs for microprocessor based systems. The library is to contain a set of programs with varying degrees of fault coverage and execution times. This report describes a self-test designed for minimum execution time, minimum use of added hardware, and minimum interference with the main system tasks. Within these constraints, maximum fault coverage is desired.

The basic approach was to partition the self-test program into segments that require from 2 to 4 milliseconds each to

iii

execute. A timer is used to generate program interrupts at a frequency selected by the user (e.g., every two seconds). Each interrupt causes execution of the next self-test segment. The CPU test and parallel I/O port test both execute in the first segment. Memory tests posed the greatest demand upon execution time. Only 128 bytes of ROM or 32 bytes of RAM can be tested in the 2-4 ms window. Thus memory testing is carried out in a series of segments. Serial I/O port tests require 2 segments at 9600 Baud.

A second timer is used to insure that the interrupt request is acknowledged within a reasonable time. Once the interrupt is acknowledged, a timer is set for 2-4 ms, depending upon the program segment, to time execution of the self-test segment. If the self-test does not execute within the allotted time, an error condition is generated.

Two LED indicators are used to provide redundant error signals. One LED is normally ON. If the self-test software detects an error, if the interrupt acknowledge is not generated fast enough, or if a self-test program segment does not execute within the 2-4 ms window, then this LED is turned OFF to indicate an error. This provides a fail-safe indicator since the most prominent failure mode for an LED is to "burn-out" which indicates an error. The second LED provides a "heartbeat" status signal. This LED is toggled on and off at a fixed rate by the self-test program. This provides a redundant indication of failure. This system thus detects failure in both

iv

the primary system hardware and in the self-test hardware.

A small amount of additional hardware is required to provide "wraparound" data paths for testing I/O ports. The added hardware required constitutes a small percentage of the total system hardware and all added hardware is covered by the self-test mechanism except the final isolation buffer that prevents external devices from corrupting the self-test data.

Fault Simulation

One of the difficulties in developing self-tests for LSI systems is trying to rate the effectiveness of the software. The reason for this is that, presently, the only known way of testing the effectiveness of self-test software is to conduct "fault injection experiments". One can either run these experiments with a real hardware system or through simulation. Using a hardware system is not feasible because obtaining LSI devices with known internal defects is much more difficult than obtaining good devices. Simulation does provide an answer, but there are problems here also. LSI devices contain thousands of gates, thus using traditional gate level simulation techniques can present great difficulties. The biggest problem is that accurate gate level models of LSI devices are usually known only by the manufacturer and in most cases they are unwilling to divulge this information. Secondly, even given a gate level model of an LSI system, the simulations require too much host CPU time, i.e. money, when validating self-test software. The only solution to this problem is to develop a simulation model

V

at a higher level.

On this contract a simulation language known as GSP (General Simulation Program) was used to develop a "chip" level model of the 8080 system under consideration. In modeling at the chip level, internal chip micro-operations and interface signal timing are modeled without resorting to detailed description of the internal gate structure. This allows accurate simulation of an LSI system in an efficient manner.

Once the simulation model was developed, it was used to conduct fault injection experiments. In these experiments; faults were injected into the simulation model, and the execution of the self-test software was simulated. The fault types simulated were (1) incorrect device micro-operations (2) stuck faults and (3) timing faults. Because of the high probability of interconnect failures between chips (vs internal defects), 43% of the defects simulated were interconnect faults.

The simulation experiments allowed us to calculate a "figure of merit" for the self-test routines, i.e. approximately 80% of faults injected were detected by self-test mechanisms.

Hardware System Checkout

In this effort an 8080 laboratory system was constructed and all self-test routines were executed on it. The purpose of this activity was to verify that the test routines would operate properly in a real system and that they would, when finished with their execution, leave the system in a state compatible with the operational program. Building of the hardware system

vi

also allowed us to verify that the limited amount of added selftest hardware functioned as anticipated. Finally, experience with the hardware system provided the test program writer and simulation model developers with useful information about its characteristics.

Although a starter

vİi

.

Table of Contents

<u>Page</u>

1.	Introduction	
2.	Self-Test Methodology	
	2.1 Self-Test Environment 4	
	2.2 Alternative Approaches for a Short Periodic Test 6	
	2.3 Constraints Imposed on System Design 7	
	2.4 Partitioning the System	
	2.5 General Statements about the Short Test Algorithms . 9	
	2.5.1 Central Processing Unit (CPU)	•
	2.5.2 Read Only Memory (ROM)	\$
	2.5.3 Random Access Memory (RAM))
	2.5.4 Input/Output Ports	ł
	2.6 Implementation of the Short Test Algorithm	
	for an 8080 System	\$
	2.6.1 Preliminary Considerations	\$
	2.6.2 Reporting Status	Ĺ
	2.6.3 The CPU Test Program	2
	2.6.4 ROM Test Program	3
	2.6.5 RAM Test Program)
	2.6.6 Input/Output Ports Test Program 40)
	2.7 Performance Analysis	\$
	2 8 Hardcore Assumptions	1

1

ix

_

3.	Fau	lt Simulation			
	3.1	Description of General Simulation Program (GSP) 47			
	3.2	Simulation Model for an 8080 System			
	3.3	Modeling Process			
	3.4	Development of the System Model			
	3.5	Fault Injection Experiments 61			
	3.6	Analysis of Fault Coverage			
4.	Sel	f-Test Hardware Experimentation and Documentation 2			
	4.1	Experimental Verification of the Self-Test System . ?			
	4.2	Status Display			
	4.3	Timers: Interrupt and Timeout			
	4.4	Hardware Required to Self-Test I/O Ports			
5.	Con	clusions			
6.	Rec	ommendations for Further Research			
Appendices					
	A.	Self-Test Program Listings			
	в.	Simulation Model Flowcharts			
	c.	Module Assembly Language Descriptions			
	D.	Test System Data File			
	E.	Fault Experiments Summary			
	F.	MOVI test for RAM			
	G.	8080 Micro-operations			
	H.	Checksum calculation program			
	I.	Details on the Test Board			

x

1. INTRODUCTION

The advent of LSI technology has presented computer system designers with a powerful design capability. However, along with this increased capability has come the attendant problem of trying to verify that the LSI devices in a system are operating correctly. The large number of logic gates on an LSI chip can make this testing process difficult. On the other hand, the LSI chips in a system tend to exhibit a degree of functional independence from each other and usually contain powerful logic capabilities. These features make possible the implementation of self-test mechanisms in LSI systems.

The purpose of the research carried out under Air Force Contract F30602-80-C-0200 was to develop self-test software for microprocessor systems and verify the effectiveness of this software through fault simulation. This document is the final report for this research.

The research efforts carried out under this contract can be divided into three major areas. The body of the report will treat each area in detail but we briefly summarize them here:

(1) Development of Self Test Software. Under this effort, a system self-test scheme was first developed which identified the major functions to be performed by software and a limited amount of self-test hardware to achieve the testing goals. Next, within the system scheme, self-test routines were designed and written to test the particular microprocessor chip set

chosen for the research: an 8080 microprocessor, semiconductor random access memory (RAM), read only memory (ROM) and 8228, 8251, and 8255 support chips. Details of this research area are given in section 2 of the report.

(2) Fault Simulation. In this part of the research a simulation model was developed for the microprocessor system. The modeling was done using the General Simulation Program (GSP) previously developed at VPI. Once developed and checked out, the simulation model was used for fault simulation. Functional faults were injected into the model and the execution of the self-test routines was simulated in order to test their effectiveness in detecting faults. Details of this research are given in section 3 of the report.

Check out of the Self Test Scheme on a Hardware (3) In this effort an 8080 laboratory system was System. constructed and all self-test routines were executed on it. The purpose of this activity was to verify that the test routines would operate properly in a real system and that they would, when finished with their execution, leave the system in a state compatible with the operational program. Building of the hardware system also allowed us to verify that the limited amount of added self-test hardware functioned as anticipated. Finally, experience with the hardware system provided the test program writer and simulation model developers with useful information about the characteristics of the chips. Details of this research are given in report section 4.

SELF-TEST METHODOLOGY

The motivation for this study 13 the development of a library of self-test software for microprocessor-based control systems. At one end of the scale would be a very fast executing self-test program that would provide as much fault coverage as possible using a minimal amount of extra hardware and a small amount of memory. The added cost for the self-test would be minimal. At the other end of the scale would be a comprehensive self-test that would provide the maximum possible fault It is anticipated that this test would require coverage. considerable execution time and possibly costly extra hardware. In between these two extremes would be a variety of self-test mechanisms that would provide a wide range of fault coverages with intermediate execution times, memory requirements, and hardware costs. If such a library existed, microprocessor system designers could select the library program that best matched their particular requirements.

This report describes one program in the library in detail. The primary goal of this project was to develop a short test using minimal extra hardware that would achieve the highest possible fault coverage. It was intended that successful completion of this project would establish credibility for the library concept in addition to being directly applicable in its own right.

2.1 Self-Test Environment

Of all the proposed library programs, this one would minimize the impact on system cost, on power requirements, on system programming and on system reliability. The extra hardware required can be classified into three categories.

Indicators of system status. Two LED's provide status

information. One LED will be normally ON to indicate that the system is operational. This LED will be turned off by the selftest program if it detects an error condition or by a hardware time-out if the self-test program fails to respond within an appropriate time period. The normally ON condition makes the LED fail-safe since the most likely failure mode of an LED is to However, it is possible for the electronic driving "burn out". circuit to fail in such a way as to make the LED remain Therefore a second permanently ON. LED will act as a "heartbeat" for the system. It will be toggled off and on at a fixed visible rate by the self-test program. The "heartbeat" indicator will detect catastrophic type failures where the program is executing in an erratic manner that provides interrupt acknowledge and false pass signals to the fixed LED. This active redundant indicator will also detect stuck-at failures in the driving circuit of the first LED. The heartbeat then protects against failures in the self-test hardware and catastrophic failure of the CPU. For the system to be operating properly, the fixed LED must remain ON and the "heartbeat" must oscillate at a fixed visible rate.

Function Timers

Two timers are employed. One initiates the self-test program by periodically generating a program interrupt. The other times the response to the interrupt and the execution time of the self-test program. If a system failure prevents the microprocessor from responding to the interrupt request or prevents the microprocessor from executing the self-test program in the allotted time interval, the second timer will time out and indicate a system failure by turning off the fixed LED. Wraparound and Isolation: Hardware for I/O Ports

Since testing 8255 and 8251 peripheral I/O chips was an important part of the self-test objective, a means for reading back the data written to the ports must be provided. In addition, we must isolate the peripheral device during testing to prevent distortion of the testing data by the external devices and to prevent test data from being transmitted to the external devices (when necessary). A device signal is provided to the external device during testing to indicate CPU busy status. The details of this logic can be found in Section 4.

This hardware represents the minimal amount necessary to implement complete system testing. The only burden placed on external hardware is to observe the busy signal and hold input data until the processor is ready to accept it. A complete description of the hardware is provided in section 4.

2.2 Alternative Approaches for a Short Periodic Test

A primary objective is to make the periodic test transparent to the users. This has two major ramifications: first, the user's registers and stack must be preserved; second, interrupts must be disabled during the test since execution of an interrupt service routine could lead to a hardware timeout the test, once started, must run to completion (i.e., uninterrupted); third, the test must execute in as short a time as possible so that its execution would not be noticed by the controller program. However, in general, a shorter test routine results in less fault coverage. In order to reduce execution time, one tries to design test algorithms with many operations between verifications; but too few verifications may allow a fault to escape detection. Thus a tradeoff between speed and fault coverage seems inevitable.

Three different approaches were considered for the short periodic test. The first is a simple, straightforward, quick test. A second approach uses a longer, more thorough (but slower) test and partitions it into a set of short segments that are executed one by one at consecutive test times. A third approach combines the first two method. Again a series of tests is employed, but now a common 'core' test is executed each time. This core attempts to verify enough operations so that the housekeeping and dispatch functions required to decide which segment is to execute next can be expected to function reliably.

The primary advantage of the single comprehensive test is its simplicity. No overhead is required to schedule test segments. The major disadvantage is that fault coverage may not be adequate for a test that would execute in the available time window. The single test would certainly be preferable if the coverage is adequate. Our research indicates that such a test is practical for the 8080 CPU. However, we found that the execution time required for even a short memory test was excessive for this application. Since our objective is to test the whole system, we were forced to reject the single pass approach.

Experience with the test routine showed that the additional fault coverage gained by approach three was not worth the additional execution time. Therefore, we adopted approach two and partitioned the self-test into disjoint segments.

2.3 Constraints Imposed on System Design

A major objective of the self-test project was to provide an add-on package with minimal impact on the system design. This section describes the interaction required with the application system.

In the hardware area, the system must react to the selftest busy signal by holding input data until the self-test is completed. The required display isolation buffers must be provided. Three output port numbers must be reserved for

reporting the status and controlling the timers. About 1K bytes of ROM must be reserved for the self-test program.

In the software area, two vectored interrupts must be reserved for the self-test program. One is used to initiate the self-test execution and the other as an error exit. Sufficient additional stack depth must be provided to service the self-test program. The 8080 implementation requires 16 bytes of stack space to execute.

The application program must call the self-test initialization subroutine (INIT) whenever the system executes a cold start or system reset. See Section 2.6.1 for details. The programmer must also reserve 8 or 9 bytes of system RAM for the use of the self-test program.

In addition, the application program must operate with interrupts enabled most of the time. An extensive period with interrupts disabled would cause a hardware time-out. If the user has ROM to be included in the self-test, he must provide one checksum byte somewhere in every 128 byte block. See Section 2.6.4 for details.

2.4 Partitioning the System

Since we are doing functional testing, the most logical method to use in partitioning is based on function. In general, the CPU test, if possible, should be done in one segment. Memory will generally require many segments. As many I/O

devices as possible should be included in the remaining segments. Each segment should be approximately the same length in execution time.

For the 8080 system, we were able to test the 8080 CPU and the 8255 I/O port in the first segment. The ROM test was partitioned into 128 byte segments and the RAM test into 32 byte segments. The 8251 test required two segments. Execution time of each segment was approximately 4 milliseconds. The 8251 test execution time is practically clock independent since it depends mostly on the baud rate.

2.5 General Statements about the Short Test Algorithms

The self-test algorithms are designed to provide systemwide functional GO/NO-GO tests; they do not provide diagnostic information about what fault occurred. As such, they employ the 'start big' approach; i.e., they jump right into testing various functional elements rather than slowly building up from a small core. The tests are systemwide in that failures cannot be isolated to a single device; for example, a ROM or RAM fault could well cause the CPU test to fail. The algorithms were developed to cover single functional faults, although most multiple faults will also be detected.

Since there is virtually no failure mode data for microprocessors and their support chips, we don't know what faults are most likely to occur and cannot concentrate on testing for specific faults. Therefore the basic goal of the

self-test is to exercise all functional elements and data paths of the microprocessor system (excluding user peripherals, but including their I/O ports). Of course, exercising a faulty element or function does not guarantee detecting the fault; therefore we have made use of fault simulation results to determine how effective the self-tests are. (See Section 3.)

2.5.1 The CPU

The most complex component to test is the CPU itself; in general it consists of an ALU (arithmetic & logic unit), a (user) register array, other assorted registers and latches (accumulator(s), instruction register, etc.), some flags, instruction decoding logic (probably an internal ROM), timing and control circuitry, and the data paths connecting these elements.

The self-test exercises all functions of the ALU, thus testing the ALU control logic. The full adders that perform addition and subtraction are exercised by applying all input combinations to each adder (i.e. each bit position); since a full adder is a 3-input device (2 source operands and a carry in), 8 input combinations per adder are required. This tests for all detectable stuck-at faults and some shorts/opens in the adders. Similarly, the logic that performs AND, OR, and XOR is exercised by applying all four possible input combinations to each bit position. (That is, each bit position of each logic function is tested with inputs of 00, 01, 10, and 11.) Other functions (such as rotates) are tested in a similar manner, by applying all input combinations to each bit position for thorough coverage. A decimal (BCD) adjust function, if present, should be tested for no adjustment, adjustment due to flags, and adjustment due to a digit greater than nine.

The register array contains RAM (register memory), register select logic and multiplexers, and possibly increment/decrement, rotate, clear, and/or complement logic. The RAM must be tested for stuck-ats and shorts between adjacent bits; just which bits are adjacent depends on the RAM layout (which, in general, is Therefore the test requires loading (and verifying) unknown). at least three patterns into each register; the patterns apply both a 0 and a 1 to each bit position (stuck-at test), and the same and complement values to each pair of adjacent bits (test for shorts). These same patterns will also be used in testing the processor's other registers and latches and the data paths. This will be done by executing instructions that move the register data through the desired data paths to the other registers. When the internal layout of register memory and data paths is unknown (as usual), the most logical assumption is that logically adjacent bits are physically adjacent (this is certainly true for at least some of the registers, latches, and/or data paths). Under this assumption, some suitable patterns are (in hexadecimal): 00, 55, & AA; 33, 66, & CC; D9, 6C, & 36. The patterns are distributed in the registers so that register select faults may also be detected, assuming either logical ORing or logical ANDing (as appropriate for the technology employed) of register contents for a multiple select Thus the tests employ different patterns in fault on reading. the different user registers so that R1 OR R2 (or R1 AND R2, as

appropriate) equals neither R1 nor R2. This allows both erroneous select and multiple select faults to be detected. A fault resulting in no register being selected will be easily detected when using these patterns. The contents of all user registers are verified near the end of the test, so that an erroneous write or multiple write fault can be detected.

Increment/decrement logic would probably be centralized in one unit within the register array (as in the 8080); however, the exact gate implementation is most likely unknown. For this reason, the self-test applies only a few basic test vectors, such as incrementing -1 (all ones) and decrementing zero, which tests carry/borrow propagation through every bit. Carry/borrows through no bits (incrementing an even number and decrementing an odd number) and through an intermediate number of bits are also tested. It should be noted that this logic may also be used to increment the program counter (PC) and/or stack pointer (SP) (as is the case for the 8080), which provides some additional increment testing. Other possible register functions, such as clear or complement, are most likely built into each register if they are present at all. These are easily tested, but testing and verifying each function of each register will be time consuming, so that a tradeoff may be necessary.

Any microprocessor will contain, in addition to the register array, some internal registers and latches and possibly special accumulator registers. These registers may be tested

for stuck-ats and shorts between adjacent bits by using the same patterns discussed above, assuming they can be loaded by software (either directly or indirectly). The instruction register (IR) is of interest in that it is loaded, not with data, but with instruction opcodes; this means that a fault will result in the execution of some erroneous instructions, possibly causing loss of program control. This cannot be avoided; however, as long as the GO signal is not generated, a hardware timeout will provide the needed NO-GO result, so that the fault will be detected. Accumulator registers are also of interest in that they inevitably have special functions, such as complement and/or increment. The self-test must exercise each function of each accumulator with sufficient patterns to ensure the detection of any (detectable) stuck bits. Two complementary patterns will suffice to test complement logic; but note that two successive complements (with no verification in between) results in a poor test, since the correct final result will be obtained if each complement does nothing at all. The program counter (PC) and address latches/buffers are of special interest as well, because, for meaningful results, only valid memory and I/O addresses can be applied. However, these registers/latches are used for all memory reads and writes, including instruction fetches, and sometimes for I/O, so that enough patterns will be applied during the course of the test to detect most stuck-Increment and decrement functions are tested as ats/shorts. described above.

The condition flags make up another CPU element to test. The self-test simply applies and verifies (by conditional jump, add with carry, ...) both one and zero (true and false) for each flag. Shorts between the flag flip flops are conceivable, but cannot be efficiently tested for without knowing the internal layout. The logic driving the flags is exercised throughout the test by numerous arithmetic and logical instructions; but obviously the test can only verify the flags at strategic points (optimally where another function is also verified) to minimize execution time.

The instruction decoding and machine cycle encoding unit of the CPU is the most difficult component to test. To simplify LSI implementation, the decoder most likely employs ROM, the exact nature of which is unknown. Thus a fault in the ROM could conceivably be manifested for only a single instruction. Also, note that faults in instruction decoding, like faults in the instruction register, may cause erratic behavior or even loss of program control (hopefully resulting in a hardware timeout). Since the self-test cannot execute and verify every instruction in the short time available, it simply covers as many classes of instructions and as many micro-operations as possible. For example, only a few register to register moves are tested, instead of trying to move each register to each other register. All types of addressing and all types of parameters (registers, immediate data of all lengths, immediate addresses) are employed

through the course of the test. However some instructions (such as halt) cannot be self-tested without special hardware. The most commonly used instructions (such as adds, compares, etc.) are tested most thoroughly. Conditional branches, transfers (jumps, calls, and returns), for example, are tested for both transfer and no-transfer; note that this overlaps with flag testing and almost everything else, since the conditional transfers are used for verifications of other functions. This overlap is typical of the 'start big' approach, several functions being tested together.

The self-test is designed to exercise all possible microoperations, thus testing some decoding and most of the machine cycle encoding. The micro-operations are determined from the processor's User's Manual based on the data paths, CPU elements, and functions employed by each instruction. All registers of the register array are considered equivalent since they use identical data paths external to the array (only register selection differs, and this was considered previously). The other registers (IR, accumulator, ...) are treated independently since their data paths differ. Conditional type instructions, which employ different micro-operations under different conditions, are considered to cover only those microoperations common to both conditions. This prevents the illusion of covering micro-ops that may in fact not be performed during instruction execution. Software has been developed to

determine the micro-operation coverage of a given test algorithm, and to find a minimal set of instructions that cover any set of micro-operations. Fault simulation will be required to determine actual fault coverage, since exercising a faulty micro-op does not guarantee detecting the fault.

Since the micro-operations are derived based in part on the data paths they use, exercising all micro-operations also serves to exercise all data paths. Most of the data paths are exercised with the register test patterns previously described, thus testing for stuck-ats and shorts between adjacent bits. As mentioned earlier, this is performed by executing instructions that move data from the registers over the desired data paths (thus providing more overlap). Some data paths, however, cannot be directly exercised with these patterns. For example, consider the data paths leading to the instruction register and those leading to an address buffer. For meaningful results, only valid opcodes and valid addresses, respectively, can be applied to these data paths. However, during the course of the test, enough opcodes will pass into the instruction register to effectively test for any stuck-ats/shorts in IR or its data Also, the RAM, ROM, and I/O tests will access all valid paths. addresses so that most stuck-ats/shorts in the address circuitry can be detected. Thus although complete stuck-at/short coverage is not in general possible for all data paths, the self-test can still verify that valid data will not be distorted. What happens to invalid addresses is not important anyway.

The final part of the CPU is its timing and control circuitry; this cannot be directly self-tested. However, by exercising all micro-operations, the self-test will also exercise much of this control circuitry. Further, the hardware timeout feature guards against some possible major control faults that are totally transparent to the software, such as generation of numerous unneeded hold or wait states. Also, interrupt control is verified since the test is initiated by Still, some control signals cannot be self-tested interrupt. without considerable extra hardware because of their nature (e.g., the HOLD/HOLD Acknowledge circuitry of the 8080 is used for DMA by external devices and thus is completely transparent to software). This is a limitation that cannot be avoided without the addition of considerable extra hardware.

2.5.2 ROM

ROMs are the easiest system component to test. A checksum is stored in the ROM itself to produce a known result when the contents of all (or a certain piece of) ROM are summed. Several different methods of forming this sum have been considered. The first uses a modulo 2 sum, in effect an exclusive OR; each column (bit position) is independent of the others (there are no carries). However, two faults in the same column would go undetected; hence this method was rejected. The second method uses a modulo 256 sum, namely the ADD instruction; carries out of the most significant bit (MSB, bit 7) are lost. But two faults in the MSB column would again go undetected, so this method was enhanced to form the third approach: the carry out of the MSB (from the ADD) is added back to the least significant bit (LSB, bit 0) of the sum; thus nothing is lost. Now to escape detection, the two faults must not only be in the same column, but they must also be complementary. That is, one must be a 0 turned 1, and the other a 1 turned 0. But due to the physical nature of a ROM, PROM, or EPROM, this is extremely unlikely; faults will normally occur in only one direction. Thus 0's may turn to 1's or 1's to 0's, but not both. Under this assumption, the third test method will prove quite effective.

Another consideration for the ROM test is how many checksums to use. The test algorithm is passed the start address of the ROM to test to make it address independent, but this also allows the ROM to be tested in pieces of any size desired, so long as each piece contains a checksum byte (to give the required sum); the checksum may be anywhere in the block of ROM under test. The ROM test could thus be broken up into a series of tests, so that periodic tests can execute in the short time available.

The final consideration is what number to use as the final known result of the sum. A sum to -1 (FF hex) was considered until we noticed that a 'dead' ROM (permanently deselected) would pass the test. (Since the bus would float when the ROM

should be active, FF hex would be read as the contents of each byte, resulting in the net sum of FF hex.) A sum to zero was similarly rejected in favor of a sum to AA hex, since the latter is a 'checkerboard' pattern (10101010 binary).

The test algorithm thus tests the ability of the ROM to access each location which verifies the address decoders, select logic, output drivers, and the ROM contents.

2.5.3 RAM

Many techniques for RAM testing have been developed over the past decade, each with its own advantages and disadvantages. But all thorough RAM tests share a common drawback: they take forever. Faster, specialized tests could be developed were the internal cell layout of the RAM known, since then a cell's true neighbors would be known. This would permit minimal tests of the decoders (access each row and column of the RAM only once) and allow true nearest neighbor (disturb) tests. But cell layouts vary from manufacturer to manufacturer and are almost never made available to users.

The Moving Inversions (MOVI) test technique is one example of a thorough test, and it is much faster than Walking or Galloping tests (1,2). A memory location is first read to verify it contains the previous pattern; then the current pattern is written and immediately read back for verification (to try and detect write recovery faults). This continues until the memory is filled with the current pattern. The patterns

employed are (in hexadecimal): 00, 01, 03, 07, ..., 7F, FF, FE, FC, F8, ..., 80, and back to 00; thus one bit is inverted each time. MOVI sequences through the RAM first moving forward (up) and then backward (down). In addition, MOVI steps through memory using each address bit as the LSB; that is, MOVI first moves from location N to N+1 (N-1 on down cycle), then from N to N+2 (N-2) on the next pass, then N to N+4 (N-4), etc. Thus all fundamental address transitions are tested (i.e. a change by a power of two, both forwards and backwards); this provides some testing for cell, row, and column disturb faults (despite the unknown layout). In order to test all of these basic address transitions, the test program tests all of (contiguous) RAM at once (testing smaller pieces would not test all basic transitions). Refer to reference [1] for complete details on MOVI. Note that MOVI does not test refresh for dynamic RAMs.

MOVI is a fairly good test for address decoder switching speed, cell, row, and column disturb faults, data sensitivity, and write recovery faults [2]. It is a very good test of address uniqueness, and a good general test of both functional and dynamic behavior [1].

The MOVI test requires $12 \times B \times n \times N$ memory cycles, where B = number of bits per word, n = number of address bits, and N = 2^{**n} = number of RAM locations. Naturally, a self-test program is much slower due to all the overhead it must perform. The MOVI test implemented for the 8080 requires about 20 seconds per

1K of RAM. Also, this test is, of necessity, destructive; that is, original RAM contents are lost. Thus MOVI is not at all suitable for a short, periodic test.

Therefore, two nondestructive tests were developed for the short periodic test, but they are, of necessity, not as thorough. Both algorithms make use of 'random' patterns, generated using a feedback shift register technique. This employs an irreducible polynomial of degree 8 to generate a sequence of 255 test patterns. The programs generate the next pattern by shifting the current pattern left and exclusive-ORing bits 2, 3, and 4 with the carry out from the MSB (bit 7). This carry out is also shifted into the LSB of the new pattern. Starting with 55 hex, the sequence is: 55, AA, 49, 92, 39, 72, E4, etc. Thus the desired 'randomness' is achieved. All 8-bit patterns except 00 will be generated before the sequence repeats. Note that test algorithms using this technique require one byte of RAM in which to store the current pattern. Since these random patterns change from test run to test run, numerous different patterns will be applied (over time), which provides some likelihood of detecting pattern sensitive faults. The algorithms are passed the start location of the RAM to test, so that RAM may be tested in segments.

The first algorithm tests RAM one location at a time, thus not testing address decoding (uniqueness) at all. It works as follows:

- (1) Read & save a RAM byte
- (2) Write/verify complement of original contents
- (3) Write/verify 'random' pattern
- (4) Write/verify complement of 'random' pattern
- (5) Restore/verify original contents

The second algorithm tests groups of two successive RAM locations, thus providing a minimal test for address uniqueness. It works as follows, where M and M+1 are the two locations under test:

- (1) Read & save both M & M+1
- (2) Write 'random' pattern to M+1; verify both M & M+1
- (3) Write complement of 'random' pattern to M;

verify both M & M+1

(4) Restore & verify both M & M+1

Location M+1 then becomes the next M, and the test continues.

Both algorithms immediately follow each memory write with a read from the same location in an effort to detect write recovery faults. However, the algorithms test primarily for data errors in a RAM cell and the ability to read and write, with at best minimal testing of other RAM faults (such as cell, row, and column disturb faults, address uniqueness, and address decoder switching speed). Note that although the sequence of

'random' patterns does not include zero, a zero pattern will eventually be written since the complement of the 'random' pattern is also used.

2.5.4 I/O Porcs

As mentioned in Section 2.1, self-testing I/O ports requires external wraparound hardware. Consider a serial I/O port chip (such as an 8251); three tri-state buffers can provide Two are normally enabled to allow passage of user wraparound. I/O data; the third, normally disabled, connects the serial output to the serial input. Then in test mode the first two buffers are disabled (tri-stated), isolating the user's external serial device, and the third buffer is enabled for wraparound. Thus serial data output will be received by the same chip's simultaneously exercising both transmit and serial input, receive logic if the serial chip is full duplex. Parallel I/O chips are tested similarly, using a single I/O chip if it has multiple I/O ports (as does the 8255) or using one output chip and one input chip if not (thus testing both at once).

Serial I/O chips (UARTS/USARTS) and some parallel I/O chips handshake with the CPU by means of status bits. In general, the processor must wait for proper status before performing input or output. This means that a fault in the I/O chip could leave the CPU in an infinite wait; this, however, will result in a hardware timeout so that the NO-GO test result will still be generated.
Some of the more recent LSI I/O chips (like the 8251 & 8255) are software programmable and can function in more than one operational mode. Unfortunately, the chip's current mode cannot, in general, be read back from the chip. This presents a severe problem to the self-test program. If it is to be nondestructive (as the periodic test must be), the chip's current mode must be restored before returning control to the application program. But, since the current mode cannot be read from hardware, the applications program would have to be constrained to store current mode data in RAM accessible to the self-test routine. Since most applications never change the mode of the I/O port, the best solution seems to be testing the chips thoroughly (in more than one mode) only after system RESET (or upon user request), and performing configuration dependent nondestructive tests periodically.

The serial port test algorithm consists of three parts: a transmit/receive test; a break send/receive test; and an overrun error detection test. Tests for framing or parity errors would require external hardware, and are therefore not performed. The transmit/receive test simply outputs test patterns and verifies that the same pattern is received (via the wraparound) with no errors. (Note that this also serves to test the wraparound.) The patterns used are (hexadecimal) 00, 55, and AA -- the same patterns that were used in the CPU register test. This tests

for stuck-ats or shorts between adjacent bits in the parallel data paths leading to the I/O port and in the chip's data registers, as well as testing the serial send/receive circuitry and portions of the status logic. The break test works in a similar fashion: a send break command is issued and then the CPU waits for the break detect (received) status bit to come In the overrun error test, the CPU outputs one active. character and waits until the UART has received it; then, without reading this character, the CPU outputs a second character and waits for it to be transmitted and received. Then the processor verifies that the overrun error status bit is set and that the second character can be read correctly (the first Thus most of the status and I/O circuitry has been is lost). A more thorough destructive test would repeat the test tested. for different baud rates, character lengths, and/or other programmable features.

A parallel I/O port test is much more chip dependent; simple I/O can be tested by applying the same patterns used in CPU register testing (00, 55, & AA hex will do). This tests the data paths, data registers (if any), output drivers, wraparound data paths, and input circuitry for stuck-at's or shorts between adjacent bits. (Note that strobe driven input may require some special hardware to generate the strobe signal.) Special functions (like the 8255's Port C single bit set/reset function)

are then tested for correct functional operation, provided they do not alter the chip's current operating mode (so that the test remains nondestructive).

2.6 Implementation of the Algorithm for the 8080 System

The preceding section considered test algorithms for microprocessor systems in general. That methodology has been applied to a system consisting of an 8080 CPU, RAM, ROM, 8251 serial I/O port, and 8255 parallel I/O port. This section of the report will discuss the self-tests developed for this 8080 system. It should be noted that the 8228 (system controller) and 8224 (clock generator) are considered part of the CPU element, along with the 8080 itself. This is reasonable since these chips are usually located on the same printed circuit board as the CPU.

2.6.1 Preliminary Considerations

This program is written in such a way as to be applicable to as wide a variety of user environments as possible. Also, the user responsibilities are reduced to a minimum. However, it is never possible to be completely transparent. The program must know certain parameters about the actual system. The user must provide these constants as shown in the configuration dependent assembly language equate statements on page A.1.

The first item that must be specified is the starting address of a 1.25K (1280) b_i te segment of ROM to be used for the self-test program. This is specified by defining the system parameter START as shown on page A.1.

Other items to be specified include the address ranges of RAM and ROM, the memory mapped addresses of the 8255 and 8251 data ports and the three memory mapped I/O addresses necessary to configure the wraparound logic and the self-test timers. (See Appendix A, page A.1.)

Also, 8 contiguous bytes of system RAM must be reserved . For use by the self-test program. The user must specify the address of the first of these eight bytes by defining the value of TSTAD (page A.1).

The ROM and RAM test segment sizes may be changed by altering the ROMSS and RAMSS parameters. This segment size must always divide the ROM or RAM into an integral number of segments, and hence should usually be a power of 2. Note that changing the ROM segment size (ROMSS) will change the number of checksums required for the self-test program listed in Appendix Increasing ROMSS results in fewer checksums, A. while decreasing ROMSS increases the number of checksums and may require adding JMP's around the checksum byte (if the checksum must be placed within a block of program code). Naturally, increasing a segment size increases the time per test pass, while decreasing either segment size makes for faster test passes.

In addition, any user ROM to be included in the self-test must include a checksum byte somewhere within each 128 byte

block. The checksum is chosen so that the modulo 256 sum (with end around carry) of all 128 bytes in the block is AA(Hex). A jump around this checksum may also be needed, so that 4 bytes out of each 128 bytes of user ROM must be dedicated to the selftest function. Only one byte is required if there is an unconditional branch in the block, since the checksum may then be placed immediately after this transfer. The 128 byte block size was chosen so that each ROM test segment will execute in approximately the same amount of time as the CPU/8255 test segment. The block size is small because the CPU self-test was made as short as possible.

The initialization routine is shown on page A.23. This routine (INIT) must be called by the applications program when processing a reset. This routine initializes all of the selftest variables in the self-test portion of RAM and initializes the programmable timers.

The entry point (START) must be reached from one of the 8 vectored interrupt locations selected by the system designer. All registers and flags from the main program are saved on the main program stack. The entry routine also initializes the timeout counter and reads the address of the next scheduled test segment from TSTAD. At the end of each routine, TSTAD is loaded with the address of the next segment to follow. Successive interrupts will then execute successive test segments. Variable

PAGE 31

values that need to be retained are stored in the 8 reserved RAM locations.

2.6.2 Reporting Status

If the self-test discovers an error, the ERR routine (shown on page A.2) is executed. In our implementation, the LED that normally remains on is turned OFF to indicate an error condition. The processor is then halted. This routine was placed at the beginning of the self-test program to increase the probability of the HLT being executed when the CPU is bad. Three successive HLT statements take care of possible byte skew due to software failure.

If the current test segment executes properly, the GOEXIT routine is executed. This routine initializes the main interrupt counter to the desired interval and restarts the timeout counter to insure the next interrupt is processed. If the self-test program did not execute properly in the allotted time, then the timeout counter would turn off the error LED. This would fail only if the GOEXIT routine were accidentally executed properly by a faulty processor. To minimize this probability three HLT instructions precede this routine. Also, the software error routine immediately precedes this routine. We therefore minimize the probability of a faulty GO signal as much as possible.

2.6.3 The CPU Test

The 8080 CPU test is shown in A.4--A.11. The 8080 CPU self-test exercises all ALU functions, which overlaps with exercising all possible micro-operations. These ALU functions ADD and SUBtract both with and without carry/borrow (and are: for carry/borrow of both 0 and 1); XOR, OR, AND; rotates left and right both through the carry flag (RAL, RAR) and without the carry (RLC, RRC); decimal adjust (DAA); and no-operation (after INR/DCR). Since arithmetic is very common, the full adders used for addition and subtraction are tested with all input combinations for each adder (8 combinations for each of the 8 adders) during the course of the test. Note that the compare instructions are subtracts as far as the ALU is concerned. A self-contained subtest applies all input combinations to each of the ALU'S XOR, OR, and AND logic function gates (4 combinations for each of the 8 gates for each function). (Users not concerned with the logic functions could omit this subtest.) The ALU's rotates are tested for functionality by performing each of the four different rotates once; this seems like a minimal test, but since the exact implementation of these functions is unknown, what is optimal? Also, the rotates are not one of the most commonly used ALU functions, so a longer test seems unjustified. The (BCD) decimal adjust function is tested for four cases: no-adjustment, adjustment due to the

carry flag CY=1, adjustment due to the auxiliary carry flag AC=1, and, finally, for adjustment due to a digit greater than nine. This test also verifies that the AC flag can be both one and zero (providing overlap with flag testing).

The 8080 register array consists of the user registers B&C, D&E, and H&L, plus the stack pointer SP, program counter PC, the W&Z internal registers, a 16-bit increment/decrement circuit, and a 16-bit address latch (plus multiplexers and demultiplexers for register select). Registers B,C,D,E,H,L, and SP are tested with the patterns described in Section 2.7 of this report. It is important to note that the 8080 XCHG instruction (exchange D&E with H&L) operates by switching the internal addressing of the DE and HL register pairs, and does not actually move any Thus to test these registers' RAM cells, one data at all [3]. must be wary of XCHG's, or the test coverage will not be what it The register test patterns used for SP (hex AAAA, 5555, seems. and 0000/FFFF) are also (while testing SP) applied to the array's address latch and inc/decrement circuit. This should detect any stuck bits or shorts between adjacent bits in these elements. The address buffer (which drives the address bus from the address latch), however, cannot be tested with these patterns, since (for meaningful results) only valid memory (and addresses can be applied (without adding more test 1/0) hardware). The same restriction applies to the program counter

PC. In addition, the W&Z internal registers are not tested with these patterns either, despite the fact that they can be loaded via XTHL (exchange top of stack with H&L). This is because W&Z are used for all branching (jumps, calls, returns, and RSTs) except PCHL, which is unconditional. Thus though a stuckat/short in W&Z could be detected, the conditional branch that must be used for verification would probably jump to the wrong address. (Also, the test would require a fair amount of time as XTHL is the slowest 8080 instruction.) Note that W&Z are implicitly tested to some extent since the test includes an XTHL and numerous branches; PC is similarly tested as it steps through the self-test programs.

The increment/decrement circuit is tested for worst case transitions (decrementing 0 and incrementing -1), for carry/borrow to/from the high order register of the pair, and for no carry/borrow propagation. Also, some additional testing is performed while testing stack operations and by the incrementing of PC after each fetch. Finally, register select logic is tested by using different and logically distinct patterns in the various user registers, as explained in Section 2.3.

The 8080 also contains several other 8-bit registers: the accumulator A, accumulator latch ACT, a TMP register, instruction register IR, and a data buffer/latch (driving the

data bus). The first three, A, ACT, and TMP, are used for almost all ALU operations and are tested (for stuck-ats and shorts between adjacent bits) with the register test patterns (described in Section 2.3) during the course of various arithmetic instructions (overlapped with ALU testing). Sufficient opcodes are applied to IR to verify that it too is free of stuck-ats and shorts between bits. The data bus buffer/latch is also tested for these faults by the opcodes and data bytes read from memory (latch) and by the patterns output by the CPU for testing memory and stack writes (buffer). The 8228 bidirectional data paths are also tested by these data The 8-bit increment/decrement function is tested in transfers. the same manner as the 16-bit inc/decrement circuit, with worst case transitions (incrementing -1 and decrementing 0) and various others. Finally, the accumulator's complement function is also tested for any stuck-ats or shorts (between (CMA) adjacent bits) while generating patterns for other uses (overlap).

The flags (CY, AC, even Parity, Sign, & Zero) are tested by verifying each as true (1) and false (0). This is simultaneous with the testing of conditional jumps: JZ, JNZ, JM, JP, JC, and JNC are all verified for both branch and no-branch. The remaining two, JPE and JPO, are tested for no-branch only since the Parity flag is not commonly used and the time seemed better

spent elsewhere. The AC flag is tested while testing the decimal adjust function (DAA). The CY and Z flags are considered most important and as such are tested most thoroughly. CY is the easiest to test, since it is used by adds with carry, subtracts with borrow, certain rotates, and decimal adjust. Some additional testing of all flags occurs while testing the PUSH/POP PSW instructions.

The 8080 instruction decoding, implemented by ROM, is tested by exercising all possible classes of instructions and all possible micro-operations. Also, the test includes instructions with zero, one, and two bytes of immediate data, and instructions with an immediate address (such as LDA). Likewise, all forms of addressing, direct, register, register indirect, and immediate, are exercised. Despite the fact that a decoder ROM fault may show up for only a single instruction, the self-test does not dry to execute all instructions. Rather the test exercises classes of instructions, where, for example, ADD r, ADD M, and ADI xxx form a class, DCA rp form another, and XCHG is a class of its own. All classes of instructions are exercised except for DI, HLT, IN, and OUT (since extra hardware would be required to test these), and conditional calls/returns. IN and OUT would be tested in I/O port tests and/or status reporting if memory mapped I/O is not employed. A test containing conditional calls and returns has been implemented,

with all but the parity conditions tested for both call (return) and no-call (no-return). However, the extra time required is considerable (about 300 clock cycles) so that user priority will determine whether or not to use this version of the self-test. More importantly, the self-test exercises all micro-operations except those covered only by DI, HLT, IN, and OUT; this exercises most of the decoding and control logic of the CPU. Refer to Appendix G for a list of the 8080 micro-operations.

The data paths connecting the various elements of the CPU are tested (for stuck-ats/shorts) "in the process of testing the elements themselves. Also, as was mentioned in Section 2.2, the micro-operations were developed with the data paths in mind; so all data paths are exercised to some degree. The weakest point is the path to the address buffer which, as stated before, is restricted to valid memory and I/O addresses (for meaningful results).

Tests were combined where possible. For example, on page A.4, the portion of the test between OKO and OKl executes the DCX, ADD, and ACI to set the carry and zero flags and EVEN parity. The JNZ, JNC, JPO instructions verify the correct operation of instructions, flags, and conditional jumps. Note that the JZ to OKl is followed by a JMP error in case the JZ fails. The RST ERX is yet another branching mechanism that may work if the JMP fails. Finally, the HLT should hang up the

program if no transfer at all is executed. The RST ERX transfers control to one of 8 vectors in low memory, where a copy of the ERR routine is located.

Similarly, segments from OK1 to OK5 verify other combinations of operations. The segment OK5 verifies DAA, DAD, INX, and other register and ALU operations. As a final check, the contents of all registers are verified by adding them together modulo 256 with end around carri and checoing for the expected sum. This tests for multiple register selects.

The other instruction tests are documented in appendix A, pages A.2 to A.10.

2.6.4 ROM Test Program

A ROM test using checksums formed by modulo 256 addition with carries added back to the LSB (as described in Section 2.5.2) has been implemented for the 8080 processor. The algorithm is passed the start address of the block of ROM to test and forms a sum of AA hex for a GO pass. The test routine object code occupies only 64 bytes of memory and runs in about 45 N clock cycles, where N is the number of bytes of ROM to test. Thus 128 bytes of ROM can be tested in a single pass of just under 3 milliseconds (with a 2 MHz clock). See page A.16.

A sample program, written in Microsoft BASIC, for calculating the checksum needed for each ROM segment is listed in Appendix H. The program requests the segment size and

desired final sum for flexibility; these should be 128 and 170 decimal (AA Hex), respectively, to match the self-test program listed in Appendix A. The CHKSUM program accepts an INTEL ASCII format object file as input. This object file should have a zero byte where each checksum byte will be placed; the zeroes must then be changed to the appropriate checksums, and the file reassembled prior to burning the ROM.

2.6.5 RAM Test Program

A MOVI RAM test and both quick. nondestructive RAM tests described in Section 2.5.3 have been coded for the 8080. The thorough MOVI (Appendix F) test requires almost 20 seconds per 1K of RAM (for a 2 MHz clock) and, as stated earlier, tests all of contiguous RAM at once. The first quick test, which tests RAM location by location (A.17), requires about 150N clock cycles to test N locations, or about 75 milliseconds per 1K. The 32 byte segment used in the program (A.17) requires 2.3 milliseconds to execute. The second quick test, which tests two successive RAM bytes at a time, requires about 235N clock cycles for N locations, or about 120 milliseconds for 1K. Both of these tests are passed the start address of the RAM segment to be tested to allow segment testing. Each of the nondestructive test routines requires less than 100 bytes of object code, while MOVI requires about 200 bytes. The first nondestructive test is included in the self-test program listed in Appendix A; it was chosen for its high speed.

2.6.6 I/O Ports Test Program

The 8080 has two software programmable I/O port chips: the 8251 USART for serial I/O, and the 8255 for parallel I/O. Nondestructive tests have been coded for both chips using memory mapped I/O so that the same test routine may be used to test several different 8251's (or several 8255's). However, the

routines may be easily converted to discrete I/O (using IN and OUT).

The asynchronous mode of the 8251 is tested and has been modelled for simulation. As described in Section 2.5.4, the test consists of an I/O test, a break send/detect test, and an overrun error detect test. Unfortunately, not all versions of the 8251 have the break detect capability [4,5]; the break is transmitted and wrapped around to the serial input, but a framing error is detected instead of the break. For these chips the break test has become a break send/framing error detect The 8251 test routine requires about 128 bytes of object test. code; its execution time depends upon the character length and baud rate selected. With one stop bit, 8 bit characters, no parity, and at 9600 baud, the 8251 test requires just under 8 Therefore, it was divided into two parts milliseconds. requiring about 4 ms each. (See p A.19)

An 8255 test has been coded to test Mode 0 operation (basic I/O with no strobes/handshaking) (See page A.11). Although the 8255 remains in Mode 0 throughout, it changes the port configurations (i.e., changes which ports are inputs and which are outputs). However, the test restores the 8255 to its original configuration, which must be known in advance. Before the test commences, all wraparound and isolation buffers are tri-stated (isolating the external device); then a pattern is

written to each port. This is a no-op if the port is defined as an input, while if it is an output, the pattern is latched and can be read back by reading that port. Each port is then read back; if it was an input, FF hex (all ones) is read (since the lines driving the inputs are tri-stated). If the port was an output, the pattern is read back; note that if neither value is read back, there is a fault and a NO-GO result is generated.

The first part of the test routine tests the 8255's three I/O ports (A, B & C) and the data paths involved for stuck bits or shorts between bits as well as testing the 8255's basic functionality. The test defines one port as output and the other two as input, and then outputs test patterns and verifies that they have been read back correctly through the two input ports. Each port has a turn as output port, as shown below:

Output port	Input ports	Patterns used (hex)
A	в, С	55, AA, 00
B	A, C	CC, 66, 33
С	A, B	D9, 6C, 36

The second part of the test checks the Port C single bit set/reset function. Each bit is set (verified) and reset; the test then verifies that setting a set bit and resetting a zero bit have no effect. The patterns in Port C are read back for verification through Port B. The total test routine requires approximately 300 bytes of object code and takes between 1700

and 1800 clock cycles to execute (0.85 to 0.90 milliseconds for a 2 MHz clock), depending upon the original configuration. Therefore, this test was combined with the CPU test to make a 2 ms segment.

Ά self-test methodology has been described for microprocessor systems in general and specific algorithms for an 8080 system have been discussed. The methodology has been developed under the constraints of minimum additional hardware, minimum impact on system users, and has been tailored to quick, periodic, transparent tests. Some elements/functions are untestable under these constraints (as was Halt), or can be given only a partial test (as for RAM). The test procedures proposed follow the 'start-big' approach and so attempt to overlap testing one element/function with testing others. Overlap is quite important under the above constraints in order to maximize fault coverage while minimizing testing time. Unfortunately, this overlap makes automatic generation of tests most difficult, but research toward this end is desirable.

2.7 Organization of Self-Test Segments

The overall system self-test is organized as a sequence of short periodic test segments. With a 2 MHz processor clock and fast memory that does not require WAIT states, the execution time of each segment is as follows:

where m = (ROM memory size in bytes)/128
n = (RAM memory size in bytes)/32

Segment (1) Tests CPU and 8255 (2 ms)

The total test time is 3m+2.5n+10 milliseconds. For example, for a system with 16K of RAM and 2K of ROM, the total test time would be 1338 ms. The CPU test uses only 2ms of the total time. The 8251 uses 4 ms, the ROM requires 48 ms and the RAM requires the rest (1280 ms). The test is executed in m+n+3= 531 sequential segments.

2.8 Hardcore Assumptions

The self-test, as mentioned previously, cannot test all CPU elements/functions completely without special extra hardware. Those elements not tested are: the HLT instruction; the DI (disable interrupts) instruction; the IN and OUT instructions (since memory mapped I/O is employed); conditional calls and returns (an enhanced CPU test verifying these calls/returns has been coded, but was not simulated); the program counter (PC) and address buffer (since only valid addresses may be used for meaningful results); and the WZ register pair. Faults in the

latter three elements may be detected by a hardware timeout should the program lose control due. to faulty addresses. Finally, the 8080's timing and control circuitry cannot be selftested directly (without special hardware).

3. FAULT SIMULATION

One of the difficulties in developing self-tests for LSI systems is trying to rate the effectiveness of the software. When one reads articles on self test development for LSI systems, the authors are usually mute on this point or make vague statements such as "the test routines were shown to be effective." The reason for this is that, presently, the only known way of testing the effectiveness of self-test software is to conduct "fault injection experiments." One can either run these experiments with a real hardware system or through simulation. Using a hardware system is not feasible because obtaining LSI devices with known internal defects is much more difficult than obtaining good devices. Simulation does provide an answer, but there are problems here also. LSI devices contain thousands of gates, thus using traditional gate level simulation techniques can present great difficulties. The biggest problem is that accurate gate level models of LSI devices are usually known only by the manufacturer and in most cases they are unwilling to divulge this information. Secondly, even given a gate level model of an LSI system, the simulations require too much host CPU time, i.e. money, when validating The only solution to this problem is to self-test software. develop a simulation model at a higher level. During the past several years at VPI, we've developed an approach to higher

level simulation known as chip level simulation. In chip level simulation, the internal microperations of a device and the timing characteristics of the signals at its interface pins are simulated. This is done without modeling the detailed internal gate structure of the chip.

The simulation language that we employ is called GSP (General Simulation Program). It was developed under previous U. S. Navy research contracts. It has been used on this contract and we are also using it to do fault modeling for the NASA-Langley Research Center.

We have found GSP to be a very effective tool for the fault modeling required by this contract. As will be detailed, using GSP, we were successful in modeling the microprocessor system and conducting the required fault injection experiments.

3.1. A Description of the General Simulation Program (GSP)

The General Simulation Program (GSP) is a general purpose simulation program designed specifically to simulate LSI devices at the chip level, i.e. internal device micro-operations and detailed interface signal timing are simulated. The program is written in FORTRAN to insure portability. Presently the system runs in either a batch (MVS) or interactive (CMS) mode on an IBM 3032 Processor. An optimizing compiler (G1-HX(2)) is used to speed up the simulation.

When utilizing the GSP system one goes through the following three phases:

Phase 1 - Chip Description. The user models the device at the chip level (an example of this is given below) and codes its description using the GSP assembly language. This code description is then processed by the GSP assembler to produce an integer microcode file which can be used in any subsequent simulation requiring that device.

Phase 2 - Interconnect Description. The user edits an interconnect description file which is used to link the microcode descriptions of the individual modules into a total system microcode description. This description can be used for all subsequent simulations of the particular system.

Phase 3 - Simulation. External system inputs are specified and simulation is begun and repeated as necessary.

The process of modeling and coding a "sample" module is illustrated in Figures 3.1 through 3.4.

The sample module is an 8 bit register with buffered outputs. Data is clocked into the register on the fall of the strobe (STB). The ouput buffers are enabled (EN = 1) when the input select function (DS1 DS2) is true.

The first step in the modeling process is to examine the chip description and timing specifications to identify module events. As shown in Figure 3.1, the sample module has a 55 NS

delay (t_{SD}) from the fall of the strobe until data appears on the ouputs (assuming the buffers are enabled). Also, there is a 45 NS delay (t_{ED}) specified from the presence of the enabling input logic condition (DS1 DS2) until ouput data appears.

If the buffer delay is 10 NS, then three delay events can be identified: (1) negative strobe transition to register self call (45NS), (2) positive enable transition to enable self call (35NS), and (3) self calls to data output. The term "self calls" refers to the fact that after the module routine identifies either of the two external events (1) or (2), it causes an event to be placed in the time queue which will call the module routine in a specified number of nanoseconds. Once called, the routine will schedule the register content to appear in the outputs after 10 NS, provided that the buffers are enabled.

Figure 3.2 illustrates the second step in the modeling process: generation of the module flow chart. We have found this step in the modeling process to be very important in assuring an accurate model. A good deal of time can be fruitfully spent in this phase before proceeding to the coding phase.





Events:

- 1. Neg strobe transition register self call (45 ns)
- 2. Pos enable transition enable self call (35 ns)
- 3. Self calls to output (10 ns)

Figure 3.1 Sample Module Specifications

For the example under discussion, the flowchart illustrates the logical structure of the model. After the enable (EN) signal is computed, a check is made to see if either the enable or the strobe events have occurred. Note that the events are detected by comparing the present value of a signal with the value of the signal that was stored the previous time the module was called (e.g. STB vs STBO). If either of the events has occurred, an appropriate self call is scheduled. Also, the value of the data or signal involved is "carried along" with the self call event for later storage.

The next section of the flow chart checks for either an enable self call (ENSC) or a data register self call (DRSC). If DRSC = 1, the data register is _pdated using the previous value of the data input value that was "carried along" with the data register self call. Next, the value of the delayed enable (END) is checked. If END = 1, the data outputs are scheduled to take on the value of the data register in 10 NS. If END = 0, the data outputs will be forced to the all ones configuration simulating the high impedance state. The final activity in the flowchart is the updating of the "old values" of EN (ENO) and STB (STBO). After this, the module procedure is exited.

The final step is the coding of the module description using the GSP assembly language. This is illustrated in Figure 3.3.

Note that the description contains a declaration section and a section containing module micro-operations. The declaration section specifies registers (REG), pin connections (PIN) and events (EVW). Module micro-operations are specified using a rather normal looking assembly language except for instructions like: MOV(W10) D, DO. This instruction causes the contents of the D register to be moved to the ouput in 10 nanosJc.

Figure 3.4 shows the form of the integer microcode file for the sample module.

This section of the report has given only a cursory introduction to the General Simulation Program (GSP). For more information the reader is referred to reference 6.



~

į.

DECLARATION SECTION:

REG(8) D ;SAMPLE MODULE, 8 BIT CLOCKED REGISTER REG(1) TEMP1,EN,ENO,STBO ;TRI STATE OUTPUT WITH ENABLE CONTROL PIN DI(1,8),DO(9,16),DS1(17),NDS2(18),STB(19) ;PIN SPECIFICATIONS PIN DID(20,27),END(28),EX(61),ENSC(62),DRSC(63) ;PSEUDO PINS EVW(500) W10(10),W35(35),W45(45)

MODULE MICROPERATIONS:

MOV NDS2, TEMP1 COM TEMP1	;COMPUTE EN=DS1.NDS2'
AND DS1, TEMPI, EN	; CHANGE IN OUTPUT ENABLE?
MOV(W35) #1,ENSC MOV(W35) EN,END;C STBC:MOV STB.TEMP1	;CHANGE IN OUTPUT ENABLE? ;SCHEDULE ENABLE SELF CALL IN 35NS ARRY ALONG CURRENT ENABLE VALUE ;COMPUTE STB'.STBO P1
COM TEMPI AND TEMPI,STBO,TEM BEQ TEMPI,FLGCK MOV(W45) #1,DRSC	PI ;NEG STROBE TRANSITION?
MOV(W45) D1,D1D	CARRY ALUNG THE LUKKENT INPUT VALUE
REQ TEMPL.UPDATE	FITHER SELF CALL FLAG SET? RESET FLAG CHECK FOR REGISTER SELF CALL
	;RESET FLAG ;UPDATE D REGISTER
OUT: BEQ END,HIZ MOV(WIO) D,DO BRU UPDATE	CHECK OUTPUT ENABLE ; DO=D IN IONS
HIZ: MOV(W10) #225,D0 UPDATE:MOV EN,ENO MOV STB,STBO MOV #0,EX	;DO=ALL 1'S IN IONS ;UPDATE VARIABLES
MOV #0, EX END	;EXIT MODULE

FIGURE 3.3 MODULE DESCRIPTION

	Паказа Паказа	C I I C I C I C I C I C I C I C I C I C
H crocode	15777411 195 195 195 993041 16777408 16777408 16777408 198 198 16777411 983041 193 16777409 16777409 16777409	16777405 15777409 1577741C 134 1677740C 16777413 16777413 15777414 15777414
	3 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 3 4 1	4 4 4 4 4 4 4 4 4 4 4 4 4 4
, 	144104 104700000000000000000000000000000	2013500000000000000000000000000000000000

Module Microcode File

1

Figure 3.4

55

1.20

3.2. The Simulation Model for 8080 System

The system that was modeled consisted of the same chips that are in the hardware system: (1) 8080 microprocessor (2) 8228 System Controller and Bus Driver (3) Semiconductor Random Access Memory (RAM) Read Only Memory (ROM) (4) (5) 8251 Programmable Communicaton Interface (UART) 8255 and (6) Programmable Peripheral Interface (Parallel Port). The real system also contains an 8224 clock chip, however for simulation purposes this was considered to be part of the microprocessor. In addition to the above six models, the gating used to perform address selection was grouped together to form a Select Module. Finally the bus interconnect between the chips was also modeled as a module. Figure 3.5 below shows a diagram of the system model.

As pointed out in section 2, the system test scheme employs wrap around from I/O outputs to I/O inputs. It was not necessary to model this wrap around as separate modules in that we were able to use our regular method of interconnect specification.

3.3. The Modeling Process

The development of the simulation model for a computer system consists of steps which are analogous to hardware development. Models for the individual chips are first developed and checked out. This model development consists of

four steps: (1) examination of the manufacturer's specifications (2) development of a model flow chart (3) coding of the model (4) assembling the model code to produce a "micro code" file. This process was illustrated in section 3.1 for a sample module.

The development of the models for the test system followed the same four steps. Model development and model checkout for LSI chips is a sophisticated process, requiring that the modeler have a thorough understanding of the chip logic. We estimate that approximately 7 man months of effort were expended in model development. We do not discuss each model in detail in this report. However, in appendix B the model flow charts for the test system are given. Appendix C gives the assembly language description for each module. At the present time, a separate document discussing modeling techniques is in the writing process. We will forward this to RADC when completed.



İ,



System Simulation Model

3.4. Development of the System Model

Once the individual models have been coded and checked out, they are merged to form a system microcode file. Figure 3.6 illustrates the process. It assumes that individual microcode files have been prepared. These files are then merged to form the LINK file. The LINK file holds the microcode for the entire system. In addition it also is used to maintain the state of all system signals initially and as simulation progresses. The merging of module descriptions to form the LINK file is performed automatically upon command.

Another file, the DATA file, contains necessary information on: (1) module interconnection (2) initial signal values (3) module input marking (4) input vector specification. The DATA file for the test system is given in Appendix D. Details of how to prepare the data file are given in reference 6.

Once the LINK file and the DATA file are in place the simulation can begin. As simulation progresses, the state of the system is maintained in the LINK file. Specified system outputs are routed to an output file for storage. The simulation output can also be simultaneously routed to the user's terminal and/or printer. The above discussion implies operation in an interactive computing system; however the simulator can be run in the batch mode as well. In fact, most of our longer simulation runs were made this way.


3.5. Fault Injection Experiments

The purpose of constructing the simulation model was to conduct "fault injection experiments" in order to assess the effectiveness of the test software. The first step in the process is the injection of the fault into the module microcode. This is done by assessing the effect the fault has on the module response and then incorporating this effect into the model. This incorporation is accomplished by: (1) deleting module code or (2) modifying module code or (3) adding additional module code or (4) some combination of (1), (2) and (3).

This contract was the first time we had ever done this on a large scale. Our approach to doing this was therefore "ad hoc", but we will study the overall results and attempt to derive general principles for fault insertion.

A full list of the faults injected for each chip are given in appendix E. However, they can loosely be divided into three categories:

(1) Incorrect microperations - Examples: "Incorrect operation of carry flag for subtract instruction" (CPU), "multiple register select on read, selecting C also selects L" (CPU), "Bit set/reset command clears Port C output completely" (8255).

(2) stuck at faults

Examples: "Data bus line 2 from the 8228 stuck at zero", address line ADO stuck open (ROM)", and "status register stuck at all zeros" (8251).

(3) timing faults.

Examples: "Write pulse must be 500NS to write correctly instead of the specified 250 NS (8251)" or "Hold times for address and data had to be too large--300NS from the end of the write pulse" (8255).

A basic question that sight be asked is how were the faults chosen. With the very high reliability of LSI devices [7], the most likely faults will be interconnect faults, e.g. cold solder joints and printed circuit board defects. Therefore, in our simulation of faults, a high priority was given to interface defects: 43 per cent of the faults injected were interface faults.

In selecting interior chip faults to simulate, the ideal approach would be to first compile a list of the most likely faults from literature data and information obtained directly from the manufacturer. The faults to inject could then be selected from this list. In the case of memory devices, failure modes are well documented [2] so that we were able to do this. For the other chips in the system, i.e. the 8080 processor and it's support chips, no such data is available. We contacted people involved in fault simulation at INTEL and their reply was

that they knew of no fault history for their chips. In light of this situation, we decided that the next best approach was to have the simulation modeler of each chip select the faults, e.g. the person who developed the model for the 8251 would compile a fault list for that chip. Also, to as great a degree as possible, the selector of the faults should not be aware of the characteristics of the test programs. We followed these guidelines as closely as possible given the limited number of people working on the project at one time (4-5) and believe we were able to select an unbiased set of faults to test the self test software.

In conducting the actual injection experiments we wanted to insure that the necessary fault information was collected. То insure this, a standard Fault Injection Experiment Record form was used for each experiment. Figure 3.7 gives an example of this. The Fault Description, as its name implies, describes the physical fault that is inserted, in this example: "data line DØ to 8251 shorted to ground." The System Configuration category lists the module files that were used for the run. The Initial Conditions and Input categories are self explanatory. This information is stored in a DATA file so the name of that file is specified here. The test routine that was being executed is recorded in the "Program Executed" category. A description of how the fault manifested itself is given in the Fault Syndrome category. Finally space is given for additional comments.

We did not include the Fault Experiment Record for each experiment in the report. (They are on file in the Department of Electrical Engineering at VPI&SU.) Instead we prepared for this report, as appendix E, a Fault Experiments Summary. The summary has an entry for each experiment. The entry contains a "description of the fault" and the test results. Test results are classified as detected, program control lost, or not detected. Under our system test concept, a fault can be detected in two ways: (1) the test routine detects the fault or (2) the test routine hangs up in an infinite loop due to lack of response from some section of the hardware. In this second case, a "watch dog timer" would time out indicating a system failure. Loss of program control means that the processor receives faulty instruction data from the ROM and therefore is no longer executing the test routine. It is highly probable, we believe, that a time out will occur in these cases also, but we list them separately since the probability of detection is not unity.

Fault Injection Experiment Record

Date: 8-25-1

Fault Description: Interconnect Fault #8251IB, Data line DØ to 8251 shorted to ground

System Configuration: SYS51

RAM32RB

A8255V6

B8228

A8080N

CSL

BUS

TEST8251 (ROM)

A8251V5

Initial Conditions	Input	Program Executed
	A8251IB DATA Al	TEST8251 SOR AL

<u>Fault Syndrome</u>: Mode word and command word to 8251 were modified to 4C and 14 respectively instead of 4D and 15.

Test incomplete. Processor hangs up. Hardware timer should detect the fault.

Comments:

Figure 3.7

3.6 Analysis of Fault Coverage

Table 3.7 below gives a numerical summary of the results of the fault injection experiments.

<u>System</u> Component	DET.	PCL	NOT DET.	Totals	5
CPU	33	2	1	36	
8228	4		2	6	
BUS		3		3	
ROM	1	3	1	5	
RAM	2	2	3	7	
8255	31		7	38	
8251	9 <u>21</u>		2	23	
Totals	92	10	16	$\frac{23}{118}$	
Percent	78	8	14	100	

Table 3.7

The data shows that of the 118 faults injected, 92, or 78 percent would definitely be detected, 102, or 86 percent would probably be detected, while 16, or 14 percent, would definitely go undetected. The table also shows, in particular, the sensitivity that the system has to faults in the data path involving the ROM, BUS and 8228. Of the total of 15 faults injected in these three modules, only 3 (20 percent) are definitely detected, 8 (53 percent) are probably detected, while 4 (27 percent) went definitely undetected. This is because these faults effect the instructions that the processor reads and thus would alter the program flow. The coverage of internal CPU faults, on the other hand, was excellent, with 92% definitely detected and 97% probably detected. This compares well with the data given in reference 8.

4. SELF-TEST HARDWARE EXPERIMENTATION AND DOCUMENTATION

The hardware added to the microprocessor system for selftesting was kept to a minimum. The hardware consists of three basic parts: wraparound, isolation, and control logic for selftesting I/O ports; timers and control for initiating the selftests; and a display for reporting the test results. In addition, some system ROM (1.5K) is required to store the selftest routines and 8 bytes of system RAM must be dedicated to the self-test. Figure 4.1 shows a block diagram of a self-testing 8080 system.

4.1 Experimental Verification of Self-Test System

The self-test described in Appendix A has been successfully verified on the self-test board. A "user" program was run in the foreground to ensure that the self-testing did not interfere with user programs. The program read characters from the console terminal (through the 8251), echoed them, and printed back the whole line of text when a carriage return was typed. through It had problems executing--even no the 8251 tests--despite the fact that self-test passes were made very 75 ms instead of about once a second as would probably be the case in practice.

4.2 Status Display

The self-test displays system status on two LEDs and, optionally, on a 7-segment display. The first LED represents



* indicates logic added for self-testing.

÷

NOT ERROR, it is normally on to indicate NO-ERROR and is extinguished to indicate ERROR. The second LED is a "heartbeat" indicator. It is toggled on and off by successive test passes (or by every nth test pass if n passes are made per second) so that the LED blinks on and off about once per second. This provides a visual indication that the system is successfully self-testing at (about) the proper rate. Note that should either LED burn out an error condition results. The LEDs do, of course, require monitoring. Figure 4.2, shows the LEDs and some of the driving circuitry. The 74373 8-bit latch is used as a memory mapped output port (at address ADDR1); a one or zero (alternately) is written to control bit BO at the end of each successful test pass (or each n passes) to make the "heartbeat" The ERROR signal driving the ERROR LED is generated by blink. logic to be described in the next section of the report.

The 7-segment display, also shown in Figure 2, can be included to allow some fault location; that is, different codes are written to the display by different tests (CPU, 8255, ROM, RAM, 8251) so that a fault may be isolated to a specific element or card. Since our self-test was not designed for fault diagnosis, many faults in one module are detected by the selftest routine for a different module. For example, a memory fault could cause the CPU memory read/write test to fail, indicating a bad CPU when really the memory is at fault. The





. .

1

ι

70

•

display was included on the self-test prototype board mostly as a development aid, but can be incorporated into the system selftest if desired.

Of the three displays, the "heart-beat" provides the best indication that the system is up and running correctly because it must blink on and off (at approximately the right rate). However, certain failures in the self-test hardware could cause loss of the "heartbeat" while the ERROR LED would stay lit (indicating NO ERROR). The two indicators provide a measure of redundancy that allows detection of errors in the self-test hardware itself.

4.3 Timers: Interrupt and Timeout

Figure 4.3 shows the counters and control logic needed to generate the periodic self-test interrupt calls and the hardware timeout. Note that an 8253 Programmable Interval Timer provides the two counters (with one spare); the counters are software controlled. This has the advantage of allowing different test cycle times for different passes of the self-test (an 8251 test pass, for example, requires more time than a ROM test pass). The disadvantage is that the system must function correctly to initialize the counters; failure to do so, however, will be indicated by the loss of the "heartbeat". Both timers (0 & 1) are configured in Mode 0 so that the outputs, initially zero, will change to one and stay there upon the terminal count;



Figure 4.3: Interrupt & Timeout Control Logic.

•

.

ŧ,

į

1

i

counting will then be suspended until a new start value is loaded.

Timer 0 is responsible for generating the interrupt request while Timer 1 provides the hardware timeout feature. The 8080 loads Timer 0 with the count value for the desired time between self-test passes, To, and loads Timer 1 with a slightly larger value, $\mathbf{T}_1 = \mathbf{T}_0 + \delta$. The counters are started simultaneously by writing ones to control bits CO and Cl of the CNTL latch (at memory mapped address ADDR3), thus enabling the Gate inputs on the 8253. When Timer 0 reaches T_0 , OUT 0 rises from zero to clocking a one (CO) through F/F #1 to generate the one, interrupt request; Timer 1 will still be counting. If the selftest has not begun within time δ after T₀, Timer 1 will time out and generate the ERROR condition (latched by $F/F \ddagger 2$). Time δ is the maximum time needed for the 8080 to process the interrupt, save user registers, and stop Timer 1. Thus Timer l's first function is to ensure that the self-test is initiated within the allotted time.

Upon interrupt acknowledge, F/F #1 is cleared and an RST instruction is gated onto the Data Bus by the 74244. (The 74244 may be omitted if RST7 is used for the self-test, since that opcode is FF Hex.) The self-test has now been successfully initiated and zeroes are written to CNTL bits C0 and C1, disabling the timers. Timer 1 is now loaded with a new count

value corresponding to the length of the test to be performed on this pass (test times vary depending on what is being tested). A one is then written to CNTL bit Cl to start this timer. Upon successful completion of the test pass, Timer 1 is stopped (by writing a zero to CNTL bit Cl), Timers 0 and 1 are reloaded with T_0 and T_1 , respectively, and the timers are started (by writing ones to C0 and Cl) to await the next test pass. If, for any reason, the self-test does not finish within the allotted time interval, Timer 1 will time out and generate the ERROR signal. Thus Timer 1's second function is to ensure the self-test pass reaches a timely completion (or an error is generated).

During all previous write operations to the CNTL latch (actually writes to address ADDR3), bit C2 was a logic one. If the self-test detects a fault, a zero is written to C2, presetting F/F #2 to generate the ERROR signal; the processor then halts (since successful return of control to the user program is not guaranteed). Thus ERROR may be generated by either a hardware timeout (Timer 1) or by software. The ERROR signal turns off the ERROR LED and is available to the user for any other desired action. Note that upon power-up the ERROR signal may be true (indicating ERROR) for a short while before the software initializes the 8253 and CNTL latch. A one-shot could be used to eliminate this possibility, if necessary.

The hardware shown in Figure 4.3 allows complete software control of the self-testing and hardware timeout. This allows a user program to suspend self-testing during a time-critical operation. The user program simply writes zeroes to CNTL bits CO and Cl (and a one to C2) to suspend testing, and then writes ones to CO, Cl, and C2 to resume self-testing. Note that the "heartbeat" LED will be affected by a long suspension, so that suspensions for over 100 ms or so are not recommended. Note also that if the user program fails to resume self-testing, then the "heartbeat" will stop altogether, indicating a fault.

The "heartbeat" also minimizes the effect of a fault in the hardware of Figure 4.3 or in the software control. If tests are not successfully completed at (about) the proper rate, the "heartbeat" will indicate a fault even if the ERROR LED is still lit.

4.4 <u>Hardware</u> <u>Required</u> to <u>Self-Test</u> <u>I/0</u> <u>Ports</u>

Figures 4.4a and 4.4b illustrate the logic needed for selftesting parallel and serial I/O for an 8080 system. The 8255 parallel I/O port is especially easy to test in Mode O since each of the three ports can be configured as either input or output; this allows data output to one port to be input through another port of the same chip. Similarly, the 8251 (being a full duplex USART) has both serial input and serial output so that another UART is not required to self-test it.





- 1967 A

76

. . .

ł

As shown in Figure 4.4a, the self-test logic for the 8255 consists of three (8-bit) isolation buffers (I1-I3), two bidirectional (8-bit) wraparound buffers, and another control latch, memory mapped at address ADDR4. Buffers I1, I2; and I3 isolate the 8255 from its peripheral devices during self-testing Figure of the 8255. 4.5 shows the three possible implementations for an isolation buffer. In Figure 4.5a, the 8255 port is configured as an output port; the 74373 (octal Dtype latch) outputs follow the inputs (from the 8255 port) during normal operation. During testing, the TESTING signal goes low and the 74373 latches its current ouputs; thus the user signals are preserved during the test and the peripheral device never sees the test patterns. The 8255 output value is restored upon successful completion of the test, and TESTING is set high once again for normal operation. The TESTING signal is supplied by the CNTL latch bit X4 as shown in Figure 4.4.

In Figure 4.5b, the 8255 port is configured as an input port; now the 74373 outputs feed the peripheral data into the 8255 during normal operation. During testing, the TESTING signal goes high, tri-stating the 74373 outputs. Thus the peripheral input data is prevented from conflicting with test patterns. Figure 4.5c shows a special case; here the 8255 port is sometimes used as an input port and sometimes as an output port. The Y signal is controlled by the user (through a latch-



78

.

- T

.

٠. ٤,

like CNTL) to define the direction of data flow. This case is merely a combination of the first two cases. During testing, the lefthand 74373 latches its data (in case the port is an output, Y = 1) while the righthand 74373 is tri-stated (in case the port is an input, Y = 0).

The wraparound buffers, Wl and W2, are 74245's, octal bus transceivers with tri-state outputs. During normal operation, their EN inputs (XO and X2) are high, and both directions have outputs tri-stated. During testing, CNTL bits XO and X2 are set at zero and bits X1 and X3 are used to define the direction of data flow. Thus each 8255 port can be tested as both an input port and output port.

The serial I/O self-test logic, as shown in Figure 4.4b, requires two tri-state buffers to isolate the serial peripheral device and one more tri-state buffer to provide wraparound (requiring one 74125). Only one control bit (X5) is required to define either normal operation or self-test mode (wraparound). During testing, the serial input is connected to the serial output so that the 8251 receives what it transmits; the peripheral device is isolated by the tri-stated buffers. During normal operation, the wraparound buffer is tri-stated and the other two buffers enabled for normal serial I/O.

One important consideration here is the effect of a fault in the isolation/ wraparound hardware. A fault in a wraparound

buffer would be detected by the I/O port's self-test. However. a fault in an isolation buffer would not be detected. The isolation can be tested, but an additional input port is required and, more importantly, the testing must be done while writing to or reading from the peripheral device. This requires knowledge of the peripheral device. Figure 4.6 shows an example of testing parallel I/O isolation buffers. If the isolation buffers passes data out to the peripheral, data must be written to the 8255, input through the extra port (ADDR5), and compared. If the isolation buffer passes data in from the peripheral, data must be read through both the 8255 and the extra port, and compared. Thus data from both sides of the isolation buffers is compared. For serial I/O, an extra UART would replace the extra 74373 parallel input port. Again, since the peripheral will either receive or provide the test data, this testing must be part of the applications program.

5. CONCLUSIONS

The main conclusions that can be drawn from this report are:

(1) It is possible to develop efficient self-test routines for detecting faults in the processor, memory, and support chip areas of a microprocessor system. These routines comprise the essential element of a total self-test strategy for microprocessor systems. We found that the CPU and parallel I/O port tests required the least amount of execution time, in fact both of these tests are made in a single test pass in 2 ms, while RAM memory testing required by far the most time, approx. 80 ms for 1K. ROM testing also required a fair amount of time, approx. 24 ms for 1K. These figures are for a 2MHz clock rate. Serial I/O testing depends almost entirely upon the baud rate employed as opposed to the other tests which depend on the processor clock rate.

Fault injection experiments indicate that the fault coverage of the self-test strategy is approximately 80%. Failures detected by self-test mechanisms include not only those detected by the self-test routines directly, but also those uncovered by "watch dog" timer mechanisms. This second category of faults is characteristic of situations in which the system becomes totally unresponsive and when the self-test hardware is itself faulty.

(2) A chip level simulation model is an effective tool for evaluating self-test software. This model was used to construct fault injection experiments in order to assess the effectiveness of the self-test software. The results of these simulation experiments were used to calculate the 80% fault coverage figure mentioned above.

The fact that the model was constructed and was used to evaluate self-test software constitutes an important contribution to the state of the art in system validation. To date, accurate modeling and simulation of LSI devices has been prohibitively expensive in many validation situations. The work carried out in this contract has demonstrated the effectiveness of the GSP simulation language in solving this problem.

(3) An effective self-testing system requires only a small amount of self-test hardware. An actual 8080 hardware system was constructed and put into full working order. All self-test routines were run on chis system to verify that: (a) the selftest routines will actually run on real equipment (b) the selftest routines, when finished with their execution, leave the system in a state compatible with an operational program (c) that the small amount of self-test hardware that was added, functioned as expected. Our laboratory system operation verified that all three of these requirements were satisfied.

In summary, then, we feel that we have met the three goals of the research contract. In doing so, we have developed an approach to the self-test of microprocessor systems which has been demonstrated as being effective. In addition we have accumulated a large base of concepts and ideas for further important research in the areas of system self-test and system modeling and simulation. We will present some of these ideas in the next section.

6. RECOMMENDATIONS FOR FURTHER RESEARCH

As was emphasized in the conclusion section, a large body of important knowledge has been accumulated in completing Air Force Contract F30602-80-C-0200. In light of this we make the following recommendations for further research:

Future Study

(1) Develop additional self-test library programs that provide greater fault coverage. The logical next step would be to develop a self-test that achieved coverage as close to 100% as possible without imposing any time constraints. This would provide an indication of the time required for such a test. This report describes such a test for RAM memory that requries approximately 20 seconds to test 1K of memory. It would be useful to know the time and the amount of added hardware required to achieve maximum coverage for the CPU as well. Next it would be useful to develop a set of programs with intermediate execution times and fault coverage. The system designer could then select the self-test that best suits his needs. The tradeoffs would be execution time and added hardware cost for additional fault coverage.

(2) Extension of the self-test techniques to other microprocessor technologies. The self-techniques that were developed were applied to an 8080 system. An important extension of this work could be made in two areas. First, self-

test techniques could be developed for microprocessor systems which possess a higher level of integration. A first step here might be the 8085 system which combines the functions of the 8080 processor and the 8228 and 8224 support chips into one The 8085 has essentially the same instruction set as the chip. 8080, so that this effort would constitute a rather straight forward extension of the present research results. Next, selftest techniques could be developed for a full microcomputer on a chip, such as the Motorola 6802. These chips extend the level of integration present in the 8085 by having both RAM and ROM memory in the chip. The obvious cost and reliability advantage of such chips will dictate their use in avionics systems and it is important that self-test techniques be developed for these chip types also. The second possible area of extension, could be to 16-bit microprocessors such as the 8086, MC68000, and the **Z8000**. The greater computational power and accuracy of these chips will no doubt result in their extensive use in avionics designs and self-test techniques should be developed for them.

(3) Abstract the features of the various library programs, possibly using a branch of formal mathematics, that would allow the tradeoff to be defined in general terms applicable to variety of microprocessor systems.

(4) Development of simulation models for other microprocessor technologies. This effort would support the work



in (2) by allowing fault simulations to be done for these other microprocessor technologies as well.

(5) Development of systematic approaches to modeling of both good and faulty LSI devices. We now have in place, a complete, chip level model of a microprocessor system. Such a resource offers great opportunity for exploring various approaches to the modeling of good and faulty LSI devices. Information gained in such a study, plus that gained in the current contract F30602-80-C-0200 should allow us to develop systematic approaches to this modeling.

References

[1] Jonge, J. Henk and A. J. Smulders, "Moving Inversions Test Pattern is Thorough, Yet Speedy," <u>IEEE Tutorial</u>: <u>LSI</u> Testing, IEEE Computer Society, Long Beach, CA 1978.

[2] Fee, Warren G., "Memory Testing," <u>IEEE Tutorial</u>: <u>LSI</u> Testing, IEEE Computer Society, Long Beach, CA 1978.

[3] Product Evaluation Group \RADC/RBRM] and Howard Dicken, <u>MC8080A Microprocessor</u> and <u>Related Peripheral</u> Devices--Product Evaluations, RADC, Griffiss AFB, NY 1978.

[4] Intel Corporation, MCS-80 User's Manual, 1977.

[5] Kane, Jerry with Adam Osborne, <u>An Introduction to</u>
<u>Microcomputers</u>, <u>Volume 3</u>: <u>Some Real Support Devices</u>,
Osborne & Associates, Inc., Berkeley, CA 1978.

[6] Devlin, Donald E., "A Chip Level, Multimodule Logic Simulator," <u>Masters Thesis</u>, <u>EE Department VPI&SU</u>, May, 1981. [7] Queyssac, D., "Projecting VLSI's Impact on Microprocessors," <u>IEEE Spectrum</u>, Vol. 16, No. 5, 1979, pp 38-41.

[8] Baruso, S. J., McGough J. J., and Sworn, F. "Latent Fault Modeling and Measurement Methodology for Application to Digital Flight Controls," Proceedings of the Advanced Flight Control Symposium USAF Academy, Colorado Springs, Colorado, Aug. 5-7, 1981.

÷

Appendix A

Self Test Program Listings

BOBO MACRO ASSEMBLER, VER 2.4 Entrons = 0 page 1

		RADC	HI CROPROC	A A A A A A A A A A A A A A A A A A A
0000	HREEFEREE START	EQU	0400H	######################################
•• ••	' INIT' SYN	IS DEFI BOL TAE	INED BY IT	"INIT" IS DEFINED BY ITS POSITION IN THE FILE; CHECK THE SYMBOL TABLE AFTER COMPILATION FOR ITS VALUE.
0000	ERX	EQU	\$	RST NUMBER FOR ERROR EXIT (RST 6)
	***** CONFIGURATION	RATION	DEPENDENT	SYMBOLS DEFINED:
0018	RAMBEG RAMTOP	EQU	0F00H 18H	START ADDRESS OF RAM HIGH BYTE OF RAM END ADDR PLUS ONE!
0000 000F	ROMBEG ROMTOP	55	0A00H 0FH	;START ADDRESS OF ROM ;HIGH BYTE OF ROM END ADDR PLUS ONE!
3030	PRT55 PRT51	55	3C3CH 3C2CH	;MEMORY MAPPED ADDR. OF 8255 ;MEMORY NAPPED ADDR. OF 8251
3028 3036 \$036	CNTL1 CNTL2 CNTL2 CNTR	EQU EQU	3C28H 3C30H 3C30H	;CONTROL FOR 8251 WRAPAROUND & BAUD RATES ;8255 WRAPAROUND & 8253 TIMRR/TIMEOUT CONTROL ;8253 TIMER MEM. MAPPED ADDR, COUNTER 0
	HIN STORAGE	LOCATIONS:	:SNO	
1750 1704 1704	TSTAD RBEG RANDON	90 60 60	1700H TSTAD+2 RBEG+2	2 BYTES FOR TEST ROUTINE ADDRESS 2 BYTES FOR RAM/ROM TEST START ADDR 31 BYTE FOR RAM/TEST 'RANDOM' PATTERN
1705 1706	RAN1 RANG RAN3	660 660 600	RANDOM+1 RAM1+1 RAM2+1	1 ;3 BYTES FOR MEMORY WRITE TESTING ; (IN CPU TEST)
17 B E	BAUDS	EQU	178EH	;1 BYTE FOR BAUD RATE/8251 WRAPAROUND CNTL
•••••		BAUDS M INIT; BIT 0	MUST BE 1 BJTS 1-3 D 1S 1 FOR	MUST BE INITIALIZED BY THE USER BEFORE CALLING BITS 1-3 & 5-7 ARE USER CONTROLLED BAUD RATE BITS;) IS 1 FOR WRAPAROUND; BIT 4 IS THE HEARTBEAT.
* * *	GINA MOR	RAN TE	ST SEGMEN	etteetteeteeteeteeteeteeteeteeteeteetee
0000 0020	ROMSS RANSS	EQU	1280 320	;TEST ROM IN 128 BYTE SEGMENTS ; AND RAM IN 32 BYTE SEGMENTS
•				

A.1

1

3

8080 MACRO ASSEMBLER, VER 2.4 Errors = 0 Page 2

1

PROGRAM: SELFTEST VERSION: AUTHOR: DAVID HAISLETT DATE: B/T AUTHOR: DAVID HAISLETT DATE: B/T DESCRIPTION:: SERIES STVLF LEF-TEST B/T DESCRIPTION:: SERIES STVLF LEF-TEST B/T DESCRIPTION: DATE: DATE: B/T			::		••	
AUTHOR: DAVID HAISLETT DA BESCRIPTION: SERIES STVF. :ELF-T DESCRIPTION: SERIES STVF. :ELF-T CPU & & 2255 TEST, THEN ROW :: ST IN THEN RAW TEST IN 32 BYTE SLAMENTS, THEN RAW TEST IN 32 BYTE SLAMENTS, THEN ROM INTERRUPT: START A SEL ENTRY POINT FROM INTERRUPT: START A SEL ENTRY POINT FROM INTERRUPT: START A SEL ENTRY POINT FROM INTERRUPT: START A SEL CS PUSH PSU PUSH PSU P			; ;			VERSION: 2.5
FS CHARTON: SERIES STVLF "ELF-T CPU & 6255 TEST, THEN ROW I ST IN THEN RAWT TEST IN REPEATS. START A SEL CPU & 6255 TEST, THEN ROW I ST START A SEL ENTRY POINT FROM INTERRUPT: START A SEL ENTRY POINT FROM INTERRUPT: START A SEL ENTRY POINT FROM INTERRUPT: START A SEL CS PUSH PSU PUSH PSU PU			::			DATE: 8/28/81
C C START ORG START ORG START ENTRY POINT FROM INTERRUPT: START A SEL ENTRY POINT FROM INTERRUPT: POINT FROM INTERRUPT: POINT FROM INTERVIEW FROM INTERVIEW FROM INTERRUPT: POINT FROM INTERVIEW FROM INTERVIN			::::		DESCRIPTION: CPU & 8255 TE THEN RAM TEST IN 2 PARTS, TI	
F5 F1H: FRUFT FROM INTERRUFT: START A SEL C5 F1H: FUSH FSU ; SAVE USERS FLAGS C5 FUSH B ; THERUFT: C5 FUSH B ; SAVE USERS FLAGS FUSH B CHITH: 70H ; SET COUNTER 1 220017 ETA CHITH: 70H ; SAVE USERS FLAGS 220017 ETA CHITH: 70H ; SAVE USERS FLAGS 220017 ETA CHITH: 157AD ; AND LINERTOFER 220017 ELHLD 157AD ; AND HALT PROCES 220017 ER R ; AND HALT PROCES 220017 ER : AND HALT PROCES ; AND HALT PROCES			1		start	********************************
F5 STN: PUSH PSM ; SAVE USERS FLAGS C5 PUSH PSM ; SAVE USERS FLAGS PUSH PSM PSM ; SAVE USERS FLAGS PUSH PSM PSM PSM PSM PSM PSM PSM PSM PSM PSM	2			ENTRY	POINT FROM IN	++++++++++++++++++++++++++++++++++++++
3ETO 3ETO 32383C WY ATRH3 TOH SET COUNTER 1 TO 32383C LHLD TSTAD START 1T CHLD TSTAD START 1T CHLD TSTAD START 1T CHLD TSTAD START 1T AND START 1T AND START 1T AND START 1T AND START 1T AND ATT PROCESS 18 18 18 18 18 18 18 18 18 18		0000	STN:	HSD4 HSD4 HSD4		SAVE USERS FLAGS AND REGISTERS
3Ef0 FR : FAULT DETECTED 32303C FR: MU 76 HLT ; AND HALT PROCESSING 76 HLT ; AND HALT PROCESSING		E70 2383C 40017		NVI STA PCHLD		SET COUNTER 1 TO MODE 0, CLOAD LSB THEN NSB THESE LOADED IN APPROPRIATE TEST ROU GE ADOR OF NEXT TEST OF SERIES AND START IT
32303C 76 76 76 76						FAULT DETECTED
		12303C 12303C 16		NV 57A 81A 111 111 111	A,TL2 OFON	FAULTY SYSTEM, TURN ERR-BAR LED OFF ; AND HALT PROCESSING

A.2

٠,

5

.....

BOBO MACHO ASSEMBLER, VER 2.4 Ennors = 0 PAGE 3

		:::		EX	T POINT AFTE	** EXIT POINT AFTER A 'ÇO' PASS ** **
	31230 31230 31230 31230 31230 3503 3503 3503 3503 3503 3503 3503 3	GOXIT:		CATTA SCALES	30H 70H 70H 75D 75D 75D 75D 75D 75D 75D 75D 75D 75D	SET COUNTER 0 TO MODE 0, AND LOAD LSB THEN MSB SET COUNTER 1 TO MODE 0, LOAD LSB, MSB POINT HL TO COUNTER 0 LSB (OF WAIT TIME BETWEEN TEST CYCLES) MSB POINT HL TO COUNTER 1 LSB (THIS COUNTER 1 MSURES THAT THE LSB (THIS COUNTER 1 MSURES THAT THE MSB (NEXT TEST CYCLE IS INITIATED) MSB (NEXT TEST CYCLE IS INITIATED) MSB (NEXT TEST CYCLE IS INITIATED) LOAD CHTLI BYTE SO ME CAN TOGGLE HEARTBEAT SO TOGGLE IT MRITE 17 SAVE MEW BAUDS BYTE FOR NEXT PASS START COUNTERS START COUNTERS RESTORE USER REGISTERS AND FLAGS
	.28	••			RET	RE-ENABLE INTERRUPTS Freturn to User
1440	8		PRIMINI DB	HOOOH	; CHE	CHECKSUM FOR ROM SEGMENT 1
				*****	5	

A.3

BOBD MACRO ASSEMBLER, VER 2.4 ENRORS = 0 PAGE 4

**

**	**	* *		***************************************	DISPLAY A '1' ON THE 7 SECMENT DISPLAY
		DATE: 7/28/81	QUICK C TESTS.	******	IE 7 SEG
		DATE:	OF THE	******	I ON TH
	В Т		RSION 2 E, PSW,		
	CPU TEST		S IS VEF		DISPI
	۵	2.6.3	DESCRIPTION: THIS IS VERSION 2 OF THE QUICK CPU Self-test plus the murite, PSM, & Logic Tests.		9FH
		VERSION: 2.6.3	DESCRIPTI SELF-TEST	*******	Α.
		-			Ň
	:::				CPUTS: NVI

:		:		********	**
ONIC ON A	3E9F 323D3C 21393C 3659 3600 3EF6	CPUTS:	253222	A, 9FH PRT55+1 CNTR+1 H, 89D M, 0F6H	DISPLAY A '1' ON THE / SECHENT DISPLAY POINT TO TIMEOUT COUNTER (CATR 1) ; LOAD LSB OF TEST TIME (IN CLOCK CYCLES) ; AND THEN MSB ; START TIMEOUT COUNTER &
	32303C 3AB908 3AB908 0633 0633 115555 115555 115555 115555 115555 115555 115555 115555 115555 115555 115555 115555 11555555	••	STA STATE	СЙТІ2 1МРАТ В. 33Н В. 33Н В. 35Н В. 36 А. А. С. Е С. Е С.	; EMABLE THE TIMEOUT ;A<-C2H ;B<-31 ;B<-66H, L<-AAH ;D,E <- CC55 ;D,E <- CC55 ;D,E <- CC55 ;C<-AAH ;C: TUNCOMD, JMP
33	52	••	RST HLT	ERX	
2569269 2569269	18 82 62000A 62000A 62000A 62000A 627200A	j. Oko:		D D D D D D D D D D D D D D D D D D D	; DE<-6649H ; A<-28H, CY<-1 ; A<-00H
0475 0478 0479	C30D0A F7 76	••	JMP RST HLT	ERR	
0478 0478 04770 04770 04770 04770 04770 04770	25 25 04 52000A 52000A 52000A 52800A	ÓK1 :	AND AND AND AND AND AND AND AND AND AND	H B B Crar Ok2A Ok2A	; A<-CCH ; A<-33H ; B<-34H ; A<-FFH, CY<-1
7447	CRODAA	••	MP	ERR	

ERR

٩WS

C30DOA

0487

. 1

*

A.4

		; A<-54H ; L<-54H ; TEST CMP	B4-66 A4-00 C4-0 S4-00 S4-00 S4-00 S4-00 S1 A4-00 S1 VERLFY		; CHECKSUM F	: BC<-65FF A<-65 : A<-66 : BC<-CC55 : A<-CC : A<-CC : A<-CC : A=-CC : A=-CC		
	ERX	ure Second Secon	> ⊂ 23 23 600 ± ± 8000 €	ERK Erx ########	00H ########	oran Seran S	ERR ERX	* 00 00
R 2.4	RST EI HLT		O T T T T T T T T T T T T T T T T T T T	JMP ERR RST ERX HLT FILLINGTHERMINIC		OK2B: ADO POP B CMP C CMP JMP RST HLT	OC CO ANA SUB CAC ANA SUB C ANA SUB C ANA SUB C	
MBLER, VER PAGE 5		-						, ÓX3:
MACRO ASSEMBLER, V ENNORS = 0 PAGE 5	52	50000 50000 50000 50000 50000	808 808 808 808 808 808 808 808 808 808	C3000A F7 76	8	08 09 09 09 09 00 00 00 00 00 00 00 00 00	C30D0A F7 76	91 35 99 DACADA
M 9999 M			88888888888888888888888888888888888888		DMC	0440 0446 0481 0481 0483 0483 0483 0483 0483 0483 0483	CABC CABC CABC	0ABE 0ABF 0AC0 0AC1 0AC2

-

- -----. - -

٠

CY<-0 600 ; STACK<-CC55 CY WAS 0) Y<-0 TILL) INSTR. ខ្ល

FOR ROM SEGMENT 2

-

A.5

.

		;A<-56 ;A<-A9 ;A<-00; CY<-0	B A CC A CC	B D		A<-00 CHECK S FLAG RESET AND Z FLAG SET AND Z FLAG SET E<-00 E<-FF A<-01	; A<-61 ; A<-66 ; A=66 STILL ; VERIFY ; A<-6C	A<-72 VER1FY HL<09FF HL <cdff HL<ce00 HL<ce00 CCCH</ce00 </ce00 </cdff 	CONTE CONTE
	ERK ERX		A,	oks.	ERR	A Reference Refe	ERK 05H H ERR	72H D D C ERR D D D D D D D D D D D D D D D D D D D	
R 2.4	JMP RST HLT	XRA SUB SUB	NOV NOV NOV	NON NO	JMP RST HLT	SUC NULLING		CPL CPL DAD DAD DAD THX	VERITY ABOOCADO ABOOCADO ABOOCADO
BLER, VER PAGE 6		ÓK4:			••	ÓK5:			· • • • • •
MACRO ASSEMBLER, ERRORS = 0 PAGE (C3000A F1 76	AB 25 93	C2000A 76 1F	57 57 78 B2 FADEOA	C30D0A F7 76	3C FA0D0A 5F 93	27 27 27 27 27 27 27 27 27	27 FE72 C2000A 19 23 23 23 23	880 880 883 883 883 883 883 883 883 883
BOBO MAC	CACS CACS CACS CACS	OACB OACB			SADO CADO CADO	CADE CADE CAES CAES CAES	AFD AFF AFF AFF AFF AFF	0454 0453 0457 0456 0456 0456 0456	0800 0800 0800 0800 0800 0800 0800 080

A.6

'n

. +
8080 MACRO ASSEMBLER, VER 2.4 Endors = 0 Page 7

LI ZOH ;VERIFY RIGHT CONTENTS 12 ERR	LXI D, ADDR1 ;POINT DE TO MEM. LOC LDAX D ;READ CONTENTS TO A: A<-74 ;SMAP ADDR1 TO AL CMD M ·VERIEV SAME ACCESS: CV2-D	CESH CESH CESH	ERR SPTEST ERR	01 37H 37-00 000 NELUKN C 37-55 CY<-0 11 6EH 5VERIFY 12 ERR 7VERIFY	######################################	A, 0C6H ; A<-86 0CEH ; A<-94H	AC, CY, S<-1; A & FLAGS TO E ALL FLAGS A	PSW ERR ERR ERR	A ;VERIFY AC=1; A<-FAH ;IS 17? ;IS 17? ;VES, 0.K.	CHERTRANSANSANSANSANSANSANSANSANSANSANSANSANSA		######################################	11 A, 0 ;CLEAR A
XRI JNZ	<u>Š</u> ŽĒČ			AD I RLC SBI		AD .	PUS	POR L L L L L L L L L L L L L L L L L L L	UAP UR UNE		******	ALUG	LOGIC: MVI
EE2D C20D0A		C20D0A	02000A 02000A 02000A	C637 07 DE6E C20D0A	****	, 3EC6 C6CE		F1 02000A CA000A F2000A EA000A	27 FEFA CA4B0B C30D0A				3E00 Ĺ
							22 75			8			
	000 0011 0012 0012		0810 0820 0823	0826 0826 0829 0829 0828		0 8 2E 0 8 30	0832 0833	0834 0834 0835 0835 0838 0838 0838 0838 0838 0838	0841 0842 0844 0844	084A			0848

A.7

-

2.4	
VER	
ASSEI	
MACRO	
8080	

A ; AND B	;APPLY 00 TO XOR GATES: A=00 STILL ;APPLY 00 TO OR GATES: A=00 ;APPLY 00 TO AND GATES: A=00 ;VERIFY	; APPLY 01 TO AND GATES: A=00 STILL ; VERIFY	;APPLY 01 TO OR GATES: A<-FF ;APPLY 11 TO XOR GATES: A<-OO ;Verify	;APPLY 01 TO XOR'S: A<-FF ;APPLY 11 TO AND'S: A=FF ;APPLY 10 TO OR'S: A=FF ;VERIFY	;APPLY 11 TO OR'S: A=FF ;APPLY 10 TO XOR'S: A=FF ;VERIFY	;APPLY 10 TO AND'S: A<-00 ;VERIFY	######################################	33H 0FFH - PATT1 0C1H 0AA55H	PATTI ; PUT TEST PATTERN IN A RAMI ; POINT HL TO A RAM BYTE RAM2 ; AND DE TO NEXT BYTE RAM3 ; AND BC TO A 3RD BYTE ; WRITE A TO RAM3	; AND COMPLEMENT PATTERN TO RAM2 ; WRITE ANOTHER PATTERN TO RAM1 ; READ PATT1 BACK FROM RAM3 ; VERLEY	;READBACK PATTI-BAR FROM RAM2 ;VERIFY
ສົບັ	ER Rr	C ERR	ERR ERR	နာ ကိုလူစာလက	ac Brosco	B ERR	****** V1.3:	EQU EQU EQU	< ໋≭ົ⊂` ໝໍ ໝ	0 M, B PATT1 200	CAM2 NPAT1 ERR
NOH NA	XRA ORA ANA JNZ	ANA JNZ	ORA XRA JNZ	XRA ANA CMP JNZ	ORA XRA JNZ	ANA JNZ	- -	PATT1 NPAT1 PATT2 PATT2 PAT16	¥2222	STAX STAX XRI X	CPI
		••	• •	••	•	••	*	•	••		
47 0EFF	AF 87 A7 C20D0A	A1 C2000A	81 A9 C20D0A	A9 A1 B0 C2000A C2000A	81 88 89 C20D0A	A0 C20D0A			3E33 210517 110617 010717 02	2F 12 36C1 0A EE33 25004	340617 FECC C20D0A
084D 084E	0850 0851 0852 0853	0856 0857	085A 0858 0856	085f 0860 0861 0862 0862	0866 0867 0868 0868	086C 086D		0033 00CC AA55	0870 0875 0875 0875 0878	08/C 087D 087E 0880 0881	0886 0886 0888

•

,)

ł

8080 MACRO ASSEMBLER, VER 2.4 Errors = 0 Page 9

POINT STAX B & STAX D ARE VERIFIED A, PATT2;PUT PATTERN 2 INTO A C, M	* ±	ERR PAT16 ;PUT 16 BIT PATTERN INTO HL H, PAT16 ;STORE IN RAM2 & RAM3 RAM2 :POINT HI TO RAM2		ERR ; POINT TO RAM3 A M ; READBACK RAM3 D ;VERIFY ERR	01H ; INCREMENT A WITH AN ADD ; THEN INCREMENT MEMORY M ; VERIFY	**************************************	PIOTS ;GO TEST PARALLEL 1/0: 8255	OC2H	74H	0 AA H, 66H	******	OOH ; CHECKSUM FOR SEGMENT 4	<pre>referencessessessessessessessessessessessessess</pre>
AT THIS POINT MVI A, MVO C,	STA	JNZ LXI SHLD XCHC		NU- NU- NU- NU- NU- NU- NU- NU- NU-	ADI I AN I AN I AN I AN I AN I AN I AN I A	~~~~~~~ ~~~	d WC	NPAT: DB	ÁDDR1: DB	ALHLD: DB	*******************	8	 SPTEST V1.3: INCREMENTER, AND FOR SHOL THERE WILL I
	C2000A 2f 320517 BE	C2000A 2155AA 220617	20 20 20 20 20 20 20 20 20 20 20 20 20 2		C601 34 C2000A C2000A		C30BOC	ខ	#	M66		8	
0886 0990 1000	0895 0895 0895 0895 0895	4680 0680 0480 0480	2888 2888 2888 2888 2888 2888 2888 288	8888 8888 8888 8888 8888 8888 8888 8888 8888	08AF 0881 0882 0883 0883		9 99 0	6480	0004	0888		0880	

į

ŧ

•

Ł

ļ ì

BOBO MACRO ASSEMBLER, VER 2.4 Errors = 0 Page 10

* INV/NEV ARE ALSN TESTED FOR FULL CARRY/BORROW PROPAGATION.

.

ALSO TESTED FOR FULL CARRY/BORROW PROPAGATION.	;HL=0000 ;READ SP ;SAVE THE OLD SP IN DE	LOAD HL WITH 1010 CHECKERBOARD WRITE TO SP VIA ADDR. LATCH & INC/DEC CKT.	ZERO OUT HL Put Same Pattern in A read back SP into HL Vericy correct Pattern from SPHIGH	CHECK PATTERN FROM SPLOW	:A=55H ;Write complement checkerboard to hl ;Mrite to sp	HL=0000 READ BACK SP INTO HL VERIFY		88=0000 88=0000	SP<-FFFF (TEST BORROW PROPAGATION) A<-FF EREAD IT BACK TO VERIFY		HL<0000 (TEST CARRY PROPAGATE)	; VERIFY		MOVE OLD SP TO HL	;TEST RNZ FOR NO-RETURN AND RM TOO ;SET CY=1 TO SAY 'GO' FOR SPTEST
SO TESTED	0	OAAAAH	DAAH		5555H	0	•	0	OFFH	-			TEST		
INX/DCX ARE AI	SP,	н,	τ, ζ, g, z	г 28 88 88 88 88 88 88 88 88 88 88 88 88	H, H	н s н	ERR ERR	Н,	sp , A	E E E E	H CXY	H Err	ERR PASSED		
*	XCHG	SPHL	2588	ZND			CMP	SPHL	NA L	de no		AND DO	ZNL	XCHG SPHL	RNZ RM STC
••	SPTEST:	••			••			••			••		•• ••	•••	••
	210000 39 EB	21AAAA	210000 3EA	80 80 80 80	ucuun 2F 215555	59 210000 39	52000A 80 62000A	210000 F9	38 3EFF 30	BC C20D0A BD	C2000A	2F BC C20D0A BD	C2000A	19 EB	56 37 37
	0885 08C1 08C2		0804				080F 08E2 08E3	08E6 Area	OBER OBER	OBEF OBEF	08F5 08F6	08F7 08F8 08F9 08FC	OBFD	0000	0C02 0C03 0C04

POINT TO PORT B SAVE (POSSIBLE) OUTPUT PORT VALUE SAVE PORT A & B (POSSIBLE) OUTPUT VALUES MRITE PATTERN READ BACK OUTPUT? YES :::::: CMD WORD FOR MODE 0, ALL OUTPUTS A PATTERN TO TEST FOR OUTPUT PORTS SAVE (POSSIBLE) OUTPUT PORT VALUE MRITE PATTERN TO PORT A READ BACK FROM PORT A IS THIS PORT AN OUTPUT? ; DISPLAY A '2' ON 7-SEGMENT DISPLAY MÁKE SURE WE READ FF HEX IF NOT 55 ERROR IF NOT PORT A IS AN INPUT ** IF THERE WERE MULTIPLE 8255'S, THEN THE REST OF THIS ROUTINE WOULD BECOME A SUBROUTINE. ** f **** ISOLATION BUFFERS WOULD BE TRI-STATED HERE **** (EXCEPT THIS HARDWARE HAS NONE) ; POINT HL TO PORT A ADDRESS DATE: 7/20/81 DESCRIPTION: TEST FOR 8255 MODE D OPERATION 8 BIT READS/WRITES AND PORT C BIT SET/RESET (NO PORT C SPLIT MODE (4 BIT) OPERATION). NO, MAKE SURE WE READ FF TEST RET DIDN'T WORK 0 / 1 ; RETURN PARALLEL PRT55 25H # C # 59H HO6 VERSION: 2.1 UΞ Ξ A, PRT55+1 83 RR Ŧ ພຸດອຸກຸດດຸດ Ŧ NUC MOVENER **8080 MACRO ASSEMBLER, VER 2.4** ERRORS = 0 PAGE 11 JMP RST HLT RET NV I STA ŝ NAME OF CARE O PIOTS: ***** 1 : : 1 C30D0A F7 76 3E25 323D3C CA240C 3C 0690A 0690 3C C2000A 213C3C CA350C 0680 0E55 8 803 888 800 0010 00226 00226 00226 00226 00226 00226 00226

\$

	;O.K., PORT B IS AN INPUT ;OR THIS INTO CMD WORD ;STORE IN B	POINT TO PORT C SAVE (POSSIBLE) PORT C OUTPUT VALUE WRITE PATTERN READ BACK SUTPUT?	TTCS MAKE SURE WE READ BACK FF 0.6. ; Port C Split Mode Will 'Fail' Here		; CHECKSUM FOR SEGMENT 5		; PORT C IS AN INPUT ; ADD REST OF CMD WORD ; STORE IN B	;MOVE PORT C VALUE TO REG. C ;SAVE CONFIG. WORD & (POSS) PORT C OUTPUT VAL	POINT TO CMD PORT	0 PARALLEL 1/0 PORT TEST (8255A) ******	SET MODE OF DEFINE A AS OUTPUT, B & C AS INPUT WRAP A AROUND TO B & C	SAVE CMD. ADDR. IN B PUT ADDR IN A SO WE CAN ADJUST TO PORT A ADDR. MOVE BACK TO L		3RD PATTERN	WRAP B AROUND TO A & C
	02H A	TOT					09H	۵		1 0/1	8BH	•≻ دد	55H 0AAH	ноо	н90
	<้๛๛ํ	±Q₹€O	N3 N2A ERR	***************	H000	******************	ร์ตต์	ບໍ່ຄ	Ŧ) PARALLEL	M, 26H A, 26H CNTL2	ر~0¢ھ #	c, RVBC A.	RVBC A, RVBC	A, CNTL2
	MV I MOV	X N N N N N N N N N N N N N N N N N N N	ZZ NN ZMP	*****	DB	*****	MV I MOV	MOV PUSH	XNI		NVI NVI STA			CALL	NVI STA ; ****
(GE 12		N2:		*****	•• •	*****	N2A:	N3:	••	***** MODE	MOPIOT:				••
ERRORS = 0 PAGE	3E02 B0 47	23 56 71 89	CA490C 3C CA450C C30D0A		8		3E09 B0 417	4A C5	23		3688 3526 32303C	45 70 0603	4r 3e55 CD2fod 3faa	CD2F0D 3E00 CD2F0D	32303C
ERR	0C31 0C34 0C34	0C35 0C36 0C38 0C38 0C38	0C3D 0C3D 0C41		0044		0C45 0C45 0C48	0C49 0C49	0C4B		0C4C 0C4E 0C50	0C53 0C54 0C55	00298 00299 00590	0000	0068

8080 MACRO ASSEMBLER, VER 2.4 Errors = 0 Page 12

ін • ,

8080 MACRO ASSEMBLER, VER 2.4 Entors = 0 Page 13

L, B ; POINT TO CMD. ADDR. H 99H ; MODE 0: A & C ARE INPUTS; B IS OUTPUT H . ; POINT TO PORT B A OCCH ; 1ST PATTERN RVAC 66H ; 2ND PATTERN A 33H ; 3RD PATTERN RVAC 33H ; 3RD PATTERN	AB6H;WRAP C AROUND TO A & BCMTL2B6H;WRAP C AROUND TO A & BL,B;POINT TO CMD. ADDRM,92H;SET MODE 0: A & B AS INPUTS; C AS OUTPUTM,92H;SET MODE 0: A & B AS INPUTS; C AS OUTPUTM,92H;SET MODE 0: A & B AS INPUTS; C AS OUTPUTM,92H;SET MODE 0: A & B AS INPUTS; C AS OUTPUTM,92H;SET MODE 0: A & B AS INPUTS; C AS OUTPUTM,92H;SET MODE 0: A & B AS INPUTS; C AS OUTPUTM,92H;SET MODE 0: A & B AS INPUTS; C AS OUTPUTM,92H;SET MODE 0: A & B AS INPUTS; C AS OUTPUTM,SEN;SET MODE 0: A & B AS INPUTS; C AS OUTPUTM,SET MODE 0: A & B AS INPUTS; C AS OUTPUTM,SEN;SET MODE 0: A & BM,;SET MODE 0: A & PATTERNM,;SED PATTERNM,;SED PATTERN	PASSED FIRST PART OF TEST ***** BIT SET/RESET TEST (PORT C, MODE 0) ***** Ports a and B must be inputs; port c must be output Wraparound must be enabled from c to b	M, 55H ;WRITE CHECKERBOARD TO C -> 55 D, H ;POINT TO PORT B E, L ;POINT TO PORT B H ;POINT TO C H ;THEN TO CMD PORT M, 00H ;RESET BIT 0 -> 54 POINT TO PORT B 54H ;VERIFY ERR	 *. 03H *. 03H *. 03H *. 5ET BIT 1 -> 56 *. 05H *. 5ET BIT 7 -> D6 *. 06H *. FEAD BACK & VERIFY *. 006H *. 7. 16HT PATTERN?
	CHLERE CHERT	PASSED PASSED BIT SE PORTS A AI	BTEST: NVI BCX BCX BCX MOV INX INX MVI CPI CPI CPI	
CONTROLOGY CONTROL CON	1 3586 3 3203C 569 569 589 2892 2892 2892 2804000 5855 5865 5865 5865 5865 5865 5865 5		6 8 8 7 8 9 8 9 8 9 8 9 9 9 9 9 9 9 9 9 9	9 EB 5603 71E 27006 2 71E 2 27000
00000000000000000000000000000000000000	88888888888888888888888888888888888888		22222222222222222222222222222222222222	8888888 8888888 8888888888888888888888

A.13

-

	CMD RESET BIT 2 -> D2 SET BIT 3 -> D2 PORT B READ BACK & VERIFY	CMD RESET BIT 6 -> 9A RESET BIT 4 -> 8A PORT B READ BACK & VERIFY	CMD SET BIT 0 -> 88 SET BIT 5 -> AB SET BIT 2 -> AF PORT B VERIFY STGHT PATTERN?	:CMD ;RESET 3 -> A7 ;RESET BIT 7 -> 27 ;RESET BIT 6 -> 67 ;PORT B ;VERIFY ;O.K.	CHECKSUM FOR SECMENT 6	XCHG NVI M, 09H SET BIT 4 -> 77 NVI M, 04H SET BIT 4 -> 77 NVI M, 04H RESET BIT 5 -> 57 XCHG M, 02H RESET BIT 5 -> 55 XCHG A, M READ BACK & VERIFY OV A, M READ BACK & VERIFY MOV ST & RESET EACH BIT*
	н 1000 101 101 101 101 101 101 101 101 1	N 00CH	001H 008H 05H	00H 00H 00H		000 02 02 02 02 02 02 02 02 02 02 02 02
	R, A, Err H	M, A, BAH Err	A M. A GAFN RR	ERR Both Err	нооон нооон	OF ERSH
GE 14	NCHG NVI CPI CPI CPI CPI	ACHG ACHG ACCHG CP1CHG		ANT I CONCHC	11111111111111111111111111111111111111	BTC: XCHG MVI MVI MVI VVI JNZ CPI JNZ
ERRORS = 0 PAGE	E8 360% 360% 360% 560% 7E 7E 7E 7E 7E 7E	EB 3600 3608 EB 71 71 C2000A	EB 3601 3605 3605 2605 77 77 77 77 77 77 77 77 77 77 77 77 77	EB 3606 3606 3606 3606 3606 76 77 6767 676	8	*** B*** 860 3600 3600 71 71 71 71 71 71 71 71 71 71 71 71 71
ER		00000000000000000000000000000000000000	00000000000000000000000000000000000000	0008 0000 0000 0000 0000 0000 0000 000	OCEC	00000000000000000000000000000000000000

A.14

BOBO WACHO ASSEMBLER, VER 2.4 ERMORS = 0 PAGE 14

i

	01H ;SET BHT 0 -> 55 STILL (1 ALREADY SET) 0EH ;RESET 7 -> 55 STILL 03H ;SET 1 -> 57 03H ;PORT B ************************************	ERR ;CMD M, 03H ;SET 1 AGAIN -> 57 STILL M ;PORT B M ;VERIFY PASSED TEST <<<<<<<*****	OF6H ; DISABLE WRAPAROUND, LEAVE TIMEOUT ENABLED ; POINT HL TO CMD PORT B=CONFIG. MORD; C=PORT C (POSS) OUTPUT VAL ; B=CONFIG. MORD; C=PORT C (POSS) OUTPUT VAL ; RESTORE USER'S CONFIGURATION ; POINT TO PORT C ; RESTORE OUTPUT (MAYBE) ; RESTORE PORT B D ; AND PORT A	THROUGH TO PERIPHERAL. **** THROUGH TO PERIPHERAL. **** LXI H, ROMTS ;NEXT TEST OF SERIES IS ROM TEST SHLD TSTAD LXI H, ROMBEG ;STORE ROM START ADDR FOR ROMTS SHLD RBEG ;STORE ROM START ADDR FOR ROMTS SHLD RBEG ;STORE ROM START ADDR FOR ROMTS SHLD RBEG ;STORE ROM START ADDR FOR ROMTS	ATS B & C MRITE PATTERN TO PORT A POINT TO PORT B READ FROM PORT B VERIFY POINT TO PORT C READ FROM PORT C
	000 X	0 IE			PORTS I I I
	57 57 1	ERR M, Err Passei		OW ENABL H TO PEF H, TSTAD H, RBEG GOXIT	KETOOTE TO
4.2.1	CPI CPI CPI CPI CPI CPI				READ # 1000 1000 1000 1000 1000 1000 1000
LER, VER VGE 15	••	*		**************************************	KABC:
0 ASSEMBI NS = 0 PJ	EB 3601 3605 3603 3603 76 76 76		3556 32303C 70 71 28 73 29 20 35 73 20 35 73 20 35 73 20 35 73 20 35 73 20 35 73 20 35 73 73 20 35 73 73 20 35 73 73 20 35 73 73 20 35 73 73 73 73 73 73 73 73 73 73 73 73 73	215000 220017 220017 220217 23150A 63150A	23 23 23 23 23 23 23 24 24 24 25 25 25 25 25 25 25 25 25 25 25 25 25
8080 MACRO ASSEMBLER, VER Ennons = 0 page 15	0002 0002 0003 0003 0003 0003 0003 0003		00000000000000000000000000000000000000	0020 0023 0029 0029 0029 0029	002F 0030 0033 0033 0036 0036

8080 MACRO ASSEMBLER. VER 2.4

.

A.15

.

	; VERIFY ; POINT TO PORT A AGAIN	0	WRITE PATTERN TO PORT B POINT TO PORT C READ FROM C VERIFY	POINT TO PORT A READ FROM A VERIFY POINT TO PORT B AGAIN		WRITE PATTERN TO PORT C POINT TO PORT A READ FROM A	POINT TO PORT B READ FROM B Verify Point to C Again		CHECKSUM FOR ROW SEGMENT	
	S	PORTS A	< 1	U T	PORTS A	<02	I			
	C L R R	VERIFY	¥ັ∓ລ້ວມີ ສັ	T E O O L	ERIFY PORTS	¥ Roor¥	тоодт Ж		H000	****
R 2.4	CMP JNZ MOV RET	READ 4	NXN- NNC CMP CMP CNP CNP	MOV CMP CMP RET KXZ	READ &	NOV NOV LCM NOV	NN NOV CMP NN NN NN NN NN	***********	8	***
BLER, VER PAGE 16	••	•• ••	ŕvac:	·• ••		ŔVAB:	· ·		• •	
MACRO ASSEMBLER, Ernors = 0 page	0000V 0000V 000V		23 56 80 C2000A	C33000		77 56 BA C20D0A	23 56 88 69 23 23 23 23 23 23 23 23 23 20 20 23 20 20 20 20 20 20 20 20 20 20 20 20 20		8	
BOBO MAC	003 0 0030 0030 0030		003E 0040 0041 0042	0045 0045 0043 0043 0043 0045		0040 0045 0050 0050 0051	0054 00555 00556 0057 0057 00534 00534		0050	

BOBO MACRO ASSEMBLER, VER 2.4 Errors = 0 PAGE 17

•

					6 8	M TEST
		::		VERSION:	2.1	** DATE: 5/18/81 **
				DESCRIPTIO ROM BYTES, THE DESULT	WRAPPIA	A# DESCRIPTION: THIS ROM TEST ADDS TOGETHER ALL ROM BYTES, WRAPPING THE CARRYOUT BACK TO THE LSB. THE BEENITIME COMPANY OF THE LSB.
			****	*********		** ***********************************
0050 0051	3£0D 323D3C	RONTS:	I MI	A, DDTEE41	HOO	;DISPLAY A '3' ON 7-SEGMENT DISPLAY
6000 6000 6000 6000 6000 6000 6000 600	21393C 3667 3600 3EF6 32303C			E CATLE	CNTR+1 103D 0 0F6H	POINT TO TIMEOUT COUNTER (CNTR 1) COAD LSB OF TEST TIME (IN CLOCK CYCLES) AND THEN MSB START TIMEOUT COUNTER & ENABLE THE TIMEOUT
006£ 0071 0073	240217 1680 97 4F	•••••••••••••••••••••••••••••••••••••••	NOV NOV NOV	RBEG C, ► C,	Romss	GET START ADDR IN HL GET # BYTES TO TEST PER PASS CLEAR A CLEAR C TOO
0075 0076 0070 0079	86 89 23 23 23 23 23 20		ADC ADC ADC ADC ADC ADC ADC ADC ADC ADC	M M M M M M M		ADD IN A ROM LOCATION WRAP CARRY AROUND TO LSB ADVANCE TO NEXT LOCATION COUNT OFF THE BYTE JUST DONE NO MATCH, CONTINUE THE ROM TEST
			PASS C	COMPLETE:	THIS SE	SECMENT OF ROM EXAMINED.
0076 0076 0081 0082	FEAA C2000A 7C 5E0F C2900D	•	CPI	OAAH ERR A, Romtop	I	JIS CHECKSUM CORRECT? NOPE, FAULT JYES, DONE ALL OF ROM YET?
0001	219600	••		H,	RANTS	YES, RAM TEST IS NEXT
	21000F	•		- TSTAD H,	RAMBEG	STORE RAM STARTING ADDR. FOR RAMTS
000	220217 C3150A	XR1:	JMP	RBEG GOXIT		

A.17

-

.

. ...

BOBO MACRO ASSEMBLER, VER 2.4 ERRORS = 0 PAGE 18

3

OMA7240217LHLDRBEGRANSPASSSTART ADDRESSIN HLODMC340417NVIDNNNNNNNODMC340417NOVCAANNN	00000 00000 00000 00000 00000 00000	325303C 32303C 321303C 32678 32678 32678 32678 32678 32678 32678 32678 32678 32678 32678 32678 32678 32678 3278 327	RANTEST VERSION: 2.1 DATE: 7/25/81 DESCRIPTION: NONDESTRUCTIVE QUICKLE RANTEST. TESTS RATION: NONDESTRUCTIVE QUICKLE RANTEST. TESTS RATION: NONDESTRUCTIVE QUICKLE RANTEST. TESTS RATION: NONDESTRUCTIVE QUICKLE RANTEST. THIS ROUTINE PERFORMS A QUICKLE RANTEST BY PERFORMING A WRITE/READ-VERITY ON EACH RAN LOCATION IN THE BLOCK WITH EACH OF THE FOLLOWING PATTERNS: (1) COMPLEMENT OF ORIGINAL CONTENTS (2) COMPLEMENT OF ORIGINAL CONTENTS (3) COMPLEMENT OF (2) (4) ORIGINAL CONTENTS (RESTORATION/VERIFICATION) COMPLEMENT OF (2) (4) ORIGINAL CONTENTS (RESTORATION/VERIFICATION) CONTENTS (RESTORED). CONTENTS (RESTORED). CONTENT OF (2) (1) CONTENT OF (2) (2) ORIGINAL CONTENTS (RESTORATION/VERIFICATION) CONTENTS (RESTORED). CONTENTS (RESTORED). CONTENT OF (2) CONTENTS (RESTORATION/VERIFICATION) CONTENT OF (2) CONTENTS (RESTORATION/VERIFICATION) CONTENT OF (2) CONTENTS (RESTORATION/VERIFICATION) CONTENTS (RESTORED). CONTENTS (RESTORED). CONTENT OF (2) CONTENTS (RESTORATION/VERIFICATION) CONTENT OF (2) CONTENT OF (2) CONTENTS (RESTORATION/VERIFICATION) CONTENT OF (2) CONTENTS (RESTORED). CONTENT OF (2) CONTENTS (RESTORED). CONTENT OF (2) CONTENT OF (2) CONTENT OF (2) CONTENTS (CONTENT OF (2) CONTENT OF (2) CO	ALT TANK AND ALT AND ALT ALT ALT ALT ALT ALT ALT ALT ALT ALT	VERSION: 2 DESCRIPTION TESTERNA PATTERNS, PATTERNS, PATTERNS, COLTINE PEI (1) (2) (4) E TEST DOCI (4) CATTERNS, A, A, A, A, A, A, A, A, A, A, A, A, A,	R A M R A M N: NOND NE LOCAD DESIGNEA RFFY ON COPLEM COMPLEM COMPLEM CONTHIN S MOTHIN S MOTHIN 12 A NON 12 A NON 12 A NON 12 A NON 076H	R A M T E S T DATE: 7/25/81 VERSION: 2.1 DATE: 7/25/81 DESCRIPTION: NONDESTRUCTIVE QUICKLE RAM TEST. TESTS RAM ONE LOCATION AT A TIME USING "RANDOM" PATTERNS. DESIGNED FOR SERIES TEST, 32 BYTES/PASS MITH EACH OF THE FOLLOWING PATTERNS: MITH EACH OF THAT THIS IS A MONDESTRUCTIVE TEST (ORIGINAL RAN CONTENTS) MOTE THAT THIS IS A MONDESTRUCTIVE TEST (ORIGINAL RAN CONTENTS) MITS: MITH ALT THIS IS A MONDESTRUCTIVE TEST (ORIGINAL RAN CONTENTS) MOTE THAT THIS IS A MONDESTRUCTIVE TEST (ORIGINAL RAN CONTENTS) MITH ALT THIS IS A MONDESTRUCTIVE TEST (ORIGINAL RAN CONTENTS) MOTE THAT THIS IS A MONDESTRUCTIVE TEST (ORIGINAL RAN CONTENTS) MOTE TH
46ñeadq:movB,mSreadA ran Location;Save in78novnova,bjmove it into a too27cmanovm,acomplement the pattern77novm,ajwrite this79movm,aclob random pattern into a77movm,ajwrite this79movm,ajwrite it77movm,ajwrite it77novm,ajwrite it77novm,ajwrite it77novm,ajwrite it	ODAC ODAC	240217 1620 340417 45			RBEG D, RÅNDOM C,		START ADDRESS IN HL RANSS BYTES OF RAN PER RANDOM PATTERN PASS IT IN C
ZF CMA CMA CMPLEMENT THE PATTERN TT MOV M, A ; WRITE THIS BE CMP M ; VERIFY C20D0A JNZ ENR ; VERIFY T7 MOV M, A ; LOAD RANDOM PATTERN INTO T7 MOV M, A ; VERIFY BE CMP M ; VERIFY	0080	40 140	READQ:		₽,,	ΣĐ	A RAM LOCATION; SAVE IN IT INTO A TOO
79 MCV A, C ;LOAD RANDOM PATTERN INTO 77 MOV M, A ;WRITE IT BE CMP M ;VERIFY	0082 0082 0084	2F 77 BE C20D0A	·	L CMP	N. Err	۲	COMPLEMENT THE PATTERN MRITE THIS VERIFY
	80000	79 77 BE	-	N N N N N N N N N N N N N N N N N N N	< 2 Z	ບ∢	

i

:

1

ł

S.

٢.

in inte

A.18

...

BOBO MACRO ASSEMBLER, VER 2.4 Errors = 0 Page 19

•

•

	COMPLEMENT THIS PATTERN WRITE IT VERIFY	;RESTORE ORIGINAL CONTENTS ;READ IT BACK ;VERIFY	;ADVANCE TO NEXT POSITION ;COUNT OFF A BYTE TESTED ;MORE TO DO, SO DO IT	;DONE ALL OF RAM YET? ;NOPE, STILL SOME LEFT	DONE AL TEST IT IT'S NO	SHIFT LEFT: MSB -> LSB, CY MSB WAS 0, SO WE HAVE THE NEW PATTERN MSB WAS 1, COMPLEMENT BITS 2,3,4 SAVE NEW RANDOM PATTERN FOR NEXT PASS LOAD ADDR. OF NEXT TEST OF SERIES SO WE CAN STORE IT SAY 'GO' AND EXIT	STORE CURRENT END ADDR AS NEXT START ADDR SAY GO AND EXIT	CHECKSUM FOR ROM SEGMENT 8	
	<	02		Ŧ	U	\$1011		14	2
ERR	M, Err	R, RR RR	H D READQ	A, RAMTOP RN1	A, Err	RNO 1CH RANDOM H, TSTAD GOX1T	RBEG GOX I T	HOOH	******************
ZNC	UNC CNP	MOV LCMP JNZ	XN- NZ NZ	HOV CPI JNZ	NON A NO	JNC STA STA SHLD	JMP	<i>TELEREN</i> DB	******
	••	••	•		•	RNO:	ŔN1:		
C20D0A	2F 77 BE C20D0A	70 76 88 C2000A	23 15 C2 0 00D	7C FE18 C2ECOD	79 A7 CAODOA	D2E00D EE1C 320417 21F30D 220017 C3150A	220217 C3150A	8	
9900	000E 000E 00C0	00C5 00C5 00C5	0008 0008 0008	00Cf 0000 0002	2000 2000 2000 2000 2000 2000 2000 200	0000 0000 0000 0000 0000 0000 0000 0000 0000	ODEF ODEF	ODF2	

A.19

~

......

;;

~

BOBO MACRO ASSEMBLER, VER 2.4 Errors = 0 Page 20

DISPLAY A '5' ON THE 7-SEGMENT DISPLAY POINT HL TO TIMEOUT COUNTER (CNTR 1) LOAD LSB OF TEST TIME (IN CLOCK CYCLES) AND THEN MSB START TIMEOUT COUNTER AND EMABLE THE TIMEOUT ;RECEIVER INPUT BUFFER FULL (CHAR READY) ;TRANSMIT BUFFER EMPTY (READY FOR CHAR) DESCRIPTION: NONDESTRUCTIVE TEST OF 8251 ASYNCHRONOUS ** 1/0. TEST IS SPLITINTO 2 PARTS, A SEND/RECEIVE TEST ** AND A BREAK SEND/FRAMING ERROR/OVERRUN ERROR DETECT TEST.** : POINT HL TO 8251 MEMORY MAPPED ADDR DISABLE XMIT & RCV LOAD BAUD RATE CONTROL WORD... SET BIT 0 TO ENABLE 8251 WRAPAROUND ; EMABLE XMIT & RCV, CLEAR ERRORS ;*POINT TO 8251 DATA ADDR *** 8251 MUST BE CONFIGURED FOR 8 BIT CHARS *** (IF NOT, YOU MUST CHANGE THE PATTERNS IN PATTS TO THE APPROPRIATE LENGTHS -- MAKE UNUSED BITS 0'S) READ STATUS READY FOR CHAR. TO SEND7 LOOP UNTIL IT IS *YES, THIS WILL BE DATA MRITE THE PATTERN COMMAND 8/07/81 CLEAR RECEIVE BUFFER MADJUST HL FOR COMMAND POINT DE TO PATTERNS LAST PATTERN IN PATTS TRANSFER TO B TEST DATE: 0 / 1 SERIAL PRT51+1 00H CNTR+1 92D 0 PATTS ÖF6H 15H 49H Ξ VERSION: 2.2 LSTPAT EQU OOH A, PRT55+1 02H 04H MUDS 01H M, H CHIL2 22 <<u>,</u> ₹±0 _ _ RXRDY TXMTY ₹ E <u>ŽŽŽŽ</u>Š STA STA §≣Z ŚIOT1: ÅSIOT: Ë. :::::: 1 t 1 3649 213930 2690 3690 3660 3660 323030 600 148E17 1601 12283C E604 CA1B0E 28 212D3C 114COE μ 23 e ≤₽ ۲ 0E04 0E04 0E09 0E00 0E11 0E11 0E14 0E15 0E16 0E19 0E1A 0E18 0E16 0E16 0E21 0E21 0E23 0E23 800 000 800 0053 0055 0058 0058 0058 0057 0057

8080 MACRO ASSEMBLER, VER 2.4 Errors = 0 Page 21

	;READ STATUS ;RECEIVED CHAR. YET? ;LOOP TILL IT HAS	;READ STATUS AGAIN TO CHECK: ;ANY ERRORS? ;YES, PROBLEMS => NO GO	;#NO, WANT TO READ DATA NOW ;so do so ;same as what we sent? ;error if not **aluist hi for cmd	, POINT DE TO NEXT PATTERN ; MAS THAT THE LAST PATTERN? ; NOPE, CONTINUE	SEND/RECEIVE TEST ***	LOAD BAUD RATE CONTROL WORD SO WE CAN TURN OFF WRAPAROUND NEXT TEST IN SERIES IS PART 2 OF 8251 TEST STORE IT SAY 'GO' & EXIT			CHECKSUM FOR ROM SEGMENT 9		BREAK SEND/FRAMING ERROR DETECT & OVERRUN ERROR DETECT TESTS	POINT HL TO TIMEOUT COUNTER (CNTR 1) LOAD LSB OF TEST TIME (IN CLOCK CYCLES) AND THEN MSB START TIMEOUT COUNTER AND ENABLE THE TIMEOUT	1 ; POINT HL TO 8251 MEMORY MAPPED ADDR ; DISABLE XMIT & RCV ;LOAD BAUD RATE CONTROL WORD ;SET BIT 0 TO ENABLE 8251 WRAPAROUND	;ENABLE XMIT/RCV, CLEAR ERRS, SEND BREAK
	I	I	I) SEND/RÉ	\$10T2	АН, ООН			11. 	IING ERRC	CNTR+1 92D 0 0F6H	PRT51+1 00H	1DH
	A, Rừrđy L2	A, 38H Err	₩ ≼ 80 H H H H H H H H H H H H H H H H H H	D LSTPAT LO	8251 PASSED	BAUDS CNTL1 CNTL1 H, TSTAD GOXIT	55H, 0AAH,	******************	HOO		SEND/FRAM	A, A, CNTL2	H, M, Bauds 01H CNTL1	Ĩ,
	NON NO N		X Z W D Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z	L CPL	8 ***	JMP SHLD	80		80		BREAK	STA STA	STA STA	I M
	:21					••	PATTS:	10000	•			; \$10T2:	•	••
ENNUNG - 0 1995 21	7E E602 CA240E	7E E638 C2000A	28 75 C2000A	13 FE00 C2190E		3ABE17 32283C 21500E 220017 C3150A	554400		8			21393C 365C 3600 32103C 32303C	212D3C 3600 3ABE17 5601 32283C	361D
	0E24 0E25 0E27	0620 0628	0E30 0E31 0E32 0E33 0E36	0E30 0E38		0530 0540 0543 0545 0545	OEAC		OE4F			053 053 053 053 053 053	0E5C 0E5F 0E64 0E64	0E69

A.21

8080 MACRO ASSEMBLER, VER 2.4 Errors = 0 Page 22

f

* * MOV * * ANI ANI	+ + + + + + + + + + + + + + + + + + +	MOV A, M ;READ STATUS ANI TXMTY ;READY FOR CHAR. TO SEMD? JZ L4 ;NO, LOOP DCX H ;*DATA NVI M, 63H ;WRITE PATTERN INX H ;*COMMAND	MOV A, M ;WAIT UNTIL CHAR. HAS BEEN SENT ANI TXMTY JZ L5 JZ L5 DCX H ;*DATA DCX H 0CCH ;SEND ANOTHER CHAR. WITHOUT READING LAST ONE INX H ;*COMMAND	MOV A, M ;READ STATUS ANI 14H ;MAIT UNTIL BOTH TXEMPTY & OVERRUN ERROR CPI 14H ; FLAGS ARE SET JNZ L6 ; (OR UNTIL TIMEOUT)	DCX H ;*DATA MOV A, M ;READ BACK CHAR. CPI OCCH ;VERIFY IT'S THE 2ND CHAR JNZ ERR ;VERIFY IT'S THE 2ND CHAR	*** 8251 PASSED WHOLE TEST ***	LDA BAUDS STA CNTLI STA CNTLI LXI H, IXI H, SHLD TSTAD JMP GOXIT ; CPUTS STARTING WITH ; THE CPU/8255 TEST ; THE CPU/8255 TEST ; SAV 'GO' AND EXIT
: : .	*	та:	ຸ.ຕິ .		•	•• ••	•• •• •• •• •• •• •• •• •• •• •• •• ••
7E E620	CA680E 3615	7E E604 CA730E 28 3663 23	7E E604 CA7D0E 2B 36CC 23	7E E614 FE14 C2 8 70E	28 7E FECC C20D0A		3ABE17 32283C 21420A 220017 C3150A C3150A
0E68 0E6C	0E6E 0E71	0673 0674 0676 0679 0679 0670	0E7D 0E7E 0E80 0E83 0E84 0E84	0E87 0E88 0E88 0E88	0E8F 0E90 0E91 0E93		0696 0696 0697 0696

A.22

11111

1 Contraction

8080 MACRO ASSEMBLER, VER 2.4 ERRORS = 0 PAGE 23

point HL TO 8253 CONTROL set CNTR 1 (TIMEOUT) MODE 0, LOAD LSB, MSB set CNTR 1 (TIMEOUT) MODE 0, LOAD LSB, MSB set CNTR 2 if DESIRED point HL TO CNTR 2 LSB (if COUNTER 2 TO BE USED) MSB (if USED) point TO CNTR 1 LSB (of TIME 'TILL TIMEOUT IF NO INTERRUPT) MSB point HL TO COUNTER 0 POINT HL TO COUNTER 0 LSB point HL TO COUNTER 0 LSB point HL TO COUNTER 0 LSB point HL TO COUNTER 0 LSB point HL TO COUNTER 0 START COUNTERS 0 & 1 START COUNTERS 0 & 1 RETURN TO USER'S INITIALIZATION ROUTINE ... FIRST TEST OF SERIES IS CPU/8255 TEST STORE IT AND TIALIZE 'RANDOM' PATTERN FOR RAM TEST AND STORE THAT DISABLE TIMERS AND WRAPAROUND LOAD 8251 BAUD RATE CNTL1 BYTE 2 INITIALIZE THE HEARTBEAT TO 1 (OFF) 5 STORE THIS 5 AND INIT THE LED 5 ALLOW INTERRUPTS CHECKSUM FOR ROM SEGMENT 10 INITIALIZATION OF SELF-TEST CNTR+3 30H 70H XXXH CPUTS 0 750 0F7H 0F8H 55H HXXX HXXX 030 750 DW 0,0,0,0, 0,0,0,0 DW 0,0,0,0, 0,0,0,0 ********************** DW 0,0,0,0, 0,0 A, RANDOM H, TSTAD CUTL2 BAUDS 10H BAUDS CUTL1 H000 RET 8 INIT: * 21420A 2220017 3255 325417 325417 3259417 32303C 21383C 21383C 21383C 3670 28 3603 3648 3648 3648 3648 3648 3569 35817 328817 328817 322835 28 8 8 OED9 0EA5 0EA5 0EA6 0EA6 0EB0 0EB2 0EB2 0EB3 0EB3 OEBC OEDB

į

8080 MACRO ASSEMBLER, VER 2.4 Errors = 0 Page 24

J

0EFE 0000000

	** ** □ □ M M / □ S R P R O G R A M **	** THIS FROGRAM IS LOADED INTO RAM TESTED BY THE SELFTEST **	READ FROM CONSOLE & PRINT BACK SAME	ORG 1000H	: CALL INIT ; INITIALIZ EI ; ALLOW INT	QRV: LXI H, PROMPT;POINTHLTOPROMPT CALL PRINT ;PRINTIT LXI H, BUF ;POINTHLTOSTORAGEBUFFER	PRT51+1 :REA	ANI RXRDY ANI INPUT THEI JZ TREAD WAIT FOR SOME	PRT51 YES	XECHO: LDA PT51+1 ;READ STATUS AGAIN	XECHO	MOV A, B ;YES, RESTORE CHAR TO A STA PRT51 : AND ECHO IT	M, B STORE I		TREAD	OAH ; YES, STORE		L PRINT LEGUE FRUNT CLEP DEFORE		*** PRINT: PRINT STRING POINTED TO BY HL & TERMINATED BY 00 ***	PRINT: LDA PRT51+1 ;READ STATUS ANI TXMTY ;READY TO OUTPUT?	JZ PKINI MOV A, M ;YES, READ CHAR FROM TEXT STRING	
000000000000000000000000000000000000000						214E10 C03C10 215C10			3A2C3C		CA1910	78 322C3C	02	E67F	C20D10	360A	3600	CD3C10	C30410			CA3C10 7E	
0EFE 0F02				1000	1000	1001 1000 1000	1000	0101	1015	6101	101E	1021	1025	1027	1028	102E	1031	1036	1039		103C 103F	1041	

A.24

٠

-

.

IAR			
Ċ X o			
003 15 St 17 St 0 NE			
THIS TURN TPUT			
- Second			
	- ::		
151 1 NI	INTER	H°.	
< Fig	-	0,0,0	
N N N N N N	9 9	88 0 0	END
イ ビ の ー う	PROMPT: D		
	INO	: LFBU BUF:	••
	5445 5445 1420	000	RORS
	454E5445 PF 52205445 PF 58543A20 00	0000000 V0	M ERRORS
1045 A7 1046 C8 1047 322C3C 104A 23 104A 533C10	45465445 52205445 5854320 00	0000000 V0	NO PROGRAM ERRORS
		ANA A RZ PRT51 STA PRT51 JMP PRINT DB 'ENTER TEXT: '	ANA A RZ PRT51 STA PRT51 JMP PRINT DB 'ENTER TEXT: ' DB 0,0,0,0,0 DB 0,0,0,0

A.25

. ..

-

Í

.

6080 MACRO ASSEMBLER, VER 2.4 Errors = 0 Page 26 SYMBOL TABLE

5

0E14 *	0004 0004 0E73 0E73	00000 00000 00000 00000	00080 3030 1706 0018 0018	0080 0040 0053 0053 0004 00004
				ROMSS RVAB SIOTI START XR1 XR1
	_	•		•
0888 00ED 3028	0002 0415 0668 0668	00040 00040	0E4C	0400 0438 0002 0002 0002 1700 0075
ALHLD BTC CNTL1	D GOXIT L L L S	MOPIO N3 OK2A	PATTS PRT51 RAM1 RAMSS	ROMBE RSEXI RXRDY SPTES TSTAD XLOOP
088A 178E 0001	0.442 0.0006 0.889 0.624	0006 0006 0078	000000000000000000000000000000000000000	0050 0050 1000 1000
ADDR1 BAUDS C	CPUTS ERX INPAT	N N N N N N N N N N N N N N N N N N N	PATT2 PATT2 PROMP QRV RAMBE	RANUC RN1 ROMTS RVBC SP SP XECHO
				**
0000 0000 1050	3C38 0A0D 0EA5 0EA5	0670 0000 0635 0465	1707 1707 1707	0000F 0000F 0000F 0000F 0000F
	CINER CONTR	ers Brook Br	PATTI PATTI Print RANS	RAMTS RNO ROMTO RVAC STM USER

Interested qualified requesters may obtain copies of Appendix B from RADC (COEA), Griffiss AFB NY 13441.

Appendix B

Simulation Model

Flowcharts



-





.

. . .



B.2.





B.3.

- .

...

-

. . .

,

÷

.

RAM

÷

£

1



. ---

a se la su la se 🐖



B.5.

يستدعن والجارات الالاستك

.

÷



•



• - · · ·



ŝ

....

.

.....

B.8.

.....



B.9.

-

and the second second second second second second second second second second second second second second secon





B.10.

_





.

B.12.

. . . .





\$228



• ...

.....



· •

.

.




. .

.

ļ

1

. 1 / .

.

• • • • • • • • •

\$225 short vesion



...

. .

- -



......

÷.

.



-- - -

- -

.

•

. ·

•



;





i

.....

м. ...- -



B.23_

-



-

* - ----

-]



. . . _.

•



•

....

- -

B.26.

• • •

i ter≊

.....



.

. .



B.28



ţ

B.29,

5

.

-

•

Appendix C

Module Assembly Language Descriptions

言語ない

PRINTED 09/12/81 20:02 RESET VA TECH RESET LOW BYTE OF PROGRAM COUNTER RESET HIGH BYTE OF PROGRAM COUNTER RESET INTERUPT ENABLE FLAG RESET INTERUPT FLIP/FLOP FLOAT OUTPUT BUS SET UP SELF MOVE AHEAD ONE CLOCK PULSE CLOCK PULSE FLOAT ADDRESS LOW LINES FLOAT ADDRESS LOW LINES FLOAT ADDRESS HIGH LINES SET UP CLOCK SELF CALL EXIT AND MOVE AHEAD A CYCI RESET CLOCK SELF CALL FLA RESET CLOCK SELF CALL FLA RESET CLOCK SELF CALL FLA RESELG COCE OF THETA 2 FALLING EDGE OF THETA 2 FALLING EDGE OF THETA 2 INC. STATUS WORD FOR FETCH MOVE OUT LOWER BYTE OF PC MOVE OUT UPPER BYTE OF PC SYMC PULSE CO AHEAD ONE CLOCK PULSE CHECK FLAG TO SEE IF PC IS IN INCREMENT LOM BYTE OF PC CHECK IF PCL IS ZERO P CP(500), RISE2(111), FALL2(344), FSYNC(415), RSYNC(0) RRDV(344), RDBIN(181), FDBIN(181), RWAIT(60), FWAIT(60) FINTE(261), RADR(261), RSYDB(311), RDBWR(311) NWR(600), FWR(600) THIS IS THE BEGINNING OF THE FETCH/EXECUTE LOOP FOR AN 8080 MICROP. THIS MAIN LOOP TAKES CARE OI NSYNC, ADRESS, DBUS, MAIT STATCS AND MORE. INPUTS THAT ARE SAMPLED ARE RESET AND READY. INTERUPTS ARE ALSO SIMULATED IN THIS MODEL. TEST IF THIS IS FETCH CYCLE STATUS WORD FOR INTA RESET INTE FLAG CLEAR CLOCK SELF CALL FLAG CLOCK PULSE RECS DB1(1, 8), DB0(9, 16), ADRL(17, 24), ADRH(25, 32) RESET(33), READY(34), HOLD(35), INT(36) NSYMC(37), WAIT(36), HLDA(39), INTE(40) MMR(41), DB1M(42), CLK1(43), CLK2(44), MONON(45) EX(150), CLKSC(151), DBSC(152), RDYSC(153) 792 CLOCK SELF CALI A1, B1, C1, D1, E1, H1, L1, IR PCH, PCL, SPH, SPL, TEMPM, TEMPZ, TEMP1, BUF ZERO, CARRY, SIGN, PAR, AC, INTFF, TEMP 80 L. RESET 07/15/81 12:13 HP21 7255, ADRI 7255, ADRI 71, CLKSC 71, CLKSC 71, CLKSC 71, CLKS 70, CLKS 71, C 7162, DBO PCL, ADRL PCH, ADRH PCH, ADRH PCH, ADRH CLOCK INTFF, M1T2 PCL Z,M1T2 INTFF, FTCH #35, DBO #0, INTE FTCH1 CLKSC 8 CLKSC 33 ž ۵ 2 NOV (RISE2) NOV (FALL2) NOV(RISE2) NOV(FALL2) OV(RSYDB) OV(FINTE) NOV (RSYDB) NOV (RADR) NOV (RADR) NOV (RADR) OV(RISE2) OV(RADR) OV(CP) NAN () REG(8) REG(8) REG(1) ğ 얈뽚욷뎺 FICH: ABOBON RSET1: inth: C.1.

PAGE 001

PRINTED 09/12/81 20:02 ELAY SO THAT READY CAN BE CHECKED DELAY SO THAT READY CAN BE CHECKED EXIT AND WAIT FOR READY SIGNAL RESET RDYSC AND CHECK READY SIG. THIS CHECKS IF WAIT STATES ARE NEEDED COMPLETE CLOCK CYCLE RESET CLOCK SELF CALL RISEING EDGE OF CLOCK FALLING EDGE OF CLOCK FALLING EDGE OF CLOCK FALLING RESET SET UP FOR RESET SET UP FOR RESET SET UP FOR RESET SET UP FOR RESET TRAILLING EDGE OF SYNC PULSE TRAILLING EDGE OF SYNC PULSE TRAILLING EDGE OF SO BUS MOOULE WORKS RESET INTERNAL INTERUFT FLAG SET DBIN SO THAT INSTRUCTION GAN BE FETCHED, CHECK FOR WAIT STATES INPUT THE INSTRUCTION INTO THE REG. FALLING EDGE OF DBIN FALLING EDGE OF DBIN CLOCK PULSE EXECUTE ROUTINE. THIS DOES THE EXECUTE PART. THIS DOES THE EXECUTE PART. STATES ARE NEEDED VA TECH WALT STATE (TW) GENERATOR SUBROUTINE ENTER WAIT STATE GO BACK AND CHECK FOR MORE STATES POINT WE SHOULD BE IN THE MACHINE CYCLE PRIOR THIS IS NECCESSARY SO I CAN CHECK IF AN HAS OCCURRED. IS INT SET? YES, THEN SET INTERNAL INT FF RESET FLAG FINISH CLOCK PULSE PREPARE SELFCALL FOR INT TEST SELFCALL FOR CLOCK DO EXIT IS INTE SET? GO BACK AND FETCH NEW INSTR. SET UP FOR RESET CLOCK GOTO RESET FINISH CLOCK RESET THE CLOCK SELF CALL CLOCK PULSE RETURN TO CALLING PROGRAM 792 RECS PC => ADDRESS Mem read status => DBO ž ÿ F 80 ľ, I SO THEN RESET A1 07/15/81 12:13 HP21 000,2000,3000,4000 AT THIS POINT WE TO MITI. THIS I ; ASSUMPTIONS: EADY, ENDT3 AT THIS P TO MITI. 0, CLKSC 11, CLKS 0, CLK2 70, CLK2 RESET, W12 RESET, W12 11, DBSC 11, CLKSC 11, EX 1NTE, MXTX 0, CLKSC RESET, MITT 1, CLKSC IR(6),2,1 TBL101 H, CLKSC H, RDVSC H, EX RDYSC HONON, 1A DBSC NSVNC N. OBIN Ä <u>8</u> ង្ខ័ ۵ ۵ CLOCK MOV(RISE2) MOV(FALL2) RTS MOV(FINTE) MOV(CP) NOV HOV BNE MOV HOV NOV(RISE2) HOV(CP) HOV(CP) MOV(RWAIT) BRU NOV(RDBIN) JSR NOV NOV JSR BEQ NON JSR JSR INC MOV(RSYNC) MOV(RDBIN) MOV(CP) MOV(RRDV) MOV BEQ MOV(CP) MOV ğ ٢ ≩ Ş 2 <u>66555</u> ≧ с.2. WAITI: ENDT3: A0000 M172: INTX: WT2: ž

Sec.

PAGE 002

н.

PAGE 003 PRINTED 09/12/81 20:02 ADDRESS AND SYNC BYTE ALREADY SET BUF WILL RECIEVE DATA BYTE FROM DBI START SYNC PULSE START SYNC PULSE TRAILLING EDGE OF SYNC PULSE TRAILLING EDGE OF SYNC PULSE TRISTATE DBO SO THAT BUS MODULE WORKS START DBIN PULSE CHECK FOR MAIT STATES VA TECH CLOCK SUBROUTINE, SET SELFCALL STOP EXECUTION UNTIL TIME IS REACHED RESET CLKSC FLAG OUTPUT CLOCK PULSE BRANCH IF NOT RESET SET UP FOR RESET SELF CALL GOTO RESET RETURN FOR CLOCK AND ESCAPE FOR HLRD COMPLETE CURRENT CLOCK CYCLE STATUS BYTE IS PUT OUT ON THE DBUS PUT LOM BYTE OF PC ON ADDRESS BUS MOV THE HIGH BYTE OF PC ONTO BUS INCREMENT PROGRAM COUNTER INC UPPER B BITS IF THERE IS A CARRY INC UPPER B BITS THIS PART GETS THE SSS BYTE FROM A REGISTER (A1-L1) ORFROM MEMORY USING THE HL PAIR. TO IMPLIMENT USE TABLE 2EXMMPLE: JSR HLRDDOVE TBL205, A1LOCKMOVE TBL205, A1MOVE TBL205, A1LOCKMOVE TBL205, A1MOVE TBL205, A1LOCKMOVE TBL205, A1MOVE TBL205, A1J, ADRHJ, ADRH<trr>J, ADRHJ, ADRH ; THIS SETS UP THE ADDRESS FOR A MEMORY READ USING THE RAILLING EDGE OF DBIN PULSE 792 RECS ADDRESS IS ALREADY SET DBO HAS SYNC BYTE DBO HAS SYNC BYTE SYNC PULSE CLOCK PULSE END SYNC PULSE END SYNC PULSE END SYNC PULSE SET MRITE PULSE CHECK FOR MRIT STATES REMOVE WRITE PULSE INCREMENTED F 80 PC IS A1 07/15/81 12:13 HP21 ; ASSUMPTIONS: : ASSUMPTIONS: , ct.h. , ct.h2 , ct.h2 , ct.h3 , ct.h CLOCK 6. 22, ESCHL 130, DBO L1, ADRH H1, ADRH MEMRD PCL, ADRL PCL, ADRL PCL, ADRL PCL, ADRH PCL C, MEMRD PCH WI NSYNC PO, NSYNC 55, DB0 #0, NSYNC CLOCK CLKSC 061, BUF 77, CLKSC SLK2 ćLock ANN. 1 MOV (RSYMC) MOV (RDBIN) MOV (RDBIN) JSR MOV MOV FOBIN) RTS MOV(FSYNC) JSR MOV(RISE2) MOV(FALL2) JSR BNE MOV(RSYDB) MOV(RADR) MOV(RADR) BRU JSR NOV(RSYDB) NOV(RADR) NOV(RADR) 1 NC BEQ BEQ HOV (RSYNC) HOV (RDBMR) HOV (FMR) JSR HOV (RMR) RTS MOV(FSYNC) HOV(CP) HOV NOV(CP) NOV RTS HOS S N0808V NEMM: CLOCK: ESCHL: HENRO: HLRD: PCR0:

C.3.

.3.

PRINTED 09/12/81 20:02 ALL INST. WITH 00 IN 6,7 DECODE LOWER 4 BITS DECODE REGISTER DECODE REGISTER PAIR LXI INSTRUCTIONS BYTE IS PUT IN PROP. REG VA TECH 00H IS NOP, ALL OTHERS ARE NOT DEFINED THIS SUBROUTINE IS USED ANYTIME SOMETHING IS PUSHED ONTO THE STACK -1 IS ADD TO THE STACK POINTER PAIR SET 8080 CARRY FLAG TO NEW VALUE CHANGE ZERO FLAG CHANGE SIGN FLAG CHANGE SIGN FLAG CHANGE LOW ORDER BITS ADD LOM ORDER BITS STORE FLAG BIT IS 0 BIT IS 1 BIT IS NOT TESTED YET INDEX REG USED FOR BITS CONVERT & LOW ORDER BIT TO @7 FIND PARITY OF LOWER BITS 4 UPPER BITS TO @7 STORE PARITY OF UPPER BITS BRANCH ON EVEN PARITY THERFORE WE HAVE OOD PARITY STATUS BYTE => MEMORY WRITE OUTPUT ADDRESS 792 RECS LET MEMMR COMPLETE CYCLE F 80 DONE EVEN PARIY DONE MSB LSB 00XX XXXX 1111 22 2 33 2 00XX 000* 33 000X XX00 X 1-0 => ĥ ĥ 0 A1 07/15/81 12:13 HP21 1100, 1125, 1150, 1175 1200, 1225, 1250, 1275 1100, 1325, 1150, 1375 1200, 1225, 1250, 1475 C, CARRY Z, ZERO TEMPZ, TEMPU TEMPZ, TEMPU TEMPI(4), 1, 6 6, AC 6, AC 7 PARITOT, PAR TEMP, (4), 4, 7 PARITOT, TEMP PARITOT, TEMP TEMP1, TEMP1 TEMP1, SPL TEMP1, SPL C,5 TEMP1, SPH IR(0),4,1 IR(3),3,2 IR(4),2,3 TBL401,2,3 PCRD BUF, TBL6@3 ; HL PAIR. CLOCK MO, DBO L1, ADRL H1, ADRL MEMAR PAR. IL N, PAR JSR MOV(RSYDB) MOV(RADR) MOV(RADR) BRU Ś RTS 똜 SSS S ACFLG: PARIT: ABOBOH FLAGS: FLAG1: FLGPA: FLAC2: DECSP: TBLA: 1100: 1125: 1000: ñ C.4.

.

Same and States

02 PAGE 004

	ABOBON	SOR	A1 07/15/	07/15/81 12:13 HP21	iد.	0	792 RECS		VA TECH		PRINTED 09/12/81 20:02	1/60 (2/81	20:02	
	1150:	JSR MDV RTS BEQ JSR MDV(RADR) MDV(RADR) MDV(RADR) MDV(RSYDB) JSR RTS RTS	PCRD BUF, TBL503 PC, 03, 1165 P3, 03, 1165 P3, 03, 1165 CLOCK TBL503, ADRL TBL503, ADRL P2, 051, 1151 MEMRD BUF, A1	8 22 <u>4</u> 2	GET SECOND BYTE IN PROPER REGISTER PUT SECOND BYTE IN PROPER REGISTER 00XX X0*0 <= INSTRUCTION TYPE 00*0 X0*0 SHLD ADR OR LHLD ADR 00** X0*0 STAX B,D OR LHLD ADR 000X X0*0 STAX B,D OR LHLD ADR 000X V0*0 STAX B,D OR LIAX B,D PUT PROPER ADDRESS ON ADR LINES 0000X U0*0 SEPERATE STORES FROM PUT PUT PROPER STATUS 0000X *0*0	BYTE BYTE BYTE STA STA STA STA STA STA STA STA STA STA		TE IN PROPER REGISTER <= INSTRUCTION TYPE SHLD ADR OR LHLD ADR STA ADR OR LDA ADR STAX B,D OR LDAX B,D DRESS ON ADR LINES DRESS ON ADR LINES SEPERATE STORES FROM LOADS R STATUS LDAX B,D LDAX B,D LDAX B,D LDAX B,D	STER STER ADR ADR B, D S S ROM L	SOADS					
C.5.	1151: 1165:	MOV MOV(RSYDB) JSR MOV MOV MOV(RADR) MOV(RADR) BNE MOV(RSYDB) BNE BNE BNE BNE	A1, BUF PCRD PCRD BUF, TEMPZ PCRD BUF, TEMPZ PCCK BUF, TEMPZ A1, 1170 PC, DB0 PC, DB0 A1, 80F 1167 1167		000X 00+0 STAX B, D MEDORY WRITE STATUS STORE BYTE INTO MEMORY 00+X X0+0 STA, LDA, SHLD, LHLD GET BYTE INTO TEMP REGISTER STORE BYTE INTO TEMP REGISTER STORE BYTE INTO TEMP REGISTER STORE THAT BYTE INTO REGISTER CLOCK PULSE OUTPUT THE ADDRESS IN PREP. FOR MEMORY READ OR WRITE 00+X 00+0 STA	STAX INTO MENTINO MENTINO MENTINO MENTINO MENTINO TO MENTINA TA MENTINA TA ME	US, D US, D EMORY CEMP RE ORY S IN P S IN P ITE ITE	LD,LHLD GISTER GISTER GISTER REP. FOR	- ¥						
	1166: 1167: 1172: 1168 :	MOV JSR BEG INC JSR MOV(RADR) MOV(RADR) MOV(RADR) MOV(RSYDB) BRU	L1, BUF NEMRR #3, 03, 1176 TEMPX CLOCK TEMPY, ADRI TEMPY, ADRI TEMPY, ADRI 11, BUF #0, DBO MEMRR	9 JE2	MRITE BYTE INTO THE MEMORY STA IS FINISHED SO BAIL OUT I MOVE TO NEXT LOCATION FOR SHLD OR LHLD ADVANCE TO NEXT CLOCK CYCLE OUTPUT ADDRESS THIS SEPERATES SHLD FROM LHLD PUT REGISTER INTO BUF SO IT'S STATUS BYTE => MEMORY WRITE LET MEMMR STORE BYTE	INTO T INTO T ISHED S LD LD NEXT C RESS NTORE B STORE B	HE MEM D BAIL LOCK C' BUF SG MORY M	ORY OUT : ORT : ORT : ORT: CIT'S RITE	STORED	9					
	1170:	MOV(RSYDB) JSR JSR MOV RTS JSR	#130, DB0 #2, #3, 1171 HEMRD BUF, A1 MEMRD		STATUS BYTE => MEMORY READ SEPERATE LHLD FROM LDA LDA INSTRUCTION STORE READ FIRST BYTE FROM MEMORY	E => ME ILD FRO 3110N BYTE FI	MORY RI M LDA Rom Mei	EAD MORY							

PAGE 005

STORE IT IN L1 GO BACK AND INCREMENT TEMPW-Z PAIR READ SECOND BYTE FROM MEMORY AND PUT IT IN H REGISTER OOXX 00** INX RP (INDEX 3) CHECK IF CARRY INC UPPER BYTE
READ SECOND BYTE FROM MEMORY AND PUT IT IN H REGISTER OOXX 00** INX RP (INDEX 3) CHECK IF CARRY INC UPPER BYTE
00XX 00** INX RP (INDEX 3) CHECK IF CARRY INC UPPER BYTE
00XX X*00 INR DDD INC THAT BYTE SET UP FOR FLAGS SET UP AC FLAGS **** SET UP AC FLAG STUFF SET CERTAIN FLAGS MEMORY? YES, STORE BYTE
00XX X+0+ DCR ZERO TEMPZ SET TO -1 ADD -1 TO REGISTER SET UP FOR FLAGS GOTO FLAGS ROUTINE MAS IT A MEMORY TYPE INSTR. 7 STORE BYTE INTO MEMORY
00XX X++0 NVI HEMORY7 ; YES, PUT BYTE INTO MEMORY
PUT BYTE INTO REGISTER
00XX 0*** RLC, RAL, DAA, STC
DODO 0*** RLC SHIFT BIT INTO CARRY FLAG IS CARRY SET7 YES SO SET LSB OF REGISTER
000* 0*** RAL STORE CARRY SHIFT STORE CARRY TEWS SET **************
INC THAT INC THAT INC THAT INC THAT </td

20:02 PAGE 006

A8080N	Son	A1 07/15/81 12:13 HP21	F 80 792 RECS VA TECH	PRINTED 09/12/81 20:02
1285:	BME 1 DX MOV	AC, 1286 AT (D), 4, 7 AT (D), 4, 7	0040 0444 DAA SELECT & LOWER BITS GET AC FLAG	
12 86 : 1287:	ADD ADD BNE		IS IT SET? Lower Nible Now Corrected 5 Carry Flag Set ? 5 Elect Top 4 Bits	
12 86 : 1289:			GET AC FLAG FOR UPPER BITS FLAG SET ? CORRECT UPPER BITS SET UP FOR FLAGS GO SET FLAGS	
1290:	MOV RTS		00++ 0+++ STC SET CARRY BIT	
1325:	ADO	TBL603, L1 C, 1326	00XX +00* DAD DOUBLE ADD Check if High Byte gets inc inc high byte	
1326:	1960 1987 1988 1988 1988 1988 1988 1988 1988	TBL563, H COCK CLOCK CLOCK CLOCK CLOCK CLOCK CLOCK CLOCK	ADD HIGH BYTE STORE CARRY I NEED TO WASTE 6 CLOCK PULSES	
: <u>5281</u> C.7.		CLOCK TEMPZ,TEMPZ TEMPZ TEMPZ,TBL6@3 C,1176 C,1176 C,1176	THIS IS A MIT5 00XX +0++ DCX DEC REG PAIR SET TEMPZ TO -1 ADD -1 TO REG CARRY7 ADD -1 TO UPPER BYTE	
1475:		TBL803	DOXX **** RRC, RAR, CMA, CMC	
TBL8:	BYT	1400, 1425, 1485, 1490 ;	0000 **** RRC	
1400:	ROR BRU	A1 1440		
1425: 1440:	MOV BRE BRE BRE	CARRY, CT A1 C, CARRY 6. C2, 1176 HLMR	000* **** KAR STORE CARRY IN 7 SHIFT REST OF BYTE STORE NEW CARRY	
1485:	COM	Ŀ	00+0 ++++ CMA	

· · · -

.

.

•

02 PAGE 007

PRINTED 09/12/81 20:02 0*** 0**0 HALT INSTRUCTION SIGMAL HALT ACKNOWLAGE THIS IS TEMPORARY, IT MUST BE EXPANDED SO THAT THE TIMING IS CORRECT AND VA TECH CHECK IF HALT IS FOUND ARITH, AND LOGICAL TYPE OF INSTRUCTION SOURCE MOVE INSTRUCTIONS DESTINATION SOURCE +000 +XXX ADC KEEP TRACK OF ALL ADDITIONS ADD CARY ADD *000 XXX ADD SET UP TEMP1 FOR FLAGS GO AND SET FLAGS GET BYTE FROM MEMORY THIS IS FOR FIGURING AC FLAG 222 SOURCE DEST TO-MEMORY SOURCE FROM MEMORY MOV R, R ADD CLOCK CYCLE AND RETURN **792 RECS** SUB, SBB SBB SUB SMC F 80 *00* XXXX ***AC FLAG DO FUNCTION *** *** *0XX XXXX 11 1 222 0*XX XXXX 11 1 XXX* *00* : **** **00 MOV M,R DO MOVE MOV R,M *** *** A1 07/15/81 12:13 HP21 1, HLDA 1, EX HLT ; INTERUPTS CAN OCCUR. **3100, 3200, 3300, 3300 3500, 3600, 3700, 3800** IR(3),3,1 IR(0),3,2 HLRD,02,3090 HLRD,15,TBL202,TEMPZ #15,A1,TEMPW TBL301 IR(3), 3, 1 IR(0), 3, 2 IR(0), 3, 2 IR(0), 3, 2 IR(0), 3, 2 IR(2), 3, 2 IR(2), 3, 2 IR(2), 2 IR(2), 1 TBL202, TEMP1 TEMP2 #15, TEMP2 #2,@1, 3350 Carry, 3350 Temp1 TEMPZ A1, TEMP1, A1 A1, TEMP1 FLAGS CARRY, 3100 TEMPW #6, @2, HLT TBL2@2, BUF HLMR HLRD BUF, TBL201 TBL202,A1 A1,TEMP1 FLAGS F1, CARRY Rôŝ JSR MOV RTS BRADCO DE RTS X OX R IS AB080N 3090: 3300: 3340: 3350: 3351: 3100: 3200: 1490: 2100: 3000: TBL3: 2200: 2000: HLT: C.8.

> 2.1 ١.

PAGE 008

ŧ

1

(

	ABOBON	SOR	A1 07/15/61 12:13 HP21	1 F 80	792 RECS VA LECH	
	3500: 3511:	0100 0100 0100 0100 0100 0100 0100 010	TBL202, A1 00, AC 00, CARRY 1, SICO 1, SICO A1, TEMP1 FLGPA	+0+0 0XXX A CLEAR AC FLAG CLEAR AC FLAG CLEAR CARY SET SIGN FLAG SET ZERO FLAG SET ZERO FLAG	VNY C C C C	
	3600:		TBL202, A1	XXX* 0*0*	XRA	
	3700:		TBL202,A1	XXX0 **°*	ORA	
	3800:	COM AND SUB BRU	TEMPZ #15, TEMPZ TEMP2 A1, TBL202, TEMP1 FLAGS		CMP INSTRUCTIONS BEGIN WI	** HI
	1000	XX01 110 110	IR(0) , 4, 1 IR(3) , 3, 2 IR(4) , 2, 3 TBL961		DECODE INSTRUCTION TYPE CONDITIONS ADDITIONAL DECODING	Jeta
C	TBL9:		\$100, \$125, \$150, \$175 \$200, \$225, \$250, \$275 \$100, \$325, \$150, \$375 \$200, \$215, \$250, \$275			
2.9.	4100:		IR(3) ,1,4 CLOCK TBL1703		**XX X000 CONDITIONAL RETURNS ALL HAVE 5 CYCLES IN M1	
	TBL17:	1: BYT	4101,4102,4103,4104	•		
	4101:	BEQ RTS	H, ZERO, 4105	0001 00++	RZ, RNZ	
	4102:		44, CARRY, 4105	**0* #000	RC, RNC	
	4103:	: BEQ RTS	¢4, PAR, 4105	0001 0+++	RPO, RPE	
	4104:	: BEQ RTS	64, SIGN, 4105	0001 ****	R P, RM	
	4105: 4106:		#0, 1R CLOCK SPL, ADRL SPL, ADRH #134, DBO MEMD	##00 #00* RET THIS SECTION IS USED TI OUTPUT STACK POINTER STATUS BYTE => STACK RI GET BYTE	RET IN IS USED TWICE (IR COUNTS) IN POINTER => STACK READ	UNTS)

- .

PAGE 009

à

ŧ

ABOBON SOR A1 07/15/81 12:13 HP21 F	INC SPL GOTO NEXT S BEQ C,4107 DETERNINE INC HIGH BY INC SPH INC HIGH BY BME IR,4108 SEPERATE FI MOV BUF, TEMPZ STORE BYTE BRU 4106 STATT SECON	MOV TEMPZ, PCL ; THIS DOES E MOV BUF, PCH ; FOR THE REI RTS	MOV JSR#0, TEMPZ#*XX 000*POPJSRCLOCK CLOCKJSRPUT STACK POINTERMOV(RADR)SPL, ADRLJSRJSRMOV(RADR)SPL, ADRLJSRJSRMOV(RADR)SPL, ADRLJSRJSRMOV(RSYDB)F134, DBOJSRJSRJSRFMDJSRJSRMOV(RSYDB)F134, DBOJSRJSRSPLJSRJSRSPLJSRMOVSPLJSRJSRSPLJSRMOVSPLJSRMOVBUFTBL1103MOVBUFTBL1103MOVBUFTBL1103	MOVBUF, TBL1003STORE BYTEBME#3,69,4109STORE BYTESHR#3,69,4109STORE BYTESHRTEMP1UNVE LOW ORDER BIT OSHRTEMP1MOVE LOW ORDER BIT OSHRTEMP1MOVE OUT ALL BUT PSHSHRTEMP1MOVE OUT ALL BUT PSHSHRTEMP1MOVE OUT NEXT BITSHRTEMP1MOVE OUT NEXT BITSHRTEMP1NOVE NEXT BITSHRTEMP1NOVE NEXT BITSHRTEMP1SAVE ZERO FLAGSHRTEMP1SAVE SIGN FLAGMOVC, SIGNSAVE SIGN FLAGMOVSAVE SIGN FLAGSAVE SIGN FLAG	IDX IR(3),1,4 **XX 40*0 CONDITION JSR CLOCK INI HAS 5 CYCLES JSR PCRD GET LOW ADDRESS MOV BUF, TEMPZ 5 STORE IN TEMP REGISTER JSR PCRD 5 GET HIGH ADDRESS MOV BUF, TEMPW 5 STORE IN TEMP REG BRU TBL1303 5 DO CONDITION	BYT 4151,4152,4153,4154 [;] BEO
80 792 RECS VA TECH	GOTO NEXT STACK POSITION DETERMINE IF INC HIGH BYTE INC HIGH BYTE OF STACK POINTER SEPERATE FIRST PASS FROM SECOND SET UP FOR SECOND PASS STORE BYTE IN BUFFER START SECOND PASS	THIS DOES BRANCH BACK TO MAIN ROUTINE FOR THE RET INSTR	POP B, D, H, PSW K POINTER => STACK READ EGISTER PAIR	E BYTE OUT ALL BUT PSW POP LOW ORDER BIT OUT FLAG OUT NEXT BIT OUT NEXT BIT OUT NEXT BIT PARITY OUT NEXT BIT AUX. CARRY OUT NEXT BIT AUX. CARRY BIT SERO FLAG SERO FLAG SERO FLAG) CONDITIONAL JUMPS CYCLES DDRESS TEMP REGISTER ADDRESS TEMP REG ION	
PRINTED 09/12/81 20:02						
PAGE 010						

-

(()

.

. **.**

......

ł

4158	04 , PAR, 4155 4158	04, SIGN, 4155	TEMPZ, PCL TEMPW, PCH		76,4	PCRD BUF, TEMPZ PCRD BUF, TEMPW 4155		BUF, ADRL BUF, ADRH 116, DBO A1, BUF MEMAR				N			#134, DBO MEMRD BUE, TEMPV	CLOCK 14, DBO H1, BUF	
; JC, JNC	JP0, JPE	5 JP.JM	DO BRANCH	**00 XX**	4156,4176,4180,4185	++00 00++ SAVE LOW A GET HIGH B SAVE HIGH B SAVE HIGH	**00 *0**	: OUTPUT AND 5 STATUS WOR 5 SET UP FOR 5 DO 1T	**00 0***	; OUTPUT STA	; STATUS =>	; STORE BYTE ; INC STACK	•••	; OUTPUT STA	; STATUS => ; GET NEXT B ; SAVE BYTE	STATUS => SET UP TO SET UP TO	DEC STACK POINTER
		NOT MET	DO BRANCH BY REPLACING PROGRAM COUNTER	JMP, OUT, XTHL, C		##00 00## JMP UNCOND SAVE LOW ADDRESS GET HIGH BYTE SAVE HIGH BYTE GOTO TRUE PART OF CONDITIONAL	OUT	AND INPUT INST USE BOTH UP&LOW WORD => OUTPUT FOR WRITE	ХТНС	OUTPUT STACK POINTER TO READ TOP	STATUS => STACK READ	STORE BYTE INC STACK POINTER PAIR		OUTPUT STACK POINTER	STATUS => STACK READ Get Next Byte Save Byte	STATUS => STACK WRITE SET UP TO STORE H REG ON TOP	POINTER
			M COUNTER	10				H UP&LOW		TOP							

PRINTED 09/12/81 20:02 VA TECH DISABLE INT STATUS => STACK WRITE GET READY TO STORE L1 REGISTER STORE 1T SAVE HL VALUES CONDITIONAL CALL GET HIGH BYTE STORE IT DO CALL INSTRUCTION SET UP TO STORE PC TWO PASS, DEC STACK POINTER ADVANCE TO NEXT CLOCK PULSE OUTPUT STACK POINTER STATUS ≈> STACK WRITE STORE IT CHECK WHICH PASS WE ARE ON SET UP FOR NEXT PASS SET UP PC TO BE PUT ON STACK 792 RECS GET LOW BYTE OF ADDRESS STORE IT IN TEMP REGISTER GET HIGH BYTE OF ADDRESS STORE IN TEMP REGISTER THIS DOES THE BRANCH GALL ā F 80 GET LON BYTE STORE IT 00#X XX## **00 **** *0** 00** CPO, CPE CC, CNC CZ, CNZ CP, CM A1 07/15/81 12:13 HP21 •• • • 1201,4202,4203,4204 M, CARRY, 4206 M, ZERO, 4206 NI, SIGN, 4206 M. PAR. 4206 18(3),1,4 CLOCK PCRD BUF,TEMPZ PCRD BUF,TEMPW BUF,TEMPW TBL1603 CLOCK PCRD BUF, TEMPZ PCRD BUF. PCH, BUF PCH, BUF PCH, BUF PCH, BUF CLCSP CLCSP CLCSP SPH, ADRH R, ADR TEMPZ, PCL TEMPW, PCH SPN, ADRH A, DBO L1, BUF NEIMAR TEMPN, H1 TEMPN, H1 PO, INTE MOV JSR JOSR JOSR JSR MOV(RADR) JSR MOV BNE BNE BNE BNU NOV(RADR) NOV(RSYDB) ۲ S 20 SE EQ 13 **B** S S S S S SE SE **B**E ăss 55 FBL16: BVT ž ≧ ≧ 2 5 **AB000N 1**201: 1204: 4205: 4185: 1200: 1202 **\$203:** 4206: 4208: 4210:

PAGE 012

t

•:

· · .

•

C.12.

s.

Tal 2003 Tal 2004, 1100, 1100, 1100 CALL, DD, ED, ED, FD CALL, DD, ED, ED, FD CALL, DD, ED, ED, FD CALL, DD, ED, ED, FD CALL, DD, ED, ED, ED, FD CALL, DD, ED, FD STATUS => STACK MITE STATUS == STACK MITE STATUS == STACK MITE STATUS == STACK MITE STATUS == STACK MITE STATUS == STACK MITE STATUS == STACK MITE STATUS == STACK MITE STATUS == STACK MITE STATUS == STACK MITE STATUS == STACK MITE STACK == STACK MITE STACK == STACK MITE STACK == STACK MITE STACK == STACK MITE STACK == STACK MITE STACK == STACK MITE STACK == STACK MITE STACK == STACK MITE STACK == STACK MITE STACK == STACK MITE STACK == STACK MITE STACK == STACK MITE STACK == STACK MITE STACK == STACK MITE STACK == STACK MITE STACK == STACK MITE STACK == STACK == STACK MITE STACK == STACK

250

4

•

唐 成

*

PRINTED 09/12/81 20:02 **XX X*** RST RESTART INSTRUCTION IS THE LOCATION FOR CALL STRIP OFF WRONG BITS ***************** GLEAR UPPER BYTE GOTO THE CALL ROUTIME VA TECH 792 RECS SEE TBL15 CB, INPUT, XCHG, EI RET, D9, PCHL, SPHL ; OUTPUT LACATION STATUS => INPUT F 80 ##0# XX## SET PARITY CPI SET FLAGS XRI SET FLAGS ORI SET FLAGS #00# XX## SET FLAGS PCHL SPHL SBI ... Ī ž A1 07/15/81 12:13 HP21 **4105, 1100, 4326, 4330** 1100,4380,4390,4395 TENPZ 115, TENPZ TENPZ A1, BUF, TENP1 FLAGS IR, TEMPZ 1956, TEMPZ TEMPV, TEMPV 4206 CUTY, 4253 F255, A1 TENZ F115, TENZ F115, TENZ PCRD CLOCK BUF, ADRL BUF, ADRL 166, DBO BUF, AI PO, CAREN PO, AC 2, ZENO H, SICH AI, TENPI FLGPA TBL1983 TBL1503 Z Z Z E L1, SPL H1, SPH BUF, A1 4298 BUF, A1 4296 FLAGS JSR JSR HOV(RADR) HOV(RADR) HOV(RADR) HOV(RSYDB) Š 225 33E Z ž **Ş**§§₿ Z ğŻ 82 **듯**윷알뿗훓 ž TBL15: TBL19: **h30**0: 4375: ABOBO 4325: 4326: 4330: **#335:** ï 1256: **N257:** 4258:

CALL TANK TANK

PAGE 014

ي. جو ا

. .

ŧ

18 **1** 1

- Jack Chil

Č.,

4.

ð		in the second seco	521			
ABOBOW SOR	NSL Vor Vor	4390: XOR XOR XOR XOR XOR XOR XOR XOR XOR XOR	4395: MOV(CP) RTS	TBL2: BYT TBL3: BYT TBL5: BYT TBL6: BYT TBL11: BYT TBL11: BYT TBL11: BYT TBL11: BYT		
R A1 07/15/81 12	NEMRD BUF, A1	707525 Ú70252	2P) #1, INTE	8828282 9999999 999999999 9999999999999		
5/81 12:13 HP21			Ē	01, E1 BUF, A1 H1, SPH H1, SPL L1, TEMP1 L1, TEMP1		
	; GET BYTE	; xcHG	_			
F 80						
792 RECS						
VA TECH						
PRINTED 09/12/81 20:02						
20:02						
PAGE 015						

.

REG(3) REG(3) REG(1)										
	L, TEMP8, DB1 INTCT INTCT NSTBS(33), DO(NSTBS(33), D N10R(39), N11 N10R(39), N125 EX(150), DB5 DB1, DB DBECK	TEMP6, DB10, D10 ; 5224 TCT TG, DB10, MMR0, NBEN0, (1, 6), D0(9, 16), DB1(11, TBS(33), D61N(34), NMR(0R(39), N10M(40), NMEN 0(46, 53), N10M(40), NMEN D(46, 53), N10M(40), NMEN D(46, 53), N10M(40), NMEN D(46, 53), N10M(40), DB5(15), M10(10) DB5(25), M10(10) DB1, DB10, DB5(15), M10(10) DB10, DB5(25), M10(10) DB10, DB2CK	; 8228 NBENO, N DB1 (17), NNR(17), NNR(17), NNR(55 , CSC(15 , CSC(15), CK	L, TEMPO, DBIO, DIO ; 5226 SIMULATOR INTC INT INTC	, HLDAO , 32) , NBEN(37 , NBEN(37 , NBEN(37 , NBEN(37 , NBEN(57), NBEN(37 , 15), MZ(10 , MZ(10 , MZ(10), MZ(10), SPI (43), I (43), I	08E(44)			
M30)		085C, D8CK 0,085C 08E, H121 08C, D0 08CK		;RESET SELFCALL FLAG ;CHECK DBE ;D0 =D81 IN 30NS	FCALL FL	9 A				
MOV (W30) BEQ MOV(W45) MOV(W45) MOV(W20) MOV(W20) MOV(W20) BEG MOV(W20) MOV MOV(W20) BEG MOV MOV MOV MOV MOV MOV MOV MOV MOV MOV		#255, DO DBIN, DBINO, STBCK #1, DBSC #0, DBSC #1, DBSC #1, DBSC #1, NBC #1, NBC #1, NBC #1, NBC #1, NBC #1, NBC MINTF, LCCK #1, NFC #1, CCK #1, NFC #1, CCK #1, NFC #1, CCK #1, NFC #1, CCK #1, NFC #1, 29 82	DO = ALL 1'S IN 30NS CHECK DBIN FOR CHANGE DBIN SELFCALL IN 45NS DBE = 0 THEN RESET NOT MEM. READ RESET NOT NOR. READ RESET NOT IO READ SELF CALL INST SELF CALL INST	LL 1'S IN 30 DBIN FOR CHAA ELFCALL IN 4: THEN REN RE NOT 10 READ NUTTOL SELF (NITTOL SELF (ALL INST	NNS 45NS CALL CALL					
	of s	#0, ENTCT STBCK								
	817 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	Z, INTCT Z, NINTC INTCT STBCK		; COUNT =27						
MOV(W30) MOV(W30) MOV BRU		#1, CSC #1, NJ #0, INTCT STBCK		CALL CONT SIGNAL MINTA =1 IN 30MS		ROUTINE	ų			
MOV (W45) MOV (W45) XOR BEQ BEQ MOV (W45) AND AND BEQ		#1, DBSC M1, DBSC LOM, L, TEMP8 TEMP8, STBCK #255, D0 MSTBS, TEMP1 MSTBS, TEMP1 TEMP1, MSTB0, TEMP1 TEMP1, LFCK	(EMP1	081M SELF 086 =1 TH 086 =1 TH 061 =17 00 = ALL 00 = ALL 00 = ALL	DBIN SELFCALL IN 45NS DBE =1 THEN LO=17 CHECK THE SPECIAL CONTROL DO = ALL 1'S IN 45NS CHECK FOR STROBE CHANGE	45NS CONTF	TOL INPUT	5		

. .

ч.

PAGE 001

с. ч

I						
LFCK:	MOV(W20) MOV(W20) BEQ MOV MOV MOV MOV MOV MOV MOV MOV MOV MOV	VI, LRSC DI, DID LRSC, MARCK LRSC DID, L LOM, L, TEMPB TEMPB, MEXI VI, NINTF NE/2 NE/2	SCHEDULE L REG SELF CALL PROPAGATED INPUT VALUE CHECK L REG SELFCALL FLAG PROFACT SELFCALL FLAG UPDATE L INT ACK?	SELF CALL VALUE CALL FLAG -LAG		
NEX1: NEX2:	MOV (W20) AND BEG MOV (W20) BRU	#1, N1 L7M, L, TEMP8 TEMP8, NEX3 #0, NMR NEX4	; MEMR?			
	MOV (V20) XOR BNE MOV (V20) BRU	#1, WHR L16M,L, TEMP8 TEMP8, NEX5 #0, N1R WRCK	; IO READ?			
NEX5:	Mov(N20) Bru	#1, NIR WRCK				
MRCK:	BEQ BEQ BEQ BEQ	#1, WMR, OSCHED L1M, L, TEMP8 TEMP8, 10MV OSCHED	; WRITE CONTROL OUTPUTS? ; CHECK L1	JT PUTS?		
.17.	AND BEQ MOV(W20) BRU BRU	L4M, L, TEMP8 TEMP8, MM #1, NMM #0, N1W OSCHED	; IO OR MEM WRITE?			
MU: OSCHED MURCK:	MA: MOV (M20) OSCHED: MOV (M20) OSCHED: MOV (M20) MARCK: BEQ BEQ MOV (M45) MOV (M45) BRU	F1, NIN PO, NNN PJ, CSC NNR, MNRO, ENCK NNR, POSWR F1, NNN F1, NNN F1, NNN F1, CSC ENCK	; CHANGE IN WRITE? ; POS. TRANS. IN WR (NEG IN NWR)	Ir (neg in wwr	-	
POSMR:	: AND BEQ BRU	LIN, L, TEMP8 TEMP8, IOMVI ENCK	;WRITE?			
10001:	REQ MOV(W45) MOV(M45)	L4M, L, TEMP6 TEMP6, MEM \$0, N1W \$1, NMW	; IO OR MEM?			

• ...

••

GE 003

-÷.,

173

, ž

ч. н**.**



PRINTED 09/12/81 20:02 F A READ SELF CALL, NT.9.1 IHE UEVICE.
F AN INPUT TO PORT & OCCURS WHILE RD=0, GO.
F AN INPUT TO PORT & OCCURS WHILE RD=0, GO.
F AN INPUT TO PORT & OCCURS WHILE RD=0, GO.
F READ SELF CALL, THEN PROCESS A READ.
F READ SELF CALL, THEN PROCESS A WRITE.
PROCESS A HOLD CHECK ON THE DATA INPUTS (THR).
PROCESS A HOLD CHECK ON THE DATA INPUTS (THR).
PROCESS A HOLD CHECK ON THE DATA INPUTS (THR).
F THE ADDRESS INPUTS CHANGED, PROCESS IT.
IF THE ACHANGE ON ADDRESS INPUT?
IF THE MRITE INPUT?
IF THE ACHANGE ON THE MRITE INPUT?
IF THER A CHANGE ON ADDRESS INPUT?
IF THER A CHANGE ON ADDRESS INPUT?
IF THER A CHANGE ON ADDRESS INPUT?
IF THER AS A CHANGE ON READ INPUT?
IF THER AS A CHANGE ON PORT A INPUT?
IF THER AS A CHANGE ON PORT A INPUT?
IF THER AS A CHANGE ON PORT A INPUT?
IF THER AS A CHANGE ON PORT A INPUT?
IF THER AS A CHANGE ON PORT A INPUT?
IF PORT A INPUT?
IF PORT A INPUTS CHANGED, PROCESS IT.
IF PORT B INPUT?
IF PORT B INPUTS CHANGED, PROCESS IT.
IF PORT B INPUTS CHANGED, PROCESS IT. VA TECH RT C UPPER INPUTS CHANGED, PROCESS IT. Here a change on port C Lower Inputs? RT C Lower Inputs Changed, process It Here a change on data bus Inputs? THE DATA BUS INPUTS CHANGED, PROCESS I' EX10: MOV #0.EX ; EX1T THE MODULE. s(250), W5(30), W6(300), W7(400) 1, W11(270) 661 RECS LO(83,86) CF(153),0HSCF(154) 39,46),80(47,54),C10(55),C ,C15(60),C16(61),C17(62),C ,C04(67),C05(68),C06(69),C ADIH, DIH, ROF, RESI UPDATE RESET REGISTER. OCI4, OCI5, OCI6, OCI7 00 = 1 , DO NOT SELF CALL,R TRANSITION ADF. WRF THIS SECTION PROCESSES A RESET FUNCTION 001, 041, 081, 0, 4, 8, C, TENB 0CU1, 0CL1, TENN, CU, CL . C5, C6, C1 A1 07/21/81 17:45 HP21 WAS THER F PORT WAS TI WAS T 2 ORESET, REST 04.01, PBHTH, C0, C1, C2, C3, 0C10, 0C11, M CS, ONCS, SELECT WR, OWNR, WRITE CUI, OCUI, PORCU CLI, OCLI, PORCL IRD, ONRD, READ ADI, OADI, ADD AI, OAI, PORTA BI, OBI, PORTB DI, ODI, PORTD RESET, ORESET RESET, RSTND RDSC MRSC **N** SHA AI(23,30) CI2(57),(33 ŔESET(1 DSCF ESET. AHSCF **V** ā REG(8) REG(8) REG(2) REG(2) REG(2) **BEQ** W BME BNE **BNG** 붎 BNE MM S A0255V6 RESTL: RSJFR: RCOFR: RDOFR: RDFR: WRFR: DHFR: NEX3: NEXS: IEX6: NEXT: NEX6: NEX9: NEXC: NEX4: REST: iexa:

PAGE 001

C.20.

PAGE 002 PRINTED 09/12/81 20:02 RESET PORT C UPPER TO INPUT. RESET PORT C LOMER TO INPUT. RETURN TO MAIN PROGRAM. ********************************* VA TECH ; IF RESET CHANGED TO 1, SCHEDULE RESET IN 500 NS. SET RESET VALIDITY FLAG. FRESET RESET VALIDITY FLAG. FRESET RESET VALIDITY FLAG. ; RESET RESET VALIDITY FLAG. CLEAR SELF CALL FLAG. IF RESET IS CANCELLED, SKIP TO MAIN PROGRAM AS A RESET WILL NOW BE PROCESSED, CLEAR THE RESET VALIDITY FLAG. RESET REGISTER A TO ZERO. RESET REGISTER A TO ZERO. RESET REGISTER C UPPER TO 2H. RESET REGISTER C UPPER TO 2H. RESET REGISTER C UPPER TO 2H. RESET REGISTER C 10 82H. RESET PORT A TO IMPUT WITHOUT CHANGING MODE. RESET PORT B TO INPUT WITHOUT CHANGING MODE. THIS SECTION OF CODE PROCESSES A CHANGE ON THE CHIP SELECT INPUT PIN. THIS SECTION OF CODE PROCESSES A CHANGE ON THE ADDRESS INPUT PINS. 661 RECS RESET C PORT OUTPUTS AS IN OSBORNE? UPDATE VALUE OF ONCS. RECORD CHANGE IN ADDRESS INPUTS. F 80 EXCEPT C7 FLOAT ALL OUTPUTS. A1 07/21/81 17:45 HP21 ************************ **FI** PANTH, **E**2 **FI** PENTH, **E**2 **FI** PENTH, **E**3 **FI** PENTH, **E**3 **FI FI** #1, PBMTM, OU RSTFR O, RSTSCF RESF, RSTFR O, RESF #1, RSTSCF #1, RESF T, ADIH **VCS, ONCS** RESTL #0, RESF RESTL < PANT 999999999999 22 NON (UN)NON ş 202000 ¥₹8 S 2 A8255V6 SOR ≩ ≩ 5 33 ₫ 3 SELECT: RESSC: **RSTND:**

ł

ı

C.21.
F 80 A1 07/21/81 17:45 HP21 M0255V6 SOR

PAGE 003 PRINTED 09/12/81 20:02 VA TECH 661 RECS

************************************** *********** ----ë

RECURD CHANGE IN ADDRESS INPUTS, TEMPORARY EXIT. ADI, OADI §₿

THIS SECTION OF CODE PROCESSES A CHANGE ON THE WRITE INPUT PIN (NWR). ****************

********************* NMR, ONMR MMR, WRGO MRIJE:

NRD, NEX4 NCS, NEX4

UPDATE VALUE OF MMR. IF MMR HAS CHANGED TO 1, SET UP THE WRITE PROCESS. IF CHIP IS NOT SELECTED, DO NOTHING. IF CHIP IS NOT SELECTED, DO NOTHING. IF MMR HAS CHANGED TO 0, TREPARE FOR CHECKS ON CONSTANT ADDRESS AND CHIP SELECT INPUTS. SCHEDULE DATA INPUT TRANSFER IN 100 NS. SCLEAR A FLAG. ANY CHANGE OF ADDRESS INPUTS WILL SET THE FLAG. ANY CHANGE OF ADDRESS INPUTS WILL SET THE ADDRESS INPUTS CHANGED DURING THE WRITE

HIDY 40, ADI .D

OPERATION HOV J1, WRF

SET THE WRITE FLAG. THIS FLAG WI'L BE CLEARED IF ANY ILLEGAL AGTION OCCURS DURING THE WRITE OPERATION. BEFORE PERFORMING THE FINAL WRITE OPERATION. BEFORE PERFORMING THE WRITE WILL OCCUR THIS FLAG WILL BE CHECKED. THE WRITE WILL OCCUR ONLY IF THIS FLAG STAYS EQUAL TO 1 DURING THE ENTIRE WRITE OPERATION. RETURN TO THE MAIN PROGRAM. CLEAR A FLAG. THIS FLAG WILL BE SET IF ANY CHANGE OCCURS ON THE DATA INPUTS DURING THE REQUIRED POLD TIME. IF WRITE HAS BEEN CANCELLED, DC NOTHING. FEQUIRED POLD TIME. IF CHIP IS NOT SELECTED. THEN DO NOTHING. SCHEDULE SELF CALL IN 30 NS. TO CHECK FOR REQUIRED HOLD TIME ON DATA INPUTS. 288 201

NEX4 0,01H

MRGO:

C.22.

BEQ WRF, NEX4 BNE NCS, NEX4 MOV(M5) #1, DHSCF

MOV(WB) #1, AHSCF

P

THIS SECTION PROCESSES THE SELF CALLS ASSOCIATED WITH THE WRITE OPERATION.

THIS SECTION CHECKS FOR THE REQUIRED HOLD TIME ON THE DATA INPUTS FOLLOWING THE RISING EDGE OF MWR.

IF THE DATA INPUTS CHANGED DURING THE REQUIRED HOLD TIME, CANCEL THE WRITE OPERATION. OTHERNISE PROCEED. IEAR FLAG TO INDICATE CANCELLATION OF WRITE. IF WRF=1.WRITE IS ALL RIGHT. SCHEDULE WRITE CLEAR THE SELF CALL FLAG. 10, DHSCF DIH, HVIO MRRDY ≥₩ B S HV 10: MRDY: PHSC:

è

NOV PO, WEF BEQ WRF, DHFR NOV(V11) #1, WRSCF

PRINTED 09/12/81 20:02 VA TECH 661 RECS F 80 07/21/81 17:45 HP21 Z ۲Ő A8255V6

PAGE 004

 AHSC:
 MOV
 PO, AHSCF
 CLEAR THE SELF CALL FLAG.

 BNE
 AD1H, AV10
 1F THE ADDRESS INPUTS CHANGED DURING THE WRITE

 MOV
 AD1, 01
 5 OPERATION, CANCEL THE WRITE OPERATION.

 MOV
 AD1, 01
 5 SAVE THE ADDRESS INPUT CODE IN INDEX REGISTER.

 AV10:
 MOV
 D1, 01
 5 CLEAR A FLAG TO INDICATE CANCELLATION OF THE

 AV10:
 MOV
 PO, WRF
 5 CLEAR A FLAG TO INDICATE CANCELLATION OF THE

 AV10:
 MOV
 MOL
 5 CLEAR A FLAG TO INDICATE CANCELLATION OF THE

 BRU
 NEXI
 5 RETURN TO THE MAIN
 7 RETURN

 ; SELF CALL IN 270 NS. BRU DHFR ; RETURN TO THE MAIN PROGRAM. WRITE TO PORT A. WRITE TO PORT B. WRITE TO PORT C. WRITE IN CONTROL WODE OR BIT RESET MODE. ************************************ BRANCH TABLE TO SELECT THE PORT TO E WRITTEN INTO. THIS SECTION PROCESSES THE WRITE OPERATION IF ALL REQUIRED CONDITIONS ARE MET. 8 CLEAR SELF CALL FLAG. : IF NRD IS 1, THEN CONTINUE. ; OTHERWISE, CANCEL BOTH THE READ AND THE WRITE. RETURN TO MAIN PROGRAM. TURN OFF WRITE FLAG SINCE THE WRITE WILL NOW TO COMPLETION. INDEXED BRANCH. SEE ATAB DECLARATION BELOM. THIS SECTION CHECKS FOR CONSTANT ADDRESS INPUTS AND CHIP SELECT INPUTS DURING THE WRITE OPERATION. A WHEN IN INPUT MODE. A WHEN IN INPUT MODE. 2. USE INDEX REG TO SELECT THE MODE OF PORT A. BRANCH TABLE FOR PORT A MODE SELECTION. THIS SECTION SELECTS THE MODE FOR THE PORT A WRITE OPERATION MODE 0. PORT A V WRITE TO PORT A IN MODE ATTEMPT TO WRITE TO PORT WRITE TO PORT A IN MODE ATTEMPT TO WRITE TO PORT WRITE TO PORT A IN MODE ********************* #0, WRSCF NRD, WRSCC WATAB62 WRFR #0, WRF O, WRF PO, RCF ATAB61 PAMON URFR PAN1V URFR PAN2V CTLY 282 BRU BRU ----WATAB: **MRSOC: WRSC:** ATAB: PAN: C.23.

į

ANCM: BRU WRFR ;TEMPORARY EXIT. ATTEMPT TO WRITE TO PORT A WHEN IN INPUT MODE. WRITE TO PORT A IN MODE 2. SATTEMPT TO WRITE TO PORT A WHEN IN INPUT MODE. 0 WRITE TO PORT B. SCHEDULE THE GUEZUT CHANGE IN 50 NS. ;RETURN TO MAIN PROGRAM. THE OUTPUT CHANGE IN 50 NS. THIS SECTION PROCESSES A WRITE OPERATION TO PORT B IN MODE 1. THIS SECTION PROCESSES A WRITE OPERATION TO PORT B IN MODE 0. PROCESS A WRITE TO PORT B IN MODE ERROR CONDITION. WRITE TO PORT B IN MODE 1. ERROR CONDITION. BRANCH TO PORT B WRITE ROUTINE. BRANCH TABLE FOR PORT B WRITE. RETURN TO MAIN PROGRAM. WRITE TO PORT A. THIS SECTION WRITES TO PORT A IN MODE 1. ; TEMPORARY EXIT. THIS SECTION PROCESSES A WRITE TO PORT B. THIS SECTION WRITES TO PORT A IN MODE 2. THIS SECTION WRITES TO PORT A IN MODE O BRU WRFR **A, A**0 BRU WBTABO WRFR PANZY WRFR PBM1W PBMOW WRFR MOV D, B MOV(W2) MOV D,A MOV(M2) BRU WRFR NIN: WBTAB: NON. PBMOM:

PAGE 005

PRINTED 09/12/81 20:02

VA TECH

661 RECS

F 80

A1 07/21/81 17:45 HP21

<u>е</u> Ж

A8255V6

ŧ

......

C.24.

PRINTED 09/12/81 20:02 VA TECH **661 RECS** F 80 A1 07/21/81 17:45 HP21 ğ AB255V6

PAGE 006

THIS SECTION PROCESSES A WRITE TO THE CONTROL PORT. This is accomplished by Loading index registers with the status of each Port. GET INDEX VALUE FOR COMPUTATION.
STRIP DIRECTION BIT FOR PORT A.
IF PORT A IS NOT MODE 0, QUIT.
GET INDEX VALUE FOR COMPUTATION.
IF PORT B IS NOT MODE 0, THEM PORT B.
IF PORT B IS NOT MODE 0, THEM QUIT.
IF PORT B IS NOT MODE 0, THEM QUIT.
IF PORT B IS NOT MODE 0, THEM QUIT.
IF PORT C UPPER IS INPUT, SKIP THE WRITE.
LOAD UPPER.
SCHEDULE THE OUTPUT CHANGE IN 50 NS.
IF PORT C LOMER C BITS.
OUTPUT UPPER C BITS.
OUTPUT THE LOWER C BITS.
OUTPUL THE LOWER C BITS.
OUTPULE THE LOWER C BITS.
SCHEDULE THE LOWER C BITS. THIS SECTION PROCESSES A WRITE OPERATION TO PORT C. RETURN TO MAIN PROGRAM. ; TEMPORARY EXIT. INDEX REGISTER PORT STATUS A C UPPER C LOWER PENTH, WRFR CONNEL, WRFR CONNEL CONNEL CONNEL D(4), 4, 7 D(4), 4, 7 6, PANTN, PANTN ANTN, WRFR PCMEX D(0),4,7 T,CL 2) CL,CL0 CU(0),4,7 2) cu, cuo contes TEN8, C RC, PANTH 13, PBMTM 0 5 5 ပ WRFR WRFR ŝ ~ **B**RU <u>Š</u>ă§ ž \$3 벌질물 3 ă≧ Pentu: GCON1: PONEX: GCON: Seni: :i Ë C.25.

~********** ; INDEX REG 6 ; BIT 7 = 0 IM ; BIT 7 = 1 IM

~~~~~

-

1DX 0(7),1,6

CTLN:

CTAB66

BRU

;INDEX REG 6 HOLDS BIT 7 OF CONTROL WORD. ;BIT 7 = 0 IMPLIES A BIT 0 PERTION TO PORT C. ;BIT 7 = 1 IMPLIES A CHANGE IN CONTROL STATUS. ;SELECT THE BRANCH ADDRESS FOR PROCESSING.

í

\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\* PUT PORT A STATUS IN INDEX REG 2. PUT PORT B STATUS IN INDEX REG 3. PUT PORT C UPPER STATUS IN INDEX REG 4. PUT PORT C LOWER STATUS IN INDEX REG 5. THIS SECTION PROCESSES A CONTROL WORD WRITE TO CHANGE THE STATUS OF PORTS. SET THE BIT. SET THE BIT. RESET THE APPROPRIATE BIT OF REGISTER C. SCHEDULE THE OUTPUT CHANGE. SCHEDULE THE LOWER 4 BITS. COMPUTE THE LOWER 4 BITS. CL=LO NIBBLE OF C. SCHEDULE THE UPPER 4 BITS COMPUTE THE UPPER 4 BITS COMPUTE THE UPPER 4 BITS COMPUTE THE UPPER 4 BITS BRANCH TABLE FOR CONTROL WORD PROCESSING. 665-0 MEANS RESET. 68-1 MEANS SET. CODE FOR BIT TO BE ALTERED. DECIDE WHETHER TO SET OR RESET. RESET. SCHEDULE THE OUTPUTS IN 50 NS. RETURN TO MAIN PROGRAM. THIS SECTION PROCESSES A BIT TRANSFER TO PORT C. \*\*\*\*\*\*\* A CHANGE IN P TO BE CLEARED \*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\* e7, c c(0), 4, 8 e8, cL k2) e8, cL c(4), 4, 8 c(4), 4, 8 NOV(W2) 06, CUO D(4),3,2 D(1),2,3 D(3),1,4 D(0),1,5 D(0),1,8 D(1),3,7 TABOR 000 ชีชีช BSR C 3 ດ ບີ ບີ ບ ດ ດ ດ ດ ດ 80 8 33 ຽ ჯ 5 5 RES 0V( W2) ăă 5 \*\*\*\*\*\*\*\*\*\* ž 2 ă ă 8888 66666666666666666 ₫ RITAB: CTLIM: CTAB: RES: 811: SET: BSR: C.26.

661 RECS VA TECH PRINTED 09/12/81 20:02

PAGE 007

A1 07/21/81 17:45 HP21 F 80 661 RECS VA TEC

Kộ S

A&255V6

| WY       P.O.C.         WY       P.O.C.         WY       P.O.C.         WY       P.O.C.         WY       P.O.C.         WY       P.O.C.         WY       P.O.C.         WY       P.O.C.         WY       P.O.C.         WY       P.O.C.         WY       P.O.C.         WY       P.O.C.         WY       P.O.C.         WY       P.O.C.         WY       P.O.C.         WY       P.O.C.         WY       P.O.C.         WY       P.O.C.         WY       P.O.C.         WY       P.O.C.         WY       P.O.C.         WY       P.O.C.         WY       P.O.C.         WY       P.O.C.         WY       P.O.C.         WY       P.O.C.         WY       P.O.C.         WY       P.O.C.         WY       P.O.C.         WY       P.O.C.         WY       P.O.C.         WY       P.O.C.         WY       P.O.C.         WY       P.O.C.         WY | A8255V6         | 5 |        | A1 0                                   | 07/21/ <b>8</b> 1 17:45 HP21 |                                                | 17:45                                   | HP21                                                                                                                                                       | F 80                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  | 661                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            | 661 RECS                                                   | \$          | VA TECH                          | PRINTE | .00 O. | PRINTED 09/12/81 20:02 | 20:02 | PAGE 008 | 800 |
|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------|---|--------|----------------------------------------|------------------------------|------------------------------------------------|-----------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------|-------------|----------------------------------|--------|--------|------------------------|-------|----------|-----|
| HIS SECTION PROCESSES<br>NOV MED, ONED<br>BEG NND, NEMDI<br>NOV ND, NEMDI<br>NOV ND, NDI<br>NOV ND, NDI<br>NOV ND, NDI<br>NOV ND, NDI<br>NOV ND, NDI<br>NOV ND, NDI<br>NDI<br>NDI<br>NDI<br>NDI<br>NDI<br>NDI<br>NDI<br>NDI<br>NDI                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |                 |   | 000000 | 22222222222222222222222222222222222222 | ~~9885853555                 | اللا<br>• م • م • م • م • م<br>• م • م • م • م |                                         | TO MAIN PR                                                                                                                                                 | DGRAM.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |                                                            |             |                                  |        |        |                        |       |          |     |
| READ: MOY MED ONED<br>READ: MOY MED MED<br>READ: MEQ MAR, READ<br>MOY READ<br>MOY FIL NOF<br>NOT MOY MO, ADIIN<br>NOT MED<br>READ: MOY MO, ADIIN<br>NOT MED<br>READ: MOY MO, ADIIN<br>NT MED<br>NT MED                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |                 |   | TION   | ROCES                                  | ises A                       | L REA                                          | 5                                       | ERATION.                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | *                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | **                                                         |             | * * * *<br>*<br>*<br>*<br>*<br>* |        |        |                        |       |          |     |
| BYT PAR<br>BYT PAR<br>BYT PAR<br>BYT PCR<br>BYT PCR<br>BRU NDG<br>BRU NDG<br>BYT NDG<br>BYT NDG                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |                 |   |        | DE DE SSSS                             |                              | I 2-58-588853338                               | A C C C C C C C C C C C C C C C C C C C | THE DATA BU<br>THE DATA BU<br>THE DATA BU<br>THE DATA BU<br>TO MAIN PR<br>RITE IS ALS<br>AG TO BEGIN<br>AG TO BEGIN<br>ARED.<br>THE ENTIRE<br>A FLAG TO CO | NRD<br>D TO 0, SEI<br>S 1F NRD (<br>06RAM.<br>06RAM.<br>06RAM.<br>C SCHEDULE<br>LECTED, TL<br>READ SELF<br>THE READ.<br>THE READ.<br>READ SELF<br>NR CAD SELF<br>NR C | LENCE, CARLENCE, | HE REAL<br>NGEL BC<br>IF AN<br>IFLAN<br>LAG REA<br>S CHANC | D. D. THIN. | KG KA                            |        | -      |                        |       |          |     |
| IS SECTION PROCESSES A<br>BRU RATADO2<br>BYT NEUS                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  | ROTAS:<br>Read: |   |        |                                        |                              |                                                |                                         | THE WRITE                                                                                                                                                  | THING COPERATION.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     | iout f                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         | EADING.                                                    |             |                                  |        |        |                        |       |          |     |
| BRU RATA <b>DO</b> Z<br>Byt Nevs                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   | H<br>H<br>H     |   |        | ROCES                                  | ISES A                       | <u> </u>                                       | 1 9 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 | IOM PORT A.                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |                                                            |             |                                  |        |        |                        |       |          |     |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    | PAR:<br>Ratab:  |   |        | Ň                                      |                              | 88.2                                           | E ANCH                                  | I TO APPROPR                                                                                                                                               | IATE PORT<br>A IS DEFIN                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               | A RE/                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          | D ROUT                                                     | лы.<br>Т.   | k<br>k<br>k<br>k<br>k            |        |        |                        |       |          |     |

.

- -

ł

----

 $\langle \hat{\gamma}_{\mathbf{k}} \rangle$ 

PRINTED 09/12/81 20:02 \*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\* VA TECH BRANCH TO THE APPROPRIATE ROUTINE. READ ERROR. PORT B IS DEFINED AS OUTPUT. READ FROR. PORT B IN MODE 0. READ FROR. PORT B IS DEFINED AS OUTPUT. READ FROM PORT B IN MODE 1. SCHEDULE TRANSFER FROM B TO D IN 150 NS. SCHEDULE THE READ SELF CALL IN 150 NS. RETURN TO MAIN PROGRAM. IN MODE O. A IS DEFINED AS OUTPUT. IN MODE 1. A IS DEFINED AS OUTPUT. IN MODE 2. 661 RECS ; READ PORT A TO DATA BUS. ; COMPLETE THE READ IN 150 NS. ; RETURN TO MAIN PROGRAM. \*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\* THIS SECTION PROCESSES A READ FROM PORT A IN MODE 1. THIS SECTION PROCESSES A READ FROM PORT A IN MODE 0. THIS SECTION PROCESSES A READ FROM PORT A IN MODE 2, F 80 READ FROM PORT A I READ ERROR. PORT A READ FROM PORT A I READ FROM PORT A I READ FROM PORT A I THIS SECTION PROCESSES A READ FROM PORT B. THIS SECTION PROCESSES A READ FROM PORT C. ; TEMPORARY EXIT. FIEMPORARY EXIT. 07/21/81 17:45 HP21 MOV(V10) A,D MOV(V10) #1,RDSCF BRU NEX5 , RDSCF ξ RBTABe3 NSW NSW BRU NEX6 BRU NEX6 BRU NEX5 BRU NEX5 \*\*\*\*\*\*\*\*\*\*\* ğ ž 22 Sa AB255V6 AMIR: AMOR: PBR: RBTAB: PANZR: PBMOR: PBM1R: \* \$

C.28.

PAGE 009

PRINTED 09/12/81 20:02 -----SCHEDULE A TRANSFER TO PORT A IN 50 NS. TERMINATE TRANSFER IF NRD=1. MOVE ADDRESS SELECT CODE TO TEMPORARY REGISTER. If ADDRESS CODE IS NOT PORT A, TERMINATE PROCESS. SCHEDULE A TRANSFER FROM A TO D IN 50 NS. TERMINATE THE INPUT PROCESS. VA TECH NS. LOAD CU INTO I.R. 7 MOVE PORT C UPPER TO C ROTATE LOWER NIBBLE TO UPPER & BIT POSITIONS. 20 SCHEDULE THE TRANSFER TO PORT D IN 150 NS. SCHEDULE THE READ SELF CALL IN 150 NS. CLEAR FLAG IF READ HAS BEEN CANCELLED, DO NOTHING. Schedule a transfer to port D outputs in Jernimate Read Operation. Steturn to main program. **661 RECS** RITATE ROUTINE A IS OUTPUT. MODE ZERO. A IS OUTPUT. GET LOWER NIBBLE FROM CL. F 80 THIS SECTION PROCESSES A CHANGE IN PORT A IMPUTS. **APPROI** PORT UPDATE PORT A VALUE A ER PORT PORT THIS SECTION PROCESSES A READ SELF CALL. ERROR. TO PORT THE TO PORT TO PORT TO PORT A1 07/21/81 17:45 HP21 ERROR PUT ERROR ERROR CLEAR FLAG. BRANCH INPUT ; TUANI Ĩ INPUT TO PORT A WHILE RD=0. 0 MENG #1, RDSCF IO PORT A IN MODE (2) AI, A NRD, NEX6 OI, PBNTH PBNTH, NEX6 /1, RAOF EX6 NO, RDSCF RDF, RDFR N2) D, DO N0, RDF RDFR 10x CU(0),4,7 10x C(0),4,7 10x C 10x C 10x C(0),4,7 10x C(0),4,7 10x C(0),4,7 10x C(0),4,7 10x C(0),4,7 10x C(0),4,7 10x C(0),4,7 10x C(0),4,7 10x C(0),4,7 10x C(0),4,7 10x C(0),4,7 10x C(0),4,7 10x C(0),4,7 10x C(0),4,7 10x C(0),4,7 10x C(0),4,7 10x C(0),4,7 10x C(0),4,7 10x C(0),4,7 10x C(0),4,7 10x C(0),4,7 10x C(0),4,7 10x C(0),4,7 10x C(0),4,7 10x C(0),4,7 10x C(0),4,7 10x C(0),4,7 10x C(0),4,7 10x C(0),4,7 10x C(0),4,7 10x C(0),4,7 10x C(0),4,7 10x C(0),4,7 10x C(0),4,7 10x C(0),4,7 10x C(0),4,7 10x C(0),4,7 10x C(0),4,7 10x C(0),4,7 10x C(0),4,7 10x C(0),4,7 10x C(0),4,7 10x C(0),4,7 10x C(0),4,7 10x C(0),4,7 10x C(0),4,7 10x C(0),4,7 10x C(0),4,7 10x C(0),4,7 10x C(0),4,7 10x C(0),4,7 10x C(0),4,7 10x C(0),4,7 10x C(0),4,7 10x C(0),4,7 10x C(0),4,7 10x C(0),4,7 10x C(0),4,7 10x C(0),4,7 10x C(0),4,7 10x C(0),4,7 10x C(0),4,7 10x C(0),4,7 10x C(0),4,7 10x C(0),4,7 10x C(0),4,7 10x C(0),4,7 10x C(0),4,7 10x C(0),4,7 10x C(0),4,7 10x C(0),4,7 10x C(0),4,7 10x C(0),4,7 10x C(0),4,7 10x C(0),4,7 10x C(0),4,7 10x C(0),4,7 10x C(0),4,7 10x C(0),4,7 10x C(0),4,7 10x C(0),4,7 10x C(0),4,7 10x C(0),4,7 10x C(0),4,7 10x C(0),4,7 10x C(0),4,7 10x C(0),4,7 10x C(0),4,7 10x C(0),4,7 10x C(0),4,7 10x C(0),4,7 10x C(0),4,7 10x C(0),4,7 10x C(0),4,7 10x C(0),4,7 10x C(0),4,7 10x C(0),4,7 10x C(0),4,7 10x C(0),4,7 10x C(0),4,7 10x C(0),4,7 10x C(0),4,7 10x C(0),4,7 10x C(0),4,7 10x C(0),4,7 10x C(0),4,7 10x C(0),4,7 10x C(0),4,7 10x C(0),4,7 10x C(0),4,7 10x C(0),4,7 10x C(0),4,7 10x C(0),4,7 10x C(0),4,7 10x C(0),4,7 10x C(0),4,7 10x C(0),4,7 10x C(0),4,7 10x C(0),4,7 10x C(0),4,7 10x C(0),4,7 10x C(0),4,7 10x C(0),4,7 10x C(0),4,7 10x C(0),4,7 10x C(0),4,7 10x C(0),4,7 10x C(0),4,7 10x C(0),4,7 10x C(0),4,7 10x C(0),4,7 10x C(0),4,7 10x C(0),4,7 10x C(0),4,7 10x C(0),4,7 10x C(0),4,7 10x C(0),4,7 10x C(0),4,7 10x C(0),4,7 10x C(0),4,7 10x C(0),4,7 10x C(0),4,7 10x C(0),4,7 1 AI, OAI INATBE2 NEX6 NEX6 NEX6 NOV #0, RADF NAME NAME MOV NO'ROF' BEQ RDF' MOV(W2) MOV NO'R HOV (M2) BNE HRD HOV CI, BNE TBNE HOV CI, BNE TBNE HOV FI, ğ §ã₽ INPUT A8255V6 PORTA: :UMU RNOSC: INATB: KDSC: ..... C.29.

**PAGE 010** 

PRINTED 09/12/81 20:02 BME MRD, RAOFR ; IF MRD=1, DO NOTHING. MOV(W10) A, D ; SCHEDULE TRANSFER FROM A TO D IN 150 NS. MOV(W10) //, RDSCF ; SCHEDULE READ SEFL CALL IN 150 NS. BNU RAOFR ; RETURN TO MAIN PROGRAM. MAMP2: BNU NEXG6 ; TEMPORARY EXIT. MAMP2: BNU NEXG6 ; TEMPORARY EXIT. \*\*\* VA TECH OTHERWISE, TERMINATE TRANSFER TO PORT C UPPER. Schedule a transfer to port c upper in 50 ns. If RD=1, terminate the data transfer. ERMINATE PROCESS. CLEAR FLAG. IF NRD-1, DO NOTHING. TRANSFER PORT B TO PORT D IN 150 NS. SCREDULE THE OUTPUT TO DATA BUS IN 150 NS. RETURN TO MAIN PROGRAM. IF PORT A IS MODE 0 , CONTINUE PROCESSING. SCHEDULE THE TRANSFER TO PORT B IN 50 NS. IF NRD=1, TERNINATE THE TRANSFER. IF PORT B IS NOT SELECTED, TERMINATE PROC SCHEDULE A TRANSFER FROM B TO D IN 50 NS. TEMPORARY EXIT. 661 RECS UPDATE PORT C UPPER. BRANCH TO THE APPROPRIATE ROUTINE. INPUT ERROR. PORT C UPPER IS OUTPUT. INPUT PORT C UPPER. UPDATE VALUE OF PORT B. BRANCH TO THE APPROPRIATE ROUTINE. IMPUT ERROR. PORT B IS OUTPUT. INPUT TRANSFER TO PORT B IN MODE 0. IMPUT TRANSFER TO PORT B IN MODE 1. THIS SECTION PROCESSES A CHANGE IN PORT C UPPER INPUTS. INPUT FORM PORT C CONTINUES. 80 THIS SECTION PROCESSES A CHANGE ON PORT B WOUTS .... ; TEMPORARY EXIT. TRANSFER TO PORT B IN MODE O WHILE NRD=0. 07/21/81 17:45 HP21 IMPUT TRANSFER TO PORT B IN MODE 1. INPUT TRANSFER TO PORT B IN MODE D. MOV #0, RBOF BME NRD, RBOFR MOV(H10) B, D MOV(H10) B, D MOV(H10) #1, RDSCF BRU RBOFR NEXT #1, RBOF 11, 02, CUCON RD, NEX8 #1, 01, NEX7 W2) B1,B WRD,NEX7 CUI, OCUI INCUTOU 1,081 NBT863 Ξ NEX7 BRU NEX7 EX7 NOV (NZ) ( ZN) NOH MOV(W2) BME NA ş A8255V6 : LMBN PORTB: INBTB: RBOSC: PORCU: INCUT: :HOON: I NG C.30.

> > r.

**PAGE 011** 

1.0.4

**.** 

**PAGE 012** PRINTED 09/12/81 20:02 VA TECH 661 RECS F 80 07/21/81 17:45 HP21 ξ **K**ôs A8255V6

\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\* JIF REGISTER C IS NOT SELECTED, TERMINATE PROCESS. Begin a transfer from Port C to D in 50 NS. Jreturn to Main Program. OTHERWISE, TERMINATE THE PORT C INPUT ROUTINE. TRANSFER DATA TO PORT C LOWER IN MODE 0. :IF NRD=1, TERMINATE THE PROCESS. OTHERWISE, TERMINATE THE PORT C INPUT ROUTINE. Continue only if Port B is mode 0. UPDATE VALUE OF PORT D. SET FLAG TO INDICATE THAT DATA INPUTS HAVE CHANGED. THIS FLAG IS CHECKED LATER TO TEST FOR REQUIRED DATA HOLD TIMES. IF MMR IS NOT = 0, DO NOT INPUT DATA. IF CHIP IS NOT SELECTED, DO NOTHING. SCHEDULE THE DATA INPUTS IN 100 NS. \*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\* SCHEDULE TRANSFER FROM CU,CL TO D IN 150 NS. SCHEDULE COMPLETION OF READ OPERATION. STETURN TO MAIN PROGRAM. à UPDATE VALUE OF PORT C LOWER. BRANCH TO THE APPROPRIATE SUBROUTINE. INPUT ERROR. PORT C LOWER IS OUTPUT. INPUT PORT C LOWER. CONTINUE ONLY IF PORT A IS MODE 0. SELF CALL TO TRANSFER REGISTER C TO BEGIN TRANSFER OF C TO D IN 50 NS. Return to Main Program. IF NRD=1, TERMINATE THE TRANSFER. MOV CU TO I.R.7 MOVE PORT C UPPER TO C ROTATE 4, POSITIONS. υ MOVE C LOWER TO LOW NIBBLE OF THIS SECTION PROCESSES A CHANGE ON PORT C LOWER INPUTS. THIS SECTION PROCESSES A CHANGE ON PORT D INPUTS. CLEAR FLAG. MOV #0, RCOF BME MRD, RCOFR IDX CU(0),4,7 MOV C ROR C ROR C ROR C ROR C ROR C ROR C ROR C ROR C ROR C ROR C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C ROM C (W2) CLI, CL NRD, NEX9 #2, @1, NEX9 W2) #1, RCOF NEX9 #2.01, NEX8 W2) #1, RCOF NEX8 #0, 82, CLCON 10, 03, CLON 11, 03, CLON NEX9 MMR, NEX10 NCS, NEX10 9) D1, D \*\*\*\*\*\*\*\*\*\*\*\*\*\*\* CLI, OCLI HIQ, 10 BNE NMR, NE) BNE MCS, NE) MOV(W9) DI BRU NEX10 NEX9 ŝ RNE N2, MOV(W2) BRU NE) **Š**§ Š Š g ğ ğ G **NE** ß -----INCLT: PORCL: RCOSC: PORTD: **CLCON:** NCL: CLON:

C.31.

PAGE 013 PRINTED 09/12/81 20:02 VA TECH 661 RECS F 80 A1 07/21/81 17:45 HP21 A8255V6 80R

C.32.

X

**PAGE 001** PRINTED 09/12/81 20:02 VA TECH REG(1) WORE, ORESET, TEMP1, MOSRO, PAR, RXDO, TPF, 18HF, 1 PAR REG(1) IBRR, BRKO, NCTSO, NRDO, NCSO, NMRO, SYNBDO, SBD REG(1) IBRR, BRKO, NCTSO, NRDO, NCSO, NMRO, SYNBDO, SBD PIN NDS(21), TXD(22), MTXC(24), RXD(25), TXD(26) PIN RXDY(27), TXDY(28), NRXC(24), RXD(25), TXD(26) PIN RXDY(27), TXDY(28), NRXC(24), RXD(25), NRTS(31) PIN RXDY(27), TXDY(28), NRXC(24), RXD(25), NTS(31) PIN RXDY(27), TXDY(28), NIXC(24), RXD(25), NTS(31) PIN RXDY(27), TXD(26), W3(100), W5(250), W6(2000), W1(7000) EVM W0(13020), W1(150), W2(50), W3(100), W5(250), W6(2000), W1(7000) EVM W0(13020), W1(150), W2(50), W3(100), W5(250), W6(2000), W1(7000) EVM W0(13020), W9(6510), W10(26040), W11(52080), W12(104160) EVM W0(13020), W9(150), W2(50), W10(26040), W11(52080), W12(104160) EVM W0(13020), W10(1500), W2(100), W11(52080), W12(104160) EVM W0(1300, W11(150), W10(1000), W11(1000) EVM W0(130), W10(11000) EVM W0(1300, W10(1000), W10(1000), W10(100) EVM W0(100), W10(1000), W10(1000) EVM W0(100), W10(1000) EVM W0(100), W10(1000), W10(1000) EVM W0(100), W10(1000), W10(1000) EVM W0(100), W10(1000) EVM W0(100), W10(1000), W10(1000) EVM W0(100), W10(1000) EVM W0(1000), W10(1000) EVM W0(1000), W10(10000) EVM W REG(8) RP, RS, TP, TS, MR, CR, STATINP, STATUS, WDI, DIO, TEMP8, TEMPA REG(4) OCTR, ICTR, TEMP4 REG(1) MODE, ORESET, TEMP1, NDSRO, PAR, RXDO, TPF, ISHF, I PAR **305 RECS** ; NRTS=1 IN 2US ; CHECK WRITE SELF CALL FLAG HWR STILL LOW? CHECK CND MOVE DATA TO TRANSMIT REG : OUTPUT DATA IN 100NS RXRDY =0 IN 150NS RXRDY STATUS =0 : PRDATE STATUS =0 CHANGE IN NMR? CHEAGE IN NMR? CHECK NNR SCHEDULE WRITE SELFCALL SCHEDULE WRITE SELFCALL SCHEDULE WRITE SELFCALL SCHEDULE WRITE SELFCALL SUPDATE STATUS=0 ; UPDATE STATUS=0 ; UPDATE TXRDY PIN. F 80 CHECK CND OUTPUT STATUS IN 100P CHANGE IN NRD? CHECK NRD DO = HIZ IN 50 NS ; NDTR=0 IN 2US CHECK RTS NRTS=0 IN 2US 08/11/81 12:40 HP21 ; CHECK DTR RDATA: HOV(N3) RP, DO HOV(N1) #0, RXRDV BIR #1, STATINP, STATUS HOV(N7) STATINP, STATUS NEX3.BEQ MMR, MMRO, NEX4 HOV(N9) #1, MSCF HOV(N9) #1, MSCF BONE CMD, NEX4 (W7) STATINP, STATUS CTXRD DATCK: BEG DI, DIO, NEX1 NOV(W5) DI, NDI NEX1: BEG NCS, NEX2 BEG NCS, NCS0, NEX6 NOV(W2) #255, DO BRU NEX6 NEX2: BEQ NRD, NRDO, NEX3 BEQ NRD, CNDCK MOV(NZ) #255, DO CNDCK: BEQ CND, RDATA MOV(W3) STATUS, DO BRU NEX3 TEMPS, DTRR TEMPS, DTRR M6) JO, NDTR A1, NDTR CR, TEMP8 P8, RTSR R PO, NRTS #1, NRTS 40, WSCF STATINP. D, CNDW BRU NEX3 FXA Š ē 08( HQ) RTSR: MOV(W6) NEX4: BEQ WSC BNE NOV BRU ≧ A0251V5 DTRR: N CRTS: / ocs: C.33.

......

PAGE 002 PRINTED 09/12/81 20:02 VA TECH RESET PARITY, OVERRUN AND FRAMING ERRORS **305 RECS** HEXT COMMAND WILL BE A MODE COMMAND ; IR5 =S CHAR LENGTH +PAR +1 STOP BIT RESET MODE FLAG STORE MODE WORD TP EFFECTED TOO INDEX REG 1 GETS BAUD RATE FACTOR INDEX REG 2 GETS CHAR LENGTH ; INDEX REG 3 GETS # OF STOP BITS SET UP BREAK START OUTPUTTING BREAK. KILL PREVIOUSLY MRITTEN DATA CHECK INTERNAL RESET FLAG ; PARITY ENABLED? ; SKIP NEXT INST FOR NO PAR F 80 ; IR4 = S CHAR LENGTH +PAR CHECK MODE FLAG TP IS EFFECTED TOO SET UP CONTROL REG CHECK ERROR RESET FLAG L#7,STATINP ;RESET NDSR STATUS DV(W7) STATINP,STATUS;UPDATE STATUS IN 14TCY FORM CHAR LENGTH COUNT SET TP FLAG TO 1 SET TXRDY STATUS BIT. RESET NOSR STATUS SET UP NO BREAK CHANGE IN NDSR7 UPDATE TXRDY. UPDATE TXRDY. A1 08/11/81 12:40 HP21 , STATINP ) STATINP, STATUS TATINP, STATUS I, TEMP8, TEMP8 IDSRO, NEX6 8, TEMP8 167M, MR, TEMP8 EMP8, 03 HR, TEMPS CR, TEMP8 t. TEMPI 1, 170 NOBR **10, TXD** NEX5 NOE, NODE I STATINP TATIN 0, BRKO 0) /11, T CTXRD **0, MODE** TENPS, CIXED S Š 200 STOPB: ADD ž A0251V5 Ş 2 RBIT:BIR STATUP:N NRES: HODEL TXR11: NOBR: CHON: NEX5:1 PARNO BRK: C.34.

PAGE 003 PRINTED 09/12/81 20:02 VA TECH 305 RECS NCTS TRANSITION? UPDATE NCTS. UPDATE TXRDY PIN. CHECK OUTPUT SELFCALL FLAG RESET SELFCALL FLAG IF BREAK IS SET, QUIT OUTPUTTING. COUTPUT EVEN PARITY OR BREAK CHAR COUTPUT 1ST STOPBIT OR BREAK CHAR :1 AND 1 HALF OR 2 STOP BITS? SET TXEMPTY STATUS IN 14 TCY F 80 TXD LOW IN 104.16 USEC :1ST STOP BIT SHIFTED? TXD LOW IN 26.04 USEC TXD LOW IN 52.08 USEC TXD LOW IN 13.02 USEC TXD LOW IN 52.08 USEC END OF PARITY SHIFT? SHIFT TRANSMITT REC COUTPUT DATA FORM ODD PARITY TXD LOW IN 6.51USEC END OF DATA SHIFT? SONLY ONE STOP BIT? EVEN OR ODD PAR? SCHEDULE SHIFT SCHEDULE SHIFT A1 08/11/81 12:40 HP21 NCTS, NCTSO, NEX65 NCTS, NCTSO 15M, MR, TEMP8 TEMP8, OPAR O) PAR, TXD M10) #1, SBD (WO) C, TXD PAR, C, PAR OCTR UX1 11 (01 M, TEMP4 ENP4, OCTR , SB1TS 05, TENP4 EMP4, OCTR , MSB17 MOV(W11) #1, SBD BRU ORED NOV(W11) #1, SBD 203: MOV(N12) #1, SBD BRU ORED NEX65: BEQ OSCF, NEX7 192, TEMP8 , 2581TS #1, SBD 03, TEMP8 64, TEMP8 11, SBD OREDI: MOV #1, SBD ORED: BIS #2, STATINP NEX7 SR SHFTSKED SHFTSKED SHFTSKED 258175:8RU TAB261 200: MOV #0, EX 201: MOV(M8) #1,58 C, PARTY OV PO, OSCI OREDI RKO. N SC TR <u>بې</u> کې ROS EX1 ORED ÿ NEX6: BEQ MOV SBITS: MOV ş Š A0251V5 Rê ž OPAR: MOV OCINC: IN 3 ≩ PARTY: 102: 103: 100: **MSB** 202: C.35.



PAGE 004 PRINTED 09/12/81 20:02 VA TECH 305 RECS SELFCALL IN 52.08 USEC CHECK INP START SELFCALL FLAG RESET FLAG ROD STILL LOM? SET INPUT SHIFT FLAG INIT INPUT COUNTER INIT INP PARITY INIT INP BREAK CHECK SET PARITY ERROR STATUS UPDATE STATUS IN 14TCY ; UPDUT SHIFT SELFCALL SCHEDULE IS A INP SHIFT IN PROCESS? CHECK INPUT SELFCALL FLAG F 80 SCHEDULE START BIT TEST GET SERIAL INPUT FORM BREAK CHECK SHIFT SER INP REG FORM INPUT PARITY INC INPUT COUNTER SCHEDULE INPUT SHIFT RXD HI-LO TRANSITION? SELFCALL IN 26.04USEC SELFCALL IN 6.51USEC END OF PARITY SHIFT? FORM BREAK CHECK ;TXEMPTY=1 IN 14TCY ;TPF.SBD=1? CHECK FOR STOP BIT END OF DATA BITS? PARITY? CHECK PARITY 06/11/81 12:40 HP21 #3, STATINP VT) STATINP, STATUS SKED STATINP, STATUS HE FLCK1 1 TENP1 1, FLCK 1, FLCK 11, I SSCF **TENPI** 1, I SSCF FLCK1 I PAR, I PAR , IBRK 4, MR, TEMP6 46, ODD NR, IPAR 8, RXD, IPER F I, ISSCF R, TEMP8 E RXD, RDYSET RXD, I BRK ğ A8251V5 NOCK: FLCK1: NEXT: A SERI 300: 303: | FLCK: I PER: ISK: 302: 1:000 Z

C.36.

ing opening

PAGE 005 PRINTED 09/12/81 20:02 VA TECH 305 RECS CHECK NCTS Schedule Start Bit in 50NS(ASSUMED) Reset Txempty Status in 14TCY SET TXRDY & TXEMPTY STATUS BITS. RESET TXEMPTY PIN ALSO SCHEDULE FIRST BIT SHIFT INITIALISE OUTPUT COUNTER ZERO PARITY ZERO TP FULL FLAG BREAK CHAR? SET BREAK DETECT PIN. UPDATE STATUS SET FRAMING ERROR STATUS CHECK FOR OVERUN ERROR RYRDY = 1 IN 4TCY SET RXRDY STATUS F 80 SELFCALL IN 104.16 USEC RESET ISHF UPDATE STATUS IN 14 TCY SELFCALL IN 13.02 USEC SELFCALL IN 52.08 USEC SET OVERRUN STATUS BIT PARA T REG TO SER TREG UPDATE TXRDY. TXEMPTY GET SET TO 1. UPDATE VARIABLES WHICH BAUDRATE? WHICH BAUDRATE? A1 06/11/61 12:40 HP21 EXIT MODULE REUP: MOV RS, NF MOV PO, ISHF MOV(M7) STATINP, STATUS BUN NEXA NEX75: BIS PO, STATINP BIS PS, STATINP MOV STATINP, STATUS TATINP, STATUS VSET: BNE RXRDY, OER WSET: BNE RXRDY, OER HOV(M6) #1, RXRDY BIS #1, STATINP BRU RPUP 11, TXEMPTY W0) /11, TXD 1, 580 1, 580 1, 010 581, 0RESET 581, 0RESET NOM, CR., TEMP8 15KED: BNV TAPS91 500: NDV 20, EX 501: NDV(NB) 21, 18CF 501: NTS RET: NTS SHFTSKED: DRU TABHOT 400: NDV /0, EX 401: NDV(ND) /1, 08CF 402:M0V(V11) #1,08CF 403:M0V(V12) #1,08CF 403:M0V(V12) #1,08CF 902:NOV(V11) #1,15CF RET 0, TXD AT INP 008 OER: BIS #4, STATINP RPUP: MOV RS, RP N NO Бg FRE: BIS A ≷ 2 ₫ ፩ ğ 6 A8251V5 NEX8: **TXCTS** C.37.

- JANYAR DI ANA DI ANA

PAGE 006 PRINTED 09/12/81 20:02 VA TECH 305 RECS ; IF D.B. BUFFER IS NOT EMPTY, ;SCHEDULE TXRDY=0. IF NCTS=1, SCHEDULE TXRDY=0. F 80 A1 08/11/81 12:40 HP21 BNE NCTS, RTXND NND ROM, CR. TENP6 BND ROM, STATINP, TENP8 BND ROM, STATINP, TENP8 BND ROM, STATINP, TENP8 BND ROM, STATINP, TENP8 00, 101, 102, 103 00, 201, 202, 203 NON (N1) PO, TXRDY 503:MOV(W12) #1, ISCF RTS 8 555 M 132 A6251V5 SOR CTXRD: BNE AND 23E tt RTXRD:1 TAB: 1 TAB2: 1 C.38.

> . A

11. T. 11.

1

42

**(**)

•

| II         GA/GG/A1         13:15         HEA         IR NUTED         09/12/61         20:02           1: TEVE         1: 00000000(161, 2700(17, 241), 282)(25, 122)         1: 0000000(161, 2700(17, 241), 282)(25, 122)         1: 0000000(161, 2700(17, 241), 282)(25, 122)           1: 000000000000000000000000000000000000 | SOR                    | REG(8) TEMP1<br>PIN 8228<br>PIN 8258<br>FUN 82558<br>AND 8228<br>AND 8228<br>AND 8258<br>AND 825 |  |  |  |  |  |
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--|--|--|--|--|
| 12 RECS VA TECH                                                                                                                                                                                                                                                                                                                   |                        | A HORE MH                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |  |  |  |  |  |
|                                                                                                                                                                                                                                                                                                                                   |                        | 1(25,32)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |  |  |  |  |  |
| PRINTED 09/12/81 20:02                                                                                                                                                                                                                                                                                                            | VA TECH                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |  |  |  |  |  |
|                                                                                                                                                                                                                                                                                                                                   | PRINTED 09/12/81 20:02 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |  |  |  |  |  |

PRINTED 09/12/81 20:02 VA TECH 48 RECS :TEMP8 = A15,A14,A13,A12,0,0,0,0 ; if A15-A12 = 0 H ,SELECT ROM IF A15-A12 = 8 H , SELECT A8255. IF A15-A12 = 1 H , SELECT RAM. IF A15-A12 = 4 H , SELECT 8251 DESELECT ALL CHIPS. DESELECT ROM SELECT RAM32RB SELECT RA3255 SELECT A8255 DESELECT ALL FOUR CHIPS. F 80 6) TEMP8, CAT Adrl(1,8), Adrh(9,16) Adrl(1), Ram(18), Ag251(19), Ag255(20) Ex(150) W30(30) SIMULATES CHIP SELECT LOGIC. LOGIC IS AS FOLLOWS. 8255 RETURN SELECT 8251 08/11/81 11:55 HP21 RETURN SELECT RAM. RETURN SELECT ROM RETURN SELECT RETURN ADRH = 10H ADRH = 80H ADRH = 40H NONE OF THE ADOVE , PHO, ADRH, TEMPO EMPO, SROM 126, CAT VI, TEMPO, VES55 CAT TEMP6, YES51 #1, ROM #1, ROM #1, A0255 TEMPO, SRAM 11, A2255 0, A8251 11, ROH 11, RAH 0. A8255 10. RAN 11. RON 11. A8255 Ş ß IS CHIP 20,94 ğ ₹ **૿ૢૢૢૢૢૢૢૢૢૢૢૢૢૢૢૢૢૢૢૢૢૢૢૢૢૢ** <u> 중</u>문 C.40. YE855: SRAM: SROM: 렰

53. P

PAGE 001

PAGE 001 PRINTED 09/12/81 20:02 SIMULATES ADDRESS RIPPLE VA TECH ;4044 RAM TIMING,32 LOC ,TEMP2,RM0 166,NCS(17),RW(18) (24,28),DID(29,36),EN(37). KRD(38),WWR(39) 21),SCDM(152) 42 RECS ; NCS=( EN. ( NRD' +WR' ) ' = EN' +NRD.WR ; WRITE CURRENT DATA AT OLD ADOR F 80 ; CHANGE IN ADDR CHANGE : ADDR CHANGE, READ OR WRITE? : INTERNAL WRITE SELF CALL? ; INTERNAL ADDR SELF CALL? ENDI, DO ; OUTPUT DATA IN 100NS PROAGATE INPUT DATA SIM EXT SEL LOGIC ; ADDR CHANGE? 07/15/81 12:16 HP21 CHANGE IN MR7 ; READ OR WRITE? :00 = VLL 1'S 2222 NDO, TEMP5 EXIT NN, TENP2 1, TENP2, NCS 01,010 KI, SCA KCSO, RMCK u) #255,00 **CS, UPDATE** Rite F NO, NEX3 CSCK 19. HC80 NECI VICE NEX2 . 28-S C L REG(5) REG(1) ğ Ê 8 ≩ă RAN32RB NOK: III LIAN NEX2: WPDAT NDG: NDG: **MIT** Ï C.41.

しいたのでもあって

W. T. T.

ER.

PRINTED 09/12/81 20:02 VA TECH ;SIMULATES ADDRESS RIPPLE N.27),EX(150),SCF(151) 90 RECS 1210 F 80 SCHEDULE INT ADDR CHANGE UPDATE DATA IN 100NS ;UPDATE ALL 1'S A1 09/11/81 16:45 HP21 ICSO, TENP1 ; CHANGE IN NCS? R CHANGE? ; CHECK NCS ; EXIT AD, ADDB **PATE** NO CO REG(9) S, NDC TESTCPUL SOR Š S Š Š Š Σ Q 22 CSCK: X NEC2: HIZ: UPDAT SCCK Ï

PAGE 001

C.42.

PAGE 002 PRINTED 09/12/81 20:02 VA TECH 90 RECS F 80 A1 09/11/81 16:45 HP21 ຂີ່ຂ TESTCPUL SOR ΣΣ 2222 Σ£ Σ Σ Σ Σ Σ Σ ΣΣ Σ Σ Σ Σ Σ C.43.

PRINTED 09/12/81 20:02 VA TECH 9) ;INITIALIZED TO ROMADDS V1.4 DB(18,25),EX(150),SCF(151) D(100) 58 RECS 120, 1194 10 , 196 F 80 SCHEDULE INT ADDR CHANGE COUTPUT DATA IN 100NS ;UPDATE = ALL 1'S R NUS, NCSO, TEMP1 ; CHANGE IN NCS7 TEMP1, UPDATE R NCS, NEX2 ; CHECK NCS R NCS, NEX2 ; CHECK NCS W NCS, NCSO ; UPDATE M OL ADO F NO, EX ; EXIT A1 07/15/81 12:17 HP21 2222222 ; ADDR CHANGE? 222222222222222 0000 000000000 ; EXIT 2 0000 REG(8) TEMP5, ADO REG(1) MCSO, TEMP1 PIM DO(1,8), MCS(9 PIM AD(10,17), ADO EVM M350(350), W100 EVM W350(350), W101 AD, ADO, TEMP5 ; Al 8 222 AD, ADDB 0008(0), 8, 1 1100) MEMB1, KCS, NCSO 0, ADO (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD (14350) AD ğ HIZ: MOV(W100 UPDATE: MOV NO 222 XOR A BEQ T BEQ T MOV(N BOV(N BOV ξ 5 ξ Σ Σ TESTROM CSCK: XO NEX2:1 HQH

PAGE 001

4

\*\*

C.44.

- 3

4

÷.

.

AS\_

-201

4

1.0

S. 4.4 CA



PAGE 001 PRINTED 09/12/81 20:02 VA TECH ;INITIALIZED TO RANTEST 19,27),EX(150),SCF(151) 100) 94 RECS F 80 2, 10 1119 1, 11194 SCHEDULE INT ADDR CHANGE COUTPUT DATA IN 100NS ; UPDATE \*\*\* 1'S 5 08/27/81 23:15 MCA CS,NCSO,TEMP1 ;CHANGE IN NCS? EMP1,UPDATE CS,NEX2 ;CHECK NCS 222 ADDR CHANGE? 222222222222 00 00 CHANK CHECK NCS DO ADS ADS AD, ADS AD, ADS 000000000 ž 00000000 REG(9) TEMP5, ADO REG(1) MCSO, TEMP , FE. SCCK ), AD. AD08 ), 1, SCF ), 5CF ), SCF  ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK ), SCCK 00,10 A(0),9,1 (0) NEMB1 (0) NEMB1 NCS,NCS0 NCS,NCS0 NCS,NCS0 (13),7 18 W W350 0000 (00LN JAC Š 222 UPDATE: NOV TESTRAN 2 5 CSCK: XO NEX2: 1 SCCK ÏQ

C.47.

аналар 1995-1997 — Аларианан Алариан 1997-1997 — Алариан Алариан 1997 — Алариан Алариан Алариан Алариан Алариан Алариан



PAGE 002

C.48.

VA TECH ) ; HNITIALIZED TO QCPU3S V3.3 B(19,27), EX(150), SCF(151) )(100) 77 RECS F 80 SCHEDULE INT ADDR CHANGE COUTPUT DATA IN 100NS ;UPDATE ALL 1'S A1 06/19/81 14:39 HP21 CSO, TEMP1 ; CHANGE IN NCS? ADDR CHANCE? AZ ; CHECK NCS ; EXIT TEMP5, ADO 8 SCF SCF REG(9) REG(1) ğ NEX2 3 TESTCPU3 SOR XOR BEQ 8 ᄫ Σ Σ Σ 5 CSCK: ) HIZ: HIZ: NEX2: SCCK: iii

PAGE 001

PRINTED 09/12/81 20:02

C.49.

TESTCPU3 SOR

PAGE 002 PRINTED 09/12/81 20:02 VA TECH 77 RECS F 80 A1 06/19/81 14:39 HP21

 WY
 Mode
 <

C.50.

هدينة آ

PRINTED 09/12/81 20:02 VA TECH ;INITIALIZED TO GCPU4S V4.3 19,27),EX(150),SCF(151) 70 RECS F 80 SCHEDULE INT ADDR CHANGE UPDATE DATA IN 100NS ; UPDATE ALL 1'S A1 06/19/81 14:39 HP21 CHANGE IN NCS? ADDR CHANGE? ; EXIT CHECK NCS TEMP1 8 SCF. REG(9) TESTCPU4 SOR õ žž CSCK: X NEX2: SCCK: HIZ: I NEN:

PAGE 001

C.51.

PAGE 002 PRINTED 09/12/81 20:02 VA TECH 70 RECS F 80 A1 06/19/81 74:39 HP21 TESTCPUM SOR

 BYT
 No.
 236.
 40.
 194.
 40.
 17.
 28

 BYT
 No.
 222.
 233.
 194.
 40.
 00.
 17.
 28

 BYT
 No.
 222.
 233.
 194.
 40.
 00.
 17.
 28

 BYT
 No.
 10.
 194.
 40.
 00.
 198.
 55

 BYT
 No.
 10.
 194.
 408.
 00.
 108.
 102.
 255

 BYT
 No.
 110.
 110.
 110.
 110.
 109.
 102.
 135.
 102.
 135.
 102.
 135.
 102.
 135.
 103.
 102.
 135.
 103.
 102.
 135.
 103.
 103.
 103.
 103.
 103.
 103.
 103.
 103.
 103.
 103.
 103.
 103.
 103.
 103.
 103.
 103.
 103.
 103.
 103.
 103.
 103.
 103.
 103.
 103.
 103.
 103.<

۵

C.52.

.....

Appendix D

-

Test System

Data File

÷

. .

6 G 10







. .



S. C. . .

25-2

ч.,

¢ ...

٠

 $\langle \mathcal{T}_{in}^{(n)}\rangle$ 

<u>;</u>,

1

.....
## APPENDIX B

Fault Experiments Summary

نعبد بصادية الجمادها والالانية والالتقار والمعد

.

#### FAULT LIST

## CHIP: 8080 CPU

ł

| FAULT DESCRIPTION                                                                                 | T        | EST RESU                   | LT              | COMMENTS                               |
|---------------------------------------------------------------------------------------------------|----------|----------------------------|-----------------|----------------------------------------|
|                                                                                                   | Detected | Program<br>Control<br>Lost | Not<br>Detected |                                        |
| Push PSW results in A &<br>PSW pushed onto stack in<br>reverse order. PSW value<br>on stack wrong |          |                            |                 | Detected by CPIØ4H at<br>ØØ75H         |
| WR appeared before data                                                                           | *        |                            |                 | detected by CPI Ø4H at<br>ØØ75H        |
| XTHL writes H twice and<br>L not at all                                                           | *        |                            |                 |                                        |
| DCR C decremented 80Hz<br>got ØØH                                                                 | *        |                            |                 | detected by CMPH/JNZ ERR<br>at \$\$8CH |
| ADD did not set AC flag<br>correctly                                                              | *        |                            |                 |                                        |
| Incorrect CY flag after<br>subtracting zero CY = 1<br>instead of $\beta$                          | *        |                            |                 |                                        |
| Improper RAL execution<br>LSB wrong                                                               | *        |                            |                 |                                        |
| SBI subtracted CY<br>instead of CY                                                                | *        |                            |                 | Detected by CMPH/JNZ ERR<br>at ØØ8CH   |
| Incorrect CY flag after<br>DAA operation                                                          | *        |                            |                 |                                        |
| Incorrect parity flag                                                                             | *        |                            |                 | detected by JPO at \$\$52H             |
| Incorrect CY flag after<br>subtract and compare<br>instructions                                   | •        |                            |                 | detected by SBB C and JH<br>at ØØ62H   |
| Multiple register select<br>on READ. Select B also<br>selects D                                   |          |                            |                 |                                        |
| Multiple register select<br>on READ. Select C also<br>selects L.                                  | *        |                            |                 |                                        |
| Multiple register select<br>on READ. Select H also<br>selects B.                                  | *        |                            |                 |                                        |

۱

E.1.

بد. م

.

# 1

## CHIP: 8080 CPU

#### FAULT LIST

| i<br>PAULT DESCRIPTION                                                    | T                  | ST RESU                  | LT        | COBSETS                                                                                                                                           |
|---------------------------------------------------------------------------|--------------------|--------------------------|-----------|---------------------------------------------------------------------------------------------------------------------------------------------------|
|                                                                           |                    |                          | Detected  |                                                                                                                                                   |
| Bultiple register select<br> on READ. Select D also<br> select E          | <b>*</b>           | <br> <br>                |           |                                                                                                                                                   |
| Register C bit 3<br>Istuck-at-9                                           | *                  | ł<br>I                   |           |                                                                                                                                                   |
| Register C bit 5<br> stuck-at-1<br>                                       | <br>  <b>*</b><br> | <br> <br> <br>           |           |                                                                                                                                                   |
| CHA always sets bit 2 of of Accum.                                        | *                  | :<br>:<br>:<br>:         |           |                                                                                                                                                   |
| WE pulse duration too<br>short (about half of<br>non- value)              | *                  | <br> <br> <br>           |           |                                                                                                                                                   |
| Parity flag determin-<br>lation ignores bit 3.<br>Preats it as stuck-at-1 | <br>  •            | <br> <br>                | l<br>I    |                                                                                                                                                   |
| Parity flag determin-<br>ation ignores bit 3.<br>Treats it as stuck-at-7  | *                  | 0<br>t                   |           |                                                                                                                                                   |
| STHC pulse is delayed<br>till about the falling<br>dece of 62 clock       |                    | )<br> <br>               | •         | Fault had no effect on the system performance.                                                                                                    |
| <br> Data Line D3,stuck-at-1                                              |                    | 1                        |           | Hardware timer would<br>Probably detect the fault                                                                                                 |
| Data line stuck-at-9                                                      | *                  | i<br>i                   |           |                                                                                                                                                   |
| Reset pin open<br>(stuck-at-1)                                            | *                  | £<br>1<br>1              | •         | 8080 CPU does not function<br>hardware timer should<br>detect the fault                                                                           |
| <pre>[Interrupt pin open [(stuck-at-1) ] ] ]</pre>                        | *                  | <br> <br> <br> <br> <br> |           | Results in AST7 which<br>causes a call to address<br>\$938H. The test program<br>incidentally, starts at<br>the same location. Timer<br>idetected |
| [Incorrect register<br>(select on READ & WRITE<br>(select H selects B)    | •                  | l<br>l<br>l              | <br> <br> |                                                                                                                                                   |
| Incorrect register<br>(select on READ & WRITE<br>(select H selects C)     |                    | <br>                     |           |                                                                                                                                                   |
| Hultiple register select<br>fon write (Write E also<br>(writes to C)      | *                  | I<br>I<br>I              |           |                                                                                                                                                   |

#### FAULT LIST

## CHIP: 8080 CPU

| FAULT DESCRIPTION                                                  | . Ti     | EST RESU | LT              | COMMENTS                                                      |
|--------------------------------------------------------------------|----------|----------|-----------------|---------------------------------------------------------------|
|                                                                    | Detected |          | Not<br>Detected |                                                               |
| Multiple register select<br>on WRITE (Write C also<br>writes to B) | •        |          |                 |                                                               |
| Multiple register select<br>on WRITE (Write C also<br>writes to E) | *        |          |                 |                                                               |
| Multiple register select<br>on WRITE (Write B also<br>writes to D) | •        |          |                 |                                                               |
| Judge condition<br>microperation says CY=0<br>when CY=1            | *        |          |                 |                                                               |
| Ready line shorted to ground at time=10,000 NS                     | *        |          |                 | CPU wait state. Hardware<br>timer should detect the<br>fault. |
| DAA did not add 6H to<br>low nibble                                | *        |          |                 | detected by CMP/JNZ ERR at<br>ØØ8C H                          |
| SBI did not move result<br>to accumulator                          | *        |          |                 |                                                               |
|                                                                    |          |          |                 |                                                               |
|                                                                    |          |          |                 |                                                               |
|                                                                    |          |          |                 |                                                               |
|                                                                    |          |          |                 |                                                               |
|                                                                    |          |          |                 |                                                               |
|                                                                    |          |          |                 |                                                               |
|                                                                    |          |          |                 |                                                               |
|                                                                    |          |          |                 |                                                               |
|                                                                    |          | 1        | 1               |                                                               |

E.3.

\_

. ...

...

-

.

## CBIP: 8228

#### FAULT LIST

| PAULT DESCRIPTION                            | I T       | EST RESU    | LT        | I COMMENTS                                 |
|----------------------------------------------|-----------|-------------|-----------|--------------------------------------------|
|                                              | Detected  |             | Detected  |                                            |
| Blocks data out from<br>8080 by floating bus | *         | l<br>l<br>l | l<br>I    | Detected by CPI 94H at<br>75H              |
| BUSEN input shorted to ground                | *         | !<br>{<br>{ | [<br>     | Bus is never disabled<br> <br>             |
| BUSEN open (stuck-at-1)                      |           | l<br>l<br>l | *         | Bus disablea<br> <br>                      |
| DBIN input (stuck-at-0)                      | *         |             |           | Hardware timer should<br>detect the fault. |
| DBIN input open<br>(stuck-at-1)              | 1         | l<br>l<br>l | *         |                                            |
| Data line 2 from 8080<br>open                | *         | :<br>:<br>: |           |                                            |
|                                              | <br> <br> | <br> <br>   |           |                                            |
|                                              | <br> <br> | 1           |           |                                            |
|                                              |           |             | <br> <br> |                                            |
|                                              |           | <br> <br>   |           |                                            |
|                                              | 1<br>[    | <br> <br>   |           |                                            |
|                                              |           | l<br> <br>  |           |                                            |
|                                              |           | <br> <br>   |           |                                            |
|                                              | <br> <br> | (<br> <br>  |           |                                            |
|                                              | 1         | 8           |           |                                            |

#### FAULT LIST

# TEST RESULT FAULT DESCRIPTION COMMENTS Detected Program Not Control Detected Lost Data bus line 4 from open (stuck-at-1) opcodes altered \* Data bus line 2 from 8228 stuck-at-# . \* Short between data bus lines 4 & 5 from 8228 . \* .

#### CHIP: BUS

E.5.

-----

\_, ....

.

. .

#### CHIP: RON

#### PAULT LIST

| PAULT DESCRIPTION       TEST RESULT       COMMENTS         Detected Program<br>address is within the<br>range for ROM, location<br>IPH is read all the time<br>address line ADØ<br>stuck-at Ø       Not<br>Lost       Not<br>Detected         address line ADØ<br>stuck-at Ø       *       *       halt reached early         cS stuck-at-1       *       *       *         V_ line to ROM<br>open Data bus from ROM<br>at Hi-2       *       *       *                                                                                                                                                                                                                                                        |                                                    |          |           |          |                       |
|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------------|----------|-----------|----------|-----------------------|
| Detected       Program<br>Control       Not<br>Detected         Faulty decoder. If<br>address is within the<br>range for ROM, location       *                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |                                                    | ] 11     | SST RESUL | LT       | CONDUCTION            |
| Control       Detected         Faulty decoder. If       address is within the         address is within the       *         range for ROM, location       *         IPH is read all the time       *         address line ADØ       *         stuck-at Ø       *         address line ADØ       *         stuck-at Ø       *         GCS stuck-at-Ø       *         V_ line to ROM       *         open Data bus from ROM       *                                                                                                                                                                                                                                                                              | FAULT DESCRIPTION                                  | Detected | Program   | Not      | CONNENTS              |
| address is within the       *       *         IFH is read all the time       *       halt reached early         address line ADØ       *       halt reached early         stuck-at Ø       *       *         address line ADØ       *       *         cs stuck-at-Ø       *       *         CS stuck-at-1       *       *         V_ line to ROM       *       *         open Data bus from ROM       *       * |                                                    | Decected | Control   | Detected |                       |
| stuck-at #       *                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             | address is within the range for ROM, location      |          | *         |          |                       |
| stuck-at-\$ ROM is always selected  CS stuck-at-1  CS stuck-at-1  V_ line to ROM OPEn Data bus from ROM                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | address line ADØ<br>stuck-at Ø                     |          | *         |          | halt reached early    |
| CS stuck-at-1<br>Test incomplete<br>Hardware timer should<br>detect fault<br>V line to ROM<br>open Data bus from ROM                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |                                                    |          | *         |          |                       |
| V line to ROM<br>OPEn Data bus from ROM                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | ROM is always selected                             |          |           | *        |                       |
| V_C line to ROM           open Data bus from ROM           at Hi-2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                                                    |          |           |          | Hardware timer should |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | V line to ROM<br>open Data bus from ROM<br>at Hi-2 |          |           |          |                       |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |                                                    |          |           |          |                       |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |                                                    |          |           |          |                       |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |                                                    |          |           |          |                       |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |                                                    |          |           |          |                       |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |                                                    |          |           |          |                       |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |                                                    |          |           |          |                       |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |                                                    | .        |           |          |                       |

E.6.

r

| Detected |                            |                  | COBE BETS                                                     |
|----------|----------------------------|------------------|---------------------------------------------------------------|
|          | Program<br>Control<br>Lost | Not<br> Detected |                                                               |
|          |                            | •<br>•           |                                                               |
|          |                            | •                |                                                               |
|          |                            | •                | Test incomplete<br>Hardware timer should<br>detect the fault. |
|          | *                          | t<br>L<br>I      |                                                               |
|          | +                          | 1<br>1<br>1      |                                                               |
| *        |                            |                  | Accusulator contains 91H<br>instead of 91AH                   |
| *        |                            | l                | Test incomplete<br>Hardware timer should<br>detect the fault  |
|          | <br> <br>                  | !<br> <br>       | <br> <br>                                                     |
|          | <br> <br>                  | <br> <br>        |                                                               |
|          |                            | l<br>l<br>ł      |                                                               |
|          |                            | <br> <br>        |                                                               |
|          |                            |                  |                                                               |
|          |                            | <br> <br>        |                                                               |
|          | <br> <br>                  | 1<br>1           |                                                               |
|          |                            | !                |                                                               |
|          |                            | *                |                                                               |

PAULT LIST

CHIP: BAR

þ

ł

E.

.... 🛦

\_ . \_ \_

Ē.7.

•

.

\$

#### CHIP: 8251

#### PAULT LIST

| FAULT DESCRIPTION                                                                                       | T        | EST YESU | 5 <b>T</b>      | CONCEPTS                                                                           |
|---------------------------------------------------------------------------------------------------------|----------|----------|-----------------|------------------------------------------------------------------------------------|
| 1.021 22000111100                                                                                       | Detected |          | Not<br>Detected |                                                                                    |
| TXEMPTY & TXRDY status<br>bits do not get set to<br>'l' at the end of Reset<br>mode word & command word | *        |          |                 | Test program gets stuck in<br>a status check loop.<br>Detected by hardware timer   |
| Data line DØ open<br>(s-a-l)                                                                            | *        |          |                 |                                                                                    |
| Data line D <b>Ø</b><br>stuck-at-Ø                                                                      | *        |          |                 | hardware timer should<br>detect the fault                                          |
| WR shorted to ground                                                                                    | +        |          |                 | hardware timer should<br>detect the fault                                          |
| Reset line open<br>(stuck-at-1)                                                                         | *        |          |                 | ·                                                                                  |
| No stop bit transmitted                                                                                 | *        |          |                 |                                                                                    |
| Status register s-a-Ø                                                                                   | *        |          |                 | Test program gets stuck in<br>a status check loop. De-<br>tected by hardware timer |
| Output parity always<br>even                                                                            |          |          | *               | Chip was configured for NO<br>parity-hence no parity<br>checking                   |
| short between C/D & RD<br>inputs                                                                        | *        |          |                 |                                                                                    |
| short between WR & CS<br>inputs                                                                         |          |          | *               |                                                                                    |
| short between CS & C/D<br>inputs                                                                        | *        |          |                 | hardware timer should<br>detect the fault                                          |
| RD stuck-at-Ø                                                                                           | *        |          |                 |                                                                                    |
| RD input open (s-a-1)                                                                                   | *        |          | <del></del> ,   |                                                                                    |
| C/D input stuck-at-#                                                                                    | *        |          |                 | hardware timer should<br>detect the fault                                          |
| C/D input open<br>(stuck-at-1)                                                                          | *        |          |                 | hardware timer should<br>detect the fault                                          |

E. 8.

#### FAULT LIST

## CHIP: 8251

ì

ł

\_

|                                                     | T        | EST RESU                              | LT              |                                           |
|-----------------------------------------------------|----------|---------------------------------------|-----------------|-------------------------------------------|
| FAULT DESCRIPTION                                   |          |                                       |                 | COMMENTS                                  |
|                                                     | Detected | Control<br>Lost                       | Not<br>Detected |                                           |
| CS stuck-at-Ø                                       |          | <u> </u>                              |                 |                                           |
|                                                     | *        |                                       |                 |                                           |
| WR input open                                       |          |                                       |                 |                                           |
| (stuck-at-1)                                        | *        |                                       |                 |                                           |
| CS input open                                       |          |                                       |                 |                                           |
| (stuck-at-1)                                        | *        |                                       |                 |                                           |
| 8251 does not respond to                            |          |                                       |                 |                                           |
| read or write commands.<br>Date bus to Hi-Z state   | *        |                                       |                 |                                           |
| On a data read, data re-                            |          | <u> </u>                              |                 |                                           |
| mains stable for only<br>100NS after it is gated    | •        |                                       |                 |                                           |
| onto the bus                                        |          |                                       |                 |                                           |
| Write pulse requires to<br>be 500NS long instead of | *        |                                       |                 |                                           |
| 250NS                                               | <u> </u> |                                       |                 |                                           |
| Both mode word and com-<br>mand word are loaded in- | •        | · · · · · · · · · · · · · · · · · · · |                 | hardware timer should<br>detect the fault |
| to the command register.                            | )<br>    |                                       |                 | decoct the redat                          |
| Output counter OCTR<br>stuck-at-all l's             | +        |                                       |                 |                                           |
|                                                     |          |                                       |                 | ·                                         |
|                                                     |          |                                       |                 |                                           |
|                                                     |          |                                       |                 |                                           |
|                                                     |          |                                       |                 |                                           |
|                                                     |          |                                       |                 |                                           |
|                                                     |          |                                       |                 |                                           |
|                                                     |          |                                       |                 |                                           |
|                                                     |          |                                       |                 |                                           |
|                                                     |          |                                       |                 |                                           |
|                                                     |          | l                                     |                 |                                           |
|                                                     |          | [                                     |                 |                                           |
|                                                     |          |                                       |                 |                                           |
|                                                     |          |                                       | ·               |                                           |

E.9.

- - -

- 4

a contraction of the

## CHIP: 8255

· . . .

 'n

#### FAULT LIST

| PAULT DESCRIPTION                                                                              | T        | EST RESUL | T               | COMMENTS                                                              |
|------------------------------------------------------------------------------------------------|----------|-----------|-----------------|-----------------------------------------------------------------------|
|                                                                                                | Detected |           | Not<br>Detected |                                                                       |
| Short between adjacent<br>data input lines<br>(D <sub>2</sub> and D <sub>3</sub> )             | *        |           |                 | Data read back is differ-<br>ent from data output to<br>the 8255      |
| data line shorted to ground (D <sub>7</sub> )                                                  | *        |           |                 | •                                                                     |
| data line open<br>(Dg)                                                                         | *        |           |                 |                                                                       |
| delay for data appearing<br>at an output port exces-<br>sive (delay increase of<br>100NS)      |          |           | *               | (chip not meeting time<br>specifications)                             |
| wrong bit is SET/RESET<br>stuck-at-Ø on bit<br>select line #Ø                                  | *        |           |                 |                                                                       |
| wrong bit is SET/RESET<br>stuck-at-1 on bit select<br>line #2                                  | *        |           |                 |                                                                       |
| Bit SET/RESET operation<br>is reversed                                                         | •        |           |                 |                                                                       |
| BIT reset does not work<br>set works ok                                                        | •        |           |                 |                                                                       |
| Bit set does not work<br>Reset works ok                                                        | *        |           |                 |                                                                       |
| Address pin open (A <sub>1</sub> )<br>Address pin open (A <sub>g</sub> )                       |          |           |                 |                                                                       |
| Port C does not work in<br>split mode                                                          |          |           | <b></b>         | Test routine does not test<br>port C in split mode.                   |
| Output drivers in the the 8255 fail (bit 5, port stuck at #)                                   | *        |           |                 |                                                                       |
| Incorrect register se-<br>lection (writing to port<br>A results in writing to<br>port B too)   |          |           | *               | not detected since data is<br>same at both ports due to<br>wraparound |
| Incorrect register se-<br>lection (read from port<br>port A results in<br>data from port A & B |          |           | *               | •                                                                     |

E.10.

f.

#### FAULT LIST

## CHIP: 8255

.

.

£

ł

|                                                                                        | T        | EST RESUL | LT              |                                                                       |
|----------------------------------------------------------------------------------------|----------|-----------|-----------------|-----------------------------------------------------------------------|
| FAULT DESCRIPTION                                                                      |          |           |                 | COMMENTS                                                              |
|                                                                                        | Detected |           | Not<br>Detected |                                                                       |
| output driver in the<br>8255 fails. Bit<br>stuck-at-l                                  | *        |           |                 |                                                                       |
| incorrect register se-<br>lection (write to port A<br>results in writing<br>to port B) | *        |           |                 |                                                                       |
| Port C lower (4 bits)<br>stuck at Ø                                                    | *        |           |                 |                                                                       |
| Hold times for address<br>and data had to be too<br>(300NS from end of<br>write pulse) | *        |           |                 | chip not meeting timing<br>specifications                             |
| Bit set/reset command<br>clears port C output<br>completely<br>Reset fails to clear    | *        |           |                 |                                                                       |
| A & B                                                                                  |          |           | *               |                                                                       |
| Port A (input) bit 1<br>open                                                           | *        |           |                 |                                                                       |
| Port B (input) bit 7<br>stuck-at-Ø                                                     | *        |           |                 |                                                                       |
| Read port A operation<br>fails (Data buffer does<br>not get loaded from<br>port A)     |          |           | *               | Data buffer contains data<br>which was previously writ-<br>ten to it. |
| A read operation always<br>fails (Data bus tri-<br>stated all the time)                | *        |           |                 |                                                                       |
| Pattern <b>#FFH</b> fails to<br>be read correctly (pat-<br>tern sensitive fault)       |          |           | •               | test program does not test<br>using the pattern FF H                  |
| A write operation fails<br>completely                                                  | *        |           |                 |                                                                       |
| short between RD and CS<br>of 8255                                                     | *        |           |                 |                                                                       |
| short between RESET & WR<br>of 8255                                                    | *        |           |                 |                                                                       |
| Port A (input) bit 1<br>stuck-at-\$                                                    |          | l         |                 | 1                                                                     |

E.11.

\$

## CHIP: 8255

ς.

FAULT LIST

| FAULT DESCRIPTION                                             | 1        | EST RESUL                  |                 | COMMENTS |
|---------------------------------------------------------------|----------|----------------------------|-----------------|----------|
|                                                               | Detected | Program<br>Control<br>Lost | Not<br>Detected |          |
| Port B (input) bits 4 &<br>5 shorted                          | *        |                            |                 |          |
| Address pin stuck-at-Ø<br>(AØ)                                | *        |                            |                 |          |
| Address pin stuck-at-#<br>(A <sub>l</sub> )                   | *        |                            |                 | ******   |
| short between address<br>pins A <sub>g</sub> & A <sub>l</sub> | *        |                            |                 |          |
| WR stuck-at-Ø                                                 | *        |                            |                 |          |
| WR open                                                       | *        |                            |                 |          |
| CS open                                                       | *        |                            |                 |          |
| RD open                                                       | *        |                            |                 |          |
|                                                               |          |                            |                 |          |
|                                                               |          |                            |                 |          |
|                                                               |          |                            |                 |          |
|                                                               |          |                            |                 |          |
|                                                               |          |                            |                 |          |
|                                                               |          |                            |                 |          |
|                                                               |          |                            |                 |          |

S. Carl

Appendix F

MOVI RAM Test Program Listing

NAME OF T

. .

8080 MACRO ASSEMBLER, VER 2.4 Errors = 0 Page 1

-

.

|                                         |                                               | RAM                                                            | RAMMOVI ASMBO                                                                                                | -                                                                              | VERSION 1.2                                                                                                                                                                                        | :::                                    |
|-----------------------------------------|-----------------------------------------------|----------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------|
|                                         |                                               | NOM                                                            | RAM TEST F                                                                                                   | MOVI RAM TEST FOR 8080/8085                                                    |                                                                                                                                                                                                    |                                        |
|                                         |                                               | NOM                                                            | NG INVERSIC                                                                                                  | MOVING INVERSIONS TEST PATTERN                                                 | ERN                                                                                                                                                                                                |                                        |
|                                         |                                               | DAI                                                            | DAVE HAISLETT                                                                                                | 1/1/81                                                                         | 81                                                                                                                                                                                                 |                                        |
|                                         | *<br>*<br>* * * * *<br>* * * * *<br>* * * * * | SYMBOLS:                                                       | **************************************                                                                       | **************************************                                         | ######################################                                                                                                                                                             | • • • • •                              |
|                                         | * * * *                                       |                                                                | RAMEH<br>RAMSIZ<br>RSIZH                                                                                     | 0.0.0                                                                          | HIGH BYTE OF RAMEND<br>Ramend - Rambeg (= #bytes of Ram)<br>High byte of Ramsiz                                                                                                                    | ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;; |
|                                         |                                               | <b>‡</b>                                                       | NOTE THAT F<br>ALL HAVE A<br>BE OF THE F                                                                     | AMBEG, RAMEN<br>LON BYTE OF<br>FORM XX00 HEX                                   | NOTE THAT RAMBEG, RAMEND, AND RAMSIZ MUST<br>ALL HAVE A LOW BYTE OF ZERO (IE., THEY MUST<br>BE OF THE FORM XXOO HEX.)                                                                              |                                        |
| F.                                      |                                               | REGI STERS:                                                    | an<br>Annou<br>Rs:<br>SR:                                                                                    | COMPARISONS<br>COMPARISONS<br>NEW PATTERN<br>OLD PATTERN<br>ADDRESS INCEM      | REGISTERS: A COMPARISONS<br>R** REGISTERS: A COMPARISONS<br>C OLD PATTERN<br>C OLD PATTERN<br>D, E ADDRESS INCREMENT/DECREMENT<br>D, E ADDRESS INCREMENT/DECREMENT                                 |                                        |
| 1.                                      |                                               |                                                                | п,<br>СР                                                                                                     | WRAP AROUND OFFSET                                                             | A, L MEMONT PUTHEN<br>***<br>***<br>***                                                                                                                                                            |                                        |
|                                         |                                               | Q<br>N                                                         | NOTE: SINCE 1<br>16 Bit<br>Disable<br>The Ray<br>Destroy                                                     | THE STACK POI<br>REGISTER, IN<br>ED. (IF STAC<br>TEST, PATTE<br>FD AND BOGUS   | SINCE THE STACK POINTER IS USED AS A<br>16 BIT REGISTER, INTERRUPTS MUST BE<br>DISABLED. (IF STACK IS USED DURING<br>THE RAM TEST, PATTERN DATA WILL BE<br>DESTROYED AND BOGUS ERRORS 'DETECTED.') |                                        |
| 1000                                    | *<br>*<br>*<br>*                              | 0RG                                                            | 1000H                                                                                                        | *******                                                                        | esaeseseseseseseseseseseseseseseseseses                                                                                                                                                            | * * * * *                              |
| 1400<br>0014<br>001800<br>0400<br>00400 | ••                                            | RAMBEG<br>RAMBH<br>RAMEND<br>RAMEH<br>RAMEH<br>RAMSIZ<br>RSIZH | EQU<br>EQU<br>EQU<br>EQU<br>RAN<br>FQU<br>RAN<br>RAN<br>RAN<br>RAN<br>RAN<br>RAN<br>RAN<br>RAN<br>RAN<br>RAN | 1400H<br>Rambeg/100H<br>1800H<br>Ramend/100H<br>Ramend - Rambeg<br>Rams12/100H |                                                                                                                                                                                                    |                                        |
|                                         | •1                                            |                                                                |                                                                                                              |                                                                                |                                                                                                                                                                                                    |                                        |

...

J.

| 4     |     |
|-------|-----|
| 2     |     |
| VER   |     |
| -     | ¢   |
|       |     |
| LER   | 100 |
| Ē     | à   |
| ų Mai | ç   |
| ASS   | 1   |
| 2     | ğ   |
|       | 2   |
| ¥     | 2   |
| 3     | ï   |
| 80    |     |
|       |     |

| POINT TO START OF RAM<br>PUT END MARKER IN A FOR CMP'S<br>CLEAR D & MAKE E=1 | ;CLEAR A RAM BYTE<br>;Advance ptr<br>;Reach end yet?<br>;Nope | ###################################### | TEST 1ST BIT POS (B=1) | POINT TO START OF RAM AGAIN | STEEN THE WAY AND OF SET | OLU FALLENN INENES<br>JOC, ERROR<br>SVCS CARLOR MEL BATTER | FEAD IT BACK | NOPE FILLE | THIS COULD BE END OF RAM | YES, IS XXCEFH, TEST HIGH BYTE<br>REACHED END OF RAM?<br>YES, DONE THIS PASS | ; ADD ADDRESS INCREMENT TO H, L<br>: CARPY MEANS OVERFLOW | CHECK:<br>ADDRESS STILL VALID? | YES, PROCEED<br>NO, WRAP AROUND<br>INC, WRAP AROUND OFFSET<br>INCREMENT THE WRAP AROUND OFFSET<br>SONTINUE THE PASS | ****               | ;NEW 'OLD PATTERN' IS CURRENT PATTERN<br>;MOVE INTO A FOR MANIPULATION<br>;LAST BIT PATT. FOR WRITING 1'S? |
|------------------------------------------------------------------------------|---------------------------------------------------------------|----------------------------------------|------------------------|-----------------------------|--------------------------|------------------------------------------------------------|--------------|------------|--------------------------|------------------------------------------------------------------------------|-----------------------------------------------------------|--------------------------------|---------------------------------------------------------------------------------------------------------------------|--------------------|------------------------------------------------------------------------------------------------------------|
| RAMBEG<br>RAMEH<br>0001H                                                     | CUNIENIS (WRITE ALL U'S)<br>M, D<br>H<br>CLOOP                | ************************************** | 0100H                  | RAMBEG                      | Loopo W                  | a                                                          | ÐI           | DEEW       |                          | RAMEH-1                                                                      |                                                           | I                              | RAMBEG                                                                                                              | BIT POSITION) **** | æ œ                                                                                                        |
| 0,<br>,<br>,                                                                 | MIENIS (7                                                     | FORWARE                                | 8                      | Ϋ́Ε                         | ,<br>,<br>,              | RAMEC                                                      | Č∢⊄          | RAMEB      | , Line                   | A,<br>H<br>LASTF                                                             | D                                                         | A,<br>RAMEH                    | RLOOP<br>SP<br>SP<br>RLOOP                                                                                          | A PASS (A          | C,<br>A,<br>OFFH                                                                                           |
|                                                                              |                                                               |                                        | ž                      | ž                           | <u>S</u>                 |                                                            |              |            | 9                        |                                                                              |                                                           | S-L                            | H J H A H                                                                                                           | DONE               |                                                                                                            |
| RANTST:                                                                      | CLOOP:                                                        |                                        | FTLOOP: UXI            | נגרו:                       | RLOOP:                   |                                                            |              |            |                          |                                                                              | ČNTF:                                                     |                                | OVR:                                                                                                                |                    | ;<br>LASTF:                                                                                                |
| 210014<br>3E18<br>110100                                                     | 72<br>23<br>BC<br>C20610                                      |                                        | 010001                 | 210014                      |                          | 62 C2 10                                                   |              | C2CC10     | 80<br>505510             | 3E17<br>BC<br>CA4010                                                         | 19<br>DA3810                                              | 7C<br>FE18                     | FA1710<br>210014<br>33<br>39<br>C31710                                                                              |                    | 48<br>78<br>FEFF                                                                                           |
| 1000<br>1000<br>1005                                                         | 00011000<br>2001<br>2001                                      |                                        | 100E                   | 1011                        | 2101                     | 6101                                                       | 20101        | 101        | 1021                     | 1028<br>1028<br>1028                                                         | 102E<br>102F                                              | 1032                           | 1035<br>1038<br>1038<br>1030                                                                                        |                    | 1040<br>1041<br>1042                                                                                       |

F.2.

. . .

| YES, NOW DO COMPLEMENT PATTERNS<br>TEST A: IS (T ZERO?<br>YES, TIME FOR REVERSE SEQUENCE<br>NO, MAKE NEXT PATTERN<br>CY=1 MEANS WRITING 0'S; PATT. OK<br>CY=1 MEANS WRITING 1'S; HAVE TO INC<br>FUT NEW PATTERN IN B<br>& DO NEXT PASS<br>& DO NEXT PASS<br>COMP. PATTERN STARTS WITH BIT 0 = 0<br>COMP. PATTERN STARTS WITH BIT 0 = 0                               | ***<br>*** REVERSE SEQUENCE ***<br>***<br>***<br>***<br>***<br>***<br>***<br>***<br>*** | SNEGATE THE ADDR. INCREMENT<br>THIS COMPLETES THE 16 BIT NEGATION | POINT TO END OF RAM<br>Sclear Wrap Around Offset | READ MEMORY<br>OLD PATTERN THERE?<br>OLD PATTERN THERE?<br>YES, WRITE NEW PATTERN<br>READ IT BACK<br>IS IT RIGHT?<br>IS IT RIGHT?<br>SCLEAR A SO WE CAN TEST<br>IS ADDR XXOOH?<br>MOPE, PROCEED<br>MOPE, PROCEED                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          | ADD THE ADDRESS DECREMENT<br>UNDERFLOM IF CY=0<br>CHECK:<br>ADDRESS STILL VALID?<br>YES, PROCEED<br>WO, WRAP AROUND |
|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------|-------------------------------------------------------------------|--------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------|
| A<br>F<br>H<br>H                                                                                                                                                                                                                                                                                                                                                     | REVERSE SEQUENCE                                                                        | 0 < u < 6                                                         | RAMEND-1<br>0000H                                | RAMBH<br>Hama                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 | H<br>RAMEND-1                                                                                                       |
| DATO<br>A<br>A<br>RVRS<br>A<br>RY1<br>F1L1<br>F1L1<br>F1L1                                                                                                                                                                                                                                                                                                           | NENORY                                                                                  | < ລ< ພິລສ                                                         | х,<br>S,                                         | CC AMER<br>RAME<br>CC AMER<br>LASTR                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           | D<br>NDR<br>RAMBH<br>RL2<br>H,                                                                                      |
| 4.2 A<br>A A A A A A A A A A A A A A A A A A                                                                                                                                                                                                                                                                                                                         |                                                                                         |                                                                   | รีรี                                             | L C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M P C M | AND AND AND AND AND AND AND AND AND AND                                                                             |
| AGE 3<br>AGE 3<br>RX1:<br>DAT0:                                                                                                                                                                                                                                                                                                                                      |                                                                                         | RVRS:                                                             | ÅTL1:                                            | ÅL2:                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          | ČNTR:<br>UNDR:                                                                                                      |
| <b>BOBO MACRO ASSEMBLER, VER</b><br><b>ENRORS = 0 PAGE 3</b><br><b>ENRORS = 0 PAGE 3</b><br><b>1044 CA5410</b><br><b>1044 CA5410</b><br><b>1045 CA5910</b><br><b>1046 CA5910</b><br><b>1046 CA5910</b><br><b>1046 CA5910</b><br><b>1046 CA5910</b><br><b>1054 OGFE DAT0:</b><br><b>1056 C31110</b><br><b>1056 C31110</b><br><b>1056 C31110</b><br><b>1056 C31110</b> |                                                                                         | 74<br>57<br>78<br>78<br>78<br>13<br>0601                          | 21FF17<br>310000                                 | 7E<br>89<br>70<br>70<br>70<br>70<br>80<br>80<br>80<br>80<br>80<br>80<br>80<br>80<br>80<br>80<br>80<br>80<br>80                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | 19<br>028810<br>7C<br>FE14<br>F26810<br>21FF17                                                                      |
| 8080<br>1044<br>1044<br>1048<br>1048<br>1045<br>1055<br>1055<br>1055<br>1055                                                                                                                                                                                                                                                                                         |                                                                                         | 1055<br>1055<br>1055<br>1055<br>1055<br>1055<br>1055              | <b>5901</b><br>F.3.                              | 1069<br>1066<br>1066<br>1066<br>1073<br>1073<br>1078<br>1078                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  | 107E<br>107E<br>1082<br>1083<br>1083                                                                                |

\*\*\*

| 3       |
|---------|
| VER 2   |
| PAGE A  |
| NSSEM   |
| MACRO / |
| 000     |

| ; DEC. WRAP AROUND OFFSET<br>; AND ADD THIS TO H, L FOR NEW ADDR<br>; & CONTINUE | NEW 'OLD PATTERN' IS LAST 'NEW PATT'<br>HOVE INTO A FOR MANIPULATION<br>LAST PATTERN FOR MANIPULATION<br>SLAST PATTERN FOR MANIPULATION<br>S'VES, NOM HAVE TO WRITE ZEROES<br>NO, IS A ZERO?<br>NO, IS A ZERO?<br>SNO, IS A ZERO?<br>SYES, DONE ALL BIT PATTERNS, THIS SEQ<br>NO, IS A ZERO?<br>S'VC IS MEW PATTERN IN B<br>S'VC O MEANS HAVE TO ADD 1<br>SPUT NEW PATTERN IN B<br>SOO NEXT PASS | B, OFEH ;COMP. PATT., BIT 0 = 0<br>RTL1 ;D0 NEXT 8 PASSES = ***<br>******************************** | <pre>;NEGATE THE ADDR. INCREMENT<br/>;NOW (H,L)= -(D,E)<br/>;SHIFT LEFT FOR NEXT BIT<br/>;SHIFT LEFT FOR NEXT BIT<br/>;SHIFT LEFT FOR NEXT BIT<br/>;NOW CHECK:<br/>is addr. inc. too big?<br/>is addr. inc. too big?<br/>is addr. inc. too big?<br/>;YES, WE ARE DONE!!!!!!!!!!!</pre>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  | POINT TO GOOD MEMORY MSG<br>PRINT IT<br>FIX STACK POINTER<br>STOP |
|----------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------------------------------|
| SP<br>SP<br>RL2<br>Pass (bit Pattern) *****                                      | ∞∞ ≺                                                                                                                                                                                                                                                                                                                                                                                             | OFEH                                                                                                | MOV A, D<br>GMA H, A<br>MOV H, A<br>MOV H, E<br>CMA H, E<br>MOV L,<br>MOV K, A<br>MOV A, E<br>MOV A, A<br>MOV A | MEMOK<br>1800H                                                    |
| SP<br>SP<br>RL2<br>A PASS (                                                      | C,<br>A<br>DATRO<br>DATRO<br>A<br>NXTAD<br>RX2<br>B<br>B<br>C<br>TL1                                                                                                                                                                                                                                                                                                                             | B,<br>RTL1<br>ADV/                                                                                  | А,<br>А,<br>В,<br>В,<br>В,<br>С<br>I<br>С<br>I<br>С<br>I<br>С<br>I<br>С<br>I<br>С<br>И<br>С<br>И<br>С<br>И<br>С<br>И<br>С<br>И                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          | H,<br>PRINT<br>SP,                                                |
| UNP<br>DONE<br>DONE                                                              | MAC CPUC                                                                                                                                                                                                                                                                                                                                                                                         | -du<br>AH5                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         | HC HC                                                             |
| *<br>*<br>*                                                                      | . KASTR:<br>. RV2:                                                                                                                                                                                                                                                                                                                                                                               | DATRO                                                                                               | IXTAD:                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                                                                   |
| 38<br>39<br>C36810                                                               | 48<br>78<br>FEFF<br>64410<br>A7<br>A7<br>CAA910<br>87<br>BAA010<br>87<br>BAA010<br>87<br>C36210<br>C36210                                                                                                                                                                                                                                                                                        | 06FE<br>C36210                                                                                      | 78<br>267<br>67<br>67<br>68<br>29<br>29<br>23<br>29<br>78<br>78<br>78<br>78<br>78<br>78<br>78                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           | 21FD10<br>C3D910<br>310018<br>76                                  |
| 1088<br>1080<br>1080                                                             | 1090<br>1092<br>1094<br>1094<br>1096<br>1096<br>1040                                                                                                                                                                                                                                                                                                                                             | 1046<br>1046                                                                                        | 6001<br>10000<br>10001<br>10001<br>10001<br>10001<br>10001<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10003<br>10000000<br>100000<br>100000<br>100000<br>100000000                                                                                                                                                                                                                                                                                                                                                                                               | 1088<br>1088<br>1086<br>10C1                                      |

----

. . ....

. .

• • •

8080 MACRO ASSEMBLER, VER 2.4 ERRORS = 0 PAGE 5

STORAGE FOR H & L ON ERROR STORAGE FOR BAD MEMORY CONTENTS STORAGE FOR EXPECTED MEMORY CONTENTS CONSOLE TERMINAL PORT MEMORY MAPPED ADDR. STORE BAD MEMORY CONTENTS AND NOW... STORE THE EXPECTED CONTENTS STORE BAD MEMORY CONTENTS PRINT STRING POINTED TO BY HL ON CONSOLE DB ODH, OAH, '?RAM ERROR', ODH, OAH, OOH ;ERROR MESSAGE READ A CHAR FROM MEMORY TEST IT WE'RE DONE IF ZERO WEAD STATUS TRANSMIT BUFFER EMPTY? RANSMIT BUFFER EMPTY? TRANSMIT BUFFER EMPTY? GET CHAR AGAIN FOINT TO MEXT CHAR WRITE THIS CHAR WRITE THIS CHAR DB ODH, OAH, 'RAM PASSED! ', ODH, OAH, OOH ERROR DETECTED ENSGR U PORT EQU 3C2CH A, EXPCT RAMERR MERR PRINT SUBRT: A, EXPCT HLERR MERR MOV A, M ORA A JZ EXIT LDA PORT+1 ANI 04H JZ TEST MOV A, M Ŧ, MOV A, M INX H STA PORT JMP PRINT RAMERR: 0 000 8888 STA MOV STA STA STA STA STA LXI END RAMERR: 00003152 EMSGR: 41402045 EMSGR: 52524152 000000 0005241 MEMOK: 40205041 535345041 535345444 21000000 RAMEC: PRINT: ĤLERR: MERR: EXPCT: ; RAMEB: TEST: NO PROGRAM ERRORS 321011 630310 320511 78 321011 2220011 216610 320F11 79 CABE10 3A2D3C E604 CADE10 23 322C3C C3D910 888 22 ليا 10C2 10C5 10C5 10C5 1000 1000 3020 10EE 10F2 10FA 10FA 110F 1105 1105 1100 1105 1110

F.5.

.

**8080 MACRO ASSEMBLER, VER 2.4** Errors = 0 page 6

ŀ

44

SYMBOL TABLE

|   | 5 |
|---|---|
|   | ¢ |
|   | è |
|   | 1 |
|   |   |
|   |   |
|   |   |
|   |   |
| > |   |
|   |   |
|   | 4 |

. ...

. بەر

| <                          | 0007   | -     | 0000 | C      | 1000  |       |
|----------------------------|--------|-------|------|--------|-------|-------|
| CNTF                       | 102E   | CNTR  | 107E | ) c    |       |       |
| DATRO                      | 10A4   | L     | 0003 | FMSCR  | 1055  |       |
| EXPCT                      | 1110   | FTL1  | 1011 | FTLOO  | 1005  |       |
| HLERR                      | 1100   | -     | 0005 | LASTF  | 10401 | ASTR  |
| I                          | 0006   | MEMOK | 10FD | MERR   | 110F  | NXTAD |
| S<br>S<br>S<br>S<br>S<br>S | 1038   | PORT  | 3C2C | PRINT  | 1000  | 130   |
| RAMBE                      | 1400   | RAMBH | 0014 | RAMFR  |       | DAMEN |
| RAMEH                      | 0018   | RAMEN | 1800 | RAMFR  | 1002  |       |
| RAHTS                      | 1000 * | RL2   | 1068 | RI OOP | 1017  |       |
| RTLI                       | 1062   | RVRS  | 1059 | RX1    | 10501 | 12120 |
| SP                         | 9000   | TEST  | TODE | UNDR   | 1088  |       |
|                            |        |       |      |        |       |       |

1008 1054 1054 1054 1080 1080 1080 1080 1080 1080 1080

F.6.

1

ته الم

\*

#### APPENDIX G

The following is a list of the micro-operations determined for the 8080 CPU based on the clock cycle by clock cycle breakdown of each instruction <4 , pp. 2-16 to 2-20) and the CPU functional block diagram <4 , p. 2-2).

Key:

| rð   | Any 8-bit register of the register array       |
|------|------------------------------------------------|
| r16  | Any 16-bit register pair of the register array |
| ACT  | Accumulator Latch                              |
| A    | Accumulator                                    |
| CY   | Carry flag                                     |
| TAP  | Temp. register                                 |
| Dhus | 8-bit data bus                                 |
| Abus | 16-bit address bus                             |

#### 8080 Micro-operations:

| 1) $r16 = Abus$<br>2) $r16a + 1 = r16b$<br>3) $Dbus = THP and IR$<br>4) $r8 = THP$<br>5) $A = THP$<br>6) $THP = r8$<br>7) $THP = A$<br>8) $Dbus = r8$<br>9) $Dbus = A$<br>10) $Dbus = THP$<br>11) $THP = Dbus$<br>12) $A = Dbus$<br>13) $r8 = Dbus$<br>14) $(HL) = (DE)$ [XCHG]<br>15) $r16a = r16b$<br>16) $A = ACT$<br>17) $r8 = ACT$ |              |
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------|
| 4) $r8 = THP$<br>5) $\lambda = THP$<br>6) $THP = r8$<br>7) $THP = \lambda$<br>8) $Dbus = r8$<br>9) $Dbus = \lambda$<br>10) $Dbus = THP$<br>11) $THP = Dbus$<br>12) $\lambda = Dbus$<br>13) $r8 = Dbus$<br>14) $(HL) = (DE)$ [XCHG]<br>15) $r16a = r16b$<br>16) $\lambda = \lambda CT$<br>17) $r8 = \lambda CT$                          | ſ            |
| 5) $\lambda = TMP$<br>6) $TMP = r8$<br>7) $TMP = \lambda$<br>8) $Dbus = r8$<br>9) $Dbus = \lambda$<br>10) $Dbus = TMP$<br>11) $TMP = Dbus$<br>12) $\lambda = Dbus$<br>13) $r8 = Dbus$<br>14) $(HL) = (DE)$ [XCHG]<br>15) $r16a = r16b$<br>16) $\lambda = \lambda CT$<br>17) $r8 = \lambda CT$                                           |              |
| 6) TMP = $r8$<br>7) TMP = $\lambda$<br>8) Dbus = $r8$<br>9) Dbus = $\lambda$<br>10) Dbus = TMP<br>11) TMP = Dbus<br>12) $\lambda$ = Dbus<br>13) $r8$ = Dbus<br>14) (HL) = (DE) [XCHG]<br>15) $r16a$ = $r16b$<br>16) $\lambda$ = $\lambda CT$<br>17) $r8$ = $\lambda CT$                                                                 |              |
| 7) THP = A<br>8) Dbus = r8<br>9) Dbus = A<br>10) Dbus = THP<br>11) THP = Dbus<br>12) A = Dbus<br>13) r8 = Dbus<br>14) (HL) = (DE) [XCHG]<br>15) r16a = r16b<br>16) A = ACT<br>17) r8 = ACT                                                                                                                                              |              |
| 8) Dbus = r8<br>9) Dbus = A<br>10) Dbus = TMP<br>11) TMP = Dbus<br>12) A = Dbus<br>13) r8 = Dbus<br>14) (HL) = (DE) [XCHG]<br>15) r16a = r16b<br>16) A = ACT<br>17) r8 = ACT                                                                                                                                                            |              |
| 9) Dbus = $\lambda$<br>10) Dbus = TMP<br>11) TMP = Dbus<br>12) $\lambda$ = Dbus<br>13) r8 = Dbus<br>14) (HL) = (DE) [XCHG]<br>15) r16a = r16b<br>16) $\lambda$ = $\lambda$ CT<br>17) r8 = $\lambda$ CT                                                                                                                                  |              |
| 10) Dbus = TMP<br>11) TMP = Dbus<br>12) A = Dbus<br>13) r8 = Dbus<br>14) (HL) = (DE) [XCHG]<br>15) r16a = r16b<br>16) A = ACT<br>17) r8 = ACT                                                                                                                                                                                           |              |
| 11) THP = Dbus<br>12) $A = Dbus$<br>13) r8 = Dbus<br>14) (HL) = (DE) [ICHG]<br>15) r16a = r16b<br>16) $A = ACT$<br>17) r8 = ACT                                                                                                                                                                                                         |              |
| 12) $A = Dbus$<br>13) $r8 = Dbus$<br>14) (HL) = (DE) [XCHG]<br>15) $r16a = r16b$<br>16) $A = ACT$<br>17) $r8 = ACT$                                                                                                                                                                                                                     |              |
| 13) $r8 = Dbus$ 14) (HL) = (DE) [ICHG]         15) $r16a = r16b$ 16) $A = ACT$ 17) $r8 = ACT$                                                                                                                                                                                                                                           |              |
| 14) (HL) = (DE) [ICHG]<br>15) r16a = r16b<br>16) A = ACT<br>17) r8 = ACT                                                                                                                                                                                                                                                                |              |
| 15) r16a = r16b<br>16) A = ACT<br>17) r8 = ACT                                                                                                                                                                                                                                                                                          |              |
| 16) $A = ACT$<br>17) r8 = ACT                                                                                                                                                                                                                                                                                                           |              |
| 17) r = ACT                                                                                                                                                                                                                                                                                                                             |              |
|                                                                                                                                                                                                                                                                                                                                         |              |
|                                                                                                                                                                                                                                                                                                                                         |              |
| 18) ACT + THP = ALU [i.e. ALU OU                                                                                                                                                                                                                                                                                                        | tputs        |
| 19)  ACT + THP + CY = ALU                                                                                                                                                                                                                                                                                                               |              |
| 20)  ACT - THP = ALU                                                                                                                                                                                                                                                                                                                    |              |
| 21) ACT - THP - CY = ALU                                                                                                                                                                                                                                                                                                                |              |
| 22) THP + 1 = ALU                                                                                                                                                                                                                                                                                                                       |              |
| 23)  THP - 1 = Alu                                                                                                                                                                                                                                                                                                                      |              |
| 24) ALU = 18                                                                                                                                                                                                                                                                                                                            |              |
| 25) ALU = $\lambda$                                                                                                                                                                                                                                                                                                                     |              |
| 26) ALU = Dbus                                                                                                                                                                                                                                                                                                                          |              |
| 27) $r16a - 1 = r16b$                                                                                                                                                                                                                                                                                                                   |              |
| 28) DAA = A, flags [decimal adjus                                                                                                                                                                                                                                                                                                       | 1 <b>r</b> 1 |
| 29) ACT AND THP = ALU                                                                                                                                                                                                                                                                                                                   |              |
| 30) ACT OR THP = ALU                                                                                                                                                                                                                                                                                                                    |              |
| 31) ACT XOR THP = ALU                                                                                                                                                                                                                                                                                                                   |              |
| 32) ALU = flags S, Z, P & AC                                                                                                                                                                                                                                                                                                            |              |
| 33)  ALU = CY                                                                                                                                                                                                                                                                                                                           |              |
| 34) CY = ALD                                                                                                                                                                                                                                                                                                                            |              |
| 35)  A = ALU                                                                                                                                                                                                                                                                                                                            |              |

्र क

----

2.00

÷.

| 36) | Rotate Right                      |
|-----|-----------------------------------|
| 37) | Rotate Right through CY           |
| -   | Rotate Left                       |
|     | Rotate Left through CY            |
|     | NOT A =- A                        |
|     | NOT CY = CY                       |
|     | 1 = CY                            |
| 43) |                                   |
|     | 00 = W reg.                       |
|     | Flags = Dbus                      |
|     | Dbus = Plags                      |
|     | Set INTE F/F                      |
|     | Reset INTE F/F                    |
| -   | Halt Mode                         |
| •   | Status: Instruction Fetch         |
| -   | Status: Memory Read               |
| 52) | Status: Memory Write              |
| 53) | Status: Stack Read                |
|     | Status: Stack Write               |
|     | Status: IN Read                   |
|     | Status: OUT write                 |
|     | Status: Interrupt Acknowledge     |
|     | Status: Halt Acknowledge          |
|     | Status: Interrupt Ack. while Halt |
|     | Dbus = r16high and r16low         |
| •   | -                                 |

G.2.

<u>ે.</u>

··· ···

. بر ب<del>و</del>بید. Appendix H

## Checksum Calculation Program

Ľ

ALC: NO.

A Start and a start

-

14c \*

#### APPENDIX H

| 100   | / CHKSUM CALCULATE CHECKSUMS FOR AN OBJECT FILE                                                        |
|-------|--------------------------------------------------------------------------------------------------------|
|       | / IN SEGMENTS OF A DESIRED LENGTH.                                                                     |
|       | / THE SUM IS PORMED USING A MODULO 256 ADD WITH CARRY                                                  |
|       | / OUTS ADDED BACK INTO LSB.                                                                            |
|       | /                                                                                                      |
| 110   | / THE SEGMENT LENGTHS AND DESIRED FINAL CHECKSUN                                                       |
|       | / ARE SELECTED BY THE USER.                                                                            |
| 400   |                                                                                                        |
| 120   | / DAVID HATSLETT MICROPROCESSOR SELF-TEST PROJECT                                                      |
| 400   | /<br>HBX0\$ = "0123456789ABCDEP"                                                                       |
| 500   | DEP PNH4(D\$) = (INSTR(1, HEXO\$, LEFT\$(D\$, 1))-1) *16 +                                             |
| 500   | $\frac{1}{10000000000000000000000000000000000$                                                         |
|       |                                                                                                        |
|       | / RETURN INTEGER VALUE OF 2 DIGIT HER STRING                                                           |
| 1000  | PRINT CHE\$ (10) ; "CHKSUM - VO 1.01" ; CHE\$ (10)                                                     |
| 1010  | PRINT "INPUT FILE"; : INPUT FILS :                                                                     |
|       | IF INSTR(1, FILS, ".") =0 THEN FILS=FILS+".HEX"                                                        |
| 1020  | OPEN "I", #1, PILS                                                                                     |
| 1030  | PRINT "ROM SEGMENT SIZE"; : INPUT RONSSS :                                                             |
|       | IF ROMSSX<3 THEN PRINT "?INVALID SIZE: ":ROMSSX : GOTO 1030                                            |
| 1040  | PRINT "DESIRED PINAL SUM"; : INPUT DSUMN :                                                             |
|       | IP DSUM% <u dsum%="" or="">255 THEN PRINT "?OUT OF RANGE, ENTER 0-255"</u>                             |
|       | GOTO 1040                                                                                              |
| 1050  | HLINES = """ : CSUM' = 0                                                                               |
| 2000  | POR BX = 1 TO RONSSX : GOSUB 10000 :                                                                   |
|       | IF OP% = -1 THEN IF B% = 1 THEN 2100 ELSE 2030                                                         |
| 2005  | ADDRL%=ADDR% : IF B%=1 THEN ADDR1%=ADDR%                                                               |
| 2010  | CSUN%=CSUN% + OP% :                                                                                    |
|       | 2%=CSUN% AND (NOT 255) : CSUM%=CSUN% AND 255:                                                          |
|       | IP Z% THEN CSUM%=CSUM%+1                                                                               |
| 2020  | NEXT HX                                                                                                |
| 2030  | KSUMS=DSUMS-CSUMS :                                                                                    |
| 2040  | IP RSUAACO THEN REGURATION -1                                                                          |
| 2040  | RSUNSERSUNS AND 205<br>Delam Monoch Cha 205 Chongen Martinger Monochardy Carder 18 A                   |
| 2050  | PRINT "CHACKSOA FOR SEGRENT ";RIGHTS("000"+HBX\$(ADDR1%),4);                                           |
|       | "H TO "; HIGHTS ("000"+HEAS (ADDRL%),4);"H IS ";<br>DICHTS ("000-4-15 ("000"+HEAS (ADDRL%),4);"H IS "; |
| 2060  | RIGHT\$ (*0 *+ Hr.XJ (RSUN%) , 2) ;* A*<br>CSUN%=0                                                     |
| 2070  | IF 09%<>-1 THEN 2000                                                                                   |
| 2100  | CLOSE 1 : GOTO 32767                                                                                   |
| 9999  | / **********                                                                                           |
|       | NEAD AN URJECT CODE BYTE FROM HER FILE S                                                               |
|       | KETURN IT IN UPS                                                                                       |
| 10000 | IP HLINESSENH THEN LINE INFUT #1, H\$ : H\$=HID\$(H\$,2) :                                             |
|       | 1P MID\$ (H+, 1, 1) <>":"                                                                              |
|       | THEN 10000 ELSE HEATESX=PNH% (MID# (H\$,2,2)) :                                                        |
|       | ADDES-PNIS (MID4 (HS,4,2)) +256 + PNHS (HID3 (HS,6,2)) :                                               |
|       | FOR=-1 : HEINES-ALDS (HS, 10, 2+HEYTEN) : IF HEYTES-U THEN OPS1: RETURN                                |
| 10010 | OPS=PRHy(HLINUS\$) : OPS=LEPT\$(HLINB\$,2) :                                                           |
|       | HFINK&=WINE (H171NE2 ° 3)                                                                              |
| 10020 | IP POS THEN POST ADDRS#ADDRS+1                                                                         |
|       |                                                                                                        |

H.1.

. .

SAMA SA

. .

and the state

#### Appendix I

#### RADC Microprocessor Self-Test Project

Hardware System Documentation

The self-test system consists of an 8080 CPU, 8228 system controller, 2 8251 serial I/O ports, an 8255 parallel I/O port, 8253 programmable interval timer (with 3 independent timers), 2 8-bit data latches for various control functions, 2K of ROM containing the system monitor, and 4K of RAM. The system employs memory mapped I/O and thus does not use IN or OUT instructions. The system memory map is shown below:

| Address (Hex)                                | Assignment                                                                                  |
|----------------------------------------------|---------------------------------------------------------------------------------------------|
| 0000 - 07FF                                  | ROM (monitor)                                                                               |
| 0800 - 17FF                                  | System RAM                                                                                  |
| 3C2 <b>4</b><br>3C25                         | Down-line load 8251, data port<br>Down-line load 8251, command port                         |
| 3C28                                         | CNTL1: 8-bit latch; see below                                                               |
| 3C2C<br>3C2D                                 | Console 8251, data port<br>Console 8251, command port                                       |
| 3C30                                         | CNTL2: 8-bit latch; see below                                                               |
| 3C38<br>3C39<br>3C3A<br>3C3B                 | 8253 Timer O (interrupt)<br>8253 Timer 1 (timeout)<br>8253 Timer 2 (unused)<br>8253 Control |
| 3C3C<br>3C3D<br>3C3 <b>E</b><br>3C3 <b>F</b> | 8255 Port A<br>8255 Port B<br>8255 Port C<br>8255 Control                                   |

I.1.

The 8253 Timer 0 is used to generate the interrupt that initiates the periodic self-test. This timer should be configured for Mode 0 since the interrupt is generated on the rising edge of Output 0. A RST 3 is executed upon interrupt acknowledge, and control is passed to RAN location OAOOH. Timer 1 is used to generate a hardware timeout; this occurs if the self-test is not initiated or is not completed in its allotted time. Timer 1 should be configured for Mode 0, since its output must go high and stay high for the timeout. This causes the ERR-bar LED to go out (indicating error). Timer 2 is unused and thus available to the user. The Timer 0 and 1 Gate inputs are controlled by the CNTL2 latch (3C3OH); this latch is also responsible for enabling or disabling the hardware timeout (see below). Both Timers 0 and 1 are driven by the processor clock (.89 MHz).

The CNTL1 8-bit latch (IC 22) is responsible for controlling the baud rates of both 8251's; it also controls the console 8251 wraparound (self-test) logic and drives the 'heartbeat' LED. Its bits have the following meanings:

| <u>Bit(s)</u> | Function                                                                                        |
|---------------|-------------------------------------------------------------------------------------------------|
| 0             | Low connects console 8251 to the console terminal;<br>High wraps serial output to serial input. |
| 1-3           | Console 8251 baud rate control (see below).                                                     |
| 4             | Controls the 'heartbeat' LED: low = ON; high = OFF.                                             |
| 5-7           | Down-line load 8251 baud rate control (see below).                                              |

I.2.

ः • 🗿 - • • •

Assuming the 8251's are programmed for 16x operation, the baud rate control is defined as follows:

| Bit: | - | _ | - | console<br>down-line load |
|------|---|---|---|---------------------------|
|      | 0 | 0 | 0 | <br>Do NOT use            |
|      | 0 | Ó | 1 | 19200 baud                |
|      | 0 | 1 | 0 | 9600 baud                 |
|      | 0 | 1 | 1 | 4800 baud                 |
|      | 1 | 0 | 0 | 2400 baud                 |
|      | 1 | 0 | 1 | 1200 baud                 |
|      | 1 | 1 | 0 | 600 baud                  |
|      | 1 | 1 | 1 | 300 baud                  |

The CNTL2 8-bit latch (IC 17) is responsible for controlling the 8255 wraparound self-test logic, the 8253 Counters 0 & 1 gate inputs, and for enabling/disabling the hardware timeout. Its bits have the following functions:

| <u>Bit</u> | Function                                                                             |
|------------|--------------------------------------------------------------------------------------|
| 0          | 8253 Gate O (Timer O)                                                                |
| 1          | 8253 Gate 1 (Timer 1)                                                                |
| 2          | High allows hardware timeout;<br>Low forces the timeout.                             |
| 3          | High disables hardware timeout;<br>Low enables it.                                   |
| 4          | Low enables 8255 Port A wraparound logic;<br>High disables it (& tri-states Port A). |
| 5          | Low sets 8255 Port A wraparound INTO Port A;<br>High sets wraparound OUT OF Port A.  |
| 6          | Low enables 8255 Port C wraparound logic;<br>High disables it (& tri-states Port C). |
| 7          | Low sets 8255 Port C wraperound INTO Port C;<br>High sets wraperound OUT OF Port C.  |

大いの言語の言語

Note that Bit 5 is meaningless if Bit 4 is 1, and Bit 7 is meaningless if Bit 6 is 1.

To enable a hardware timeout (Timer 1), Bits 2 and 3 should be 1 and 0, respectively. To indicate an error (fault detected), Bits 2 and 3 should both be set to 0; this forces a 'timeout' and turns off the ERR-bar LED.

The system's 7-segment display is connected to the 8255's Port B; if Port B is configured as an output, then Port B is used to drive the display. When Port B is configured as an input, Port A or Port C may be used to drive the display via the wraparound logic. Note that low bits light segments, while high bits turn segments off.



\_\_\_\_ r

