


AD-A114 029 ROYAL AIRCRAFT ESTABLISHMENT FARNBOROUGH (ENGLAND) F/6 9/2  
AN IMPLEMENTATION OF MIL-STD-1750 AIRBORNE COMPUTER INSTRUCTION--ETC(U)  
MAY 81 S J SHRIMPTON

UNCLASSIFIED RAE-FS-403

DRIC-BR-80502

NL

1-2  
1-2  
1-2



**AD A114029**

ROYAL AIRCRAFT ESTABLISHMENT

Technical Memorandum FS 403

Received for printing 1 May 1981

AN IMPLEMENTATION OF MIL-STD-1750 AIRBORNE COMPUTER  
INSTRUCTION SET ARCHITECTURE

by

S. J. Shrimpton

SUMMARY

This Memorandum describes the design of a processor implementing the Mil-Std-1750 Airborne Computer Instruction Set Architecture, using Advanced Micro Devices 2901 bit-slice microprocessor devices. The aspects of the hardware design and microcode specific to Mil-Std-1750 are discussed and reviewed in the light of the experience gained. A full listing of the AMD 'AMDASM' micro assembler definition file and microcode source text is included, together with full hardware documentation.



Copyright  
©  
Controller HMSO London  
1981

- 1 -

Accession For	
NTIS	GRA&I
DTIC TAB	<input checked="" type="checkbox"/>
Unannounced	<input type="checkbox"/>
Justification	
By _____	
Distribution/ _____	
Availability Codes _____	
Dist	Avail and/or Special
A	

LIST OF CONTENTS

	<u>Page</u>
1      INTRODUCTION	3
1.1    The Mil-Std-1750 standardisation exercise	3
1.2    RAE/FS5 implementation programme	3
1.3    Current status	4
2      SYSTEM DESIGN PHILOSOPHY	4
2.1    Hardware design	4
2.2    Microcode word definition	8
2.3    Firmware design	8
3      DESIGN REVIEW	9
3.1    Instruction decode features	9
3.2    Arithmetic operations	10
3.3    Microcode word formatting	11
3.4    Interrupt system	11
4      CONCLUDING REMARKS	12
Appendix A Central processor hardware description	13
Appendix B Hardware/microcode interface definition	29
Appendix C AMD 'AMDASM' definition file	37
Appendix D Microcode source text	45
References	120
Illustrations	Figures 1-29
Report documentation page	inside back cover

COPYRIGHT

## INTRODUCTION

### 1.1 The Mil-Std-1750 standardisation exercise

Mil-Std-1750, the current version of which is Mil-Std-1750A<sup>1</sup>, is an Airborne Computer Instruction Set Architecture standard published by USAF and intended to be applicable to all avionics applications with a few exceptions. Recognised examples of such exceptions are those cases where a very specialised architecture is required such as, for example, in signal processing, and those cases where a single chip microprocessor can fulfil the computing requirement. The need for computer standardisation is well established and need not be set out here.

The approach to standardisation implied by Mil-Std-1750 carries with it several advantages in that it is an instruction set standard rather than a computer standard. This makes it technology independent since it may be implemented using currently available devices to performance specifications defined by the project. The instruction set itself is not proprietary to any private company, being freely available for general use and is thus vendor independent.

The approach taken by USAF in publishing 1750 seems to be similarly enlightened in that the participation of all defence contractors has been actively sought and a mechanism in the form of a User Group has been established to enable input from these companies to materially effect the development of Mil-Std-1750. Indeed, changes to Mil-Std-1750 put forward by participants in the User Group and accepted by the group in a democratic manner have been agreed by the USAF Instruction Set Architecture Control Board and represent the differences between the original 1750 and 1750A.

RAE together with British Industry have been invited to participate in the User Group and RAE has also been invited to sit on the USAF Control Board. This participation is described in an RAE Technical Memorandum<sup>2</sup> which discussed the potential impact 1750 could have on domestic standardisation policies. It is also felt that 1750 represents a useful starting point for standardisation debates in NATO and ASCC.

### 1.2 RAE/FSS implementation programme

The practical work on implementing 1750, described in this Memorandum, has been undertaken by RAE in view of the importance of 1750 both as a standard for possible adoption in the UK and also because of its relevance to British Avionic Companies wishing to bid into the American defence market. The objectives of RAE's work can be summarised as follows:

(i) To gain an appreciation of the features of 1750 from the point of view of implementation and thus to establish a base of specific expertise which will make subsequent implementation by private industry a lower risk enterprise.

(ii) To investigate the areas of computer architecture that remain undefined by 1750, such as internal bus structures and input/output mechanisms, and to assess the relevance of such features in standardisation policy.

(iii) To investigate airborne computer architecture in general and look towards the development of advanced system architectures and bus systems for application to more distant projects.

(iv) To gain general experience in microprogrammed systems and assess their applicability within the wider avionic system to fulfil such intelligent functions as, for example, Mil-Std-1553B data bus control.

This Memorandum describes the development of what is hopefully the first in a range of Mil-Std-1750 computers and which is referred to as the Mk 1 processor. This processor is constructed using AMD 2900 series bit-slice devices<sup>3</sup> and exists at present in the form of a development rig constructed around a 'System 29'<sup>4</sup> development system marketed by Advanced Micro Computers specifically for microprogram development. This is referred to as the Mk 1A rig.

### 1.3 Current status

The publication of this Memorandum has been unavoidably delayed by circumstances beyond the control of the author who has since left RAE. The continued monitoring of Mil-Std-1750A has led to the development of a single-card Mk 2 processor with considerable enhancement to the Mk 1A design described herein. This work will be reported in due course by Mr D.K. Marshall, Flight Systems Division 5.

## 2 SYSTEM DESIGN PHILOSOPHY

### 2.1 Hardware design

The design of an efficient mechanism for implementing an instruction set such as 1750 is almost certain to be an iterative process, starting with the design of a system based on an 'Educated Guess' as to the necessary hardware facilities. Having defined a starting point in terms of hardware and microcode field definitions, the exercise would proceed with the writing of some of the critical areas of microcode, such as the machine instruction fetch cycle and the more commonly used machine instruction implementation sequences. This would result in an understanding of where inadequacies are present and where the hardware design needed to be modified to enable the performance goals to be reached.

In the case of the implementation described in this document however, it was felt that the achievement of a successful, although perhaps inefficient, implementation at an early date was highly desirable in order to provide a facility for the testing of software written for 1750.

In view of this, it was decided to proceed with construction of the hardware and commissioning of a laboratory rig at an early stage and also develop microcode to a full 1750 implementation. Both of these phases of the project represent considerable effort although the use of the 'System 29' development system greatly reduced the manpower investment in the microcode development. For example, at the present time microcode exists to implement all but the double precision and floating point sections of the instruction set. The manpower investment to write this code, implementing actually about 60% of the instruction set, was probably little more than two man months.

The rest of this section will discuss the decisions that were made during the design of the system. The next section will critically examine the design in the light

of further experience, particularly after writing microcode, and identify areas of possible improvement.

At an early stage in the design of the system, decisions were necessary regarding which of the defined 1750 operations would be implemented mainly in microcode and which in hardware. In order to reduce the hardware development time it was decided that the system functions would be implemented mainly by microcode operating in hardware designed to be as versatile as possible. This was felt to be a wise decision in view of the partially undefined state of 1750 at that time. For example, no dedicated floating point hardware was designed into the system, a coded approach being preferred in view of the particular uncertainty of floating point format. For similar reasons, the input/output (I/O) instructions were all code implemented including the interpretation by the machine of the I/O command.

On the other hand, it was decided that it would be impractical for the majority of instructions to implement the selection of registers by code. Dedicated logic was therefore included to unpack the appropriate fields from the instruction register and present them to the 2901 array to address the registers. Also, for efficiency reasons, it was decided to include a mapping PROM to decode the basic 8-bit 1750 opcode and generate a microcode start address. Such an approach combines both versatility and speed.

The handling of opcode extensions (including the I/O command) represented a slight problem since the mapping PROM would have to have been unacceptably deep to accommodate them and the uncertainty in the definition of the I/O command made dedicated logic undesirable. Eventually, the problem was resolved in a way which resulted in reduced performance in these areas of the instruction set but maintained versatility. The method was to use the 'OR' inputs of the 2909 microprogram sequencer to modify a jump address according to a 4-bit field taken from the same unpack logic that selects registers. It was therefore possible to select either of the two defined opcode extension fields of the instruction and also, by shifting and loading of the I/O command into the instruction register to select any of its 4-bit fields.

Turning now to the arithmetic facilities of the machine, it was decided to implement the 16 defined registers in 1750 as the 16 registers internal to the 2901. This meant that register to register operations could be carried out in one micro-instruction. It also meant that those instructions involving a derived operand and a register, with the result to be left in a register, could be accommodated in one cycle provided the derived operand was available at the 'D' input to the 2901.

The need for additional registers was recognised early in the design to fulfill such functions as holding derived operands and providing microcode working space for complex operations. An array of four 29705 16 × 4 register file devices was therefore included which provided ample space for such purposes. These are referred to as external registers and numbered ERO to ER15. The registers internal to the 2901 chips are referred to as internal registers and are numbered IRO to IR15.

The availability now of spare registers prompted the placing of the machine instruction counter in the external register file as ERO. Also, ER1 and ER2 were

allocated to holding the first and second words of the current machine instruction, ER3 was allocated as the fault register and ER4 was specified as a 'State' register holding bits available only to the microcode and indicating various hardware conditions. ER5, 6 and 7 were specified as holding the first, second and third word respectively of a one, two or three word derived operand. ER8, 9, 10 and 11 were designated as microprogram work space and ER15 was designated for use as a holding register for the interrupt mask.

The bus structure within the Central Processor came about as a result of the desirability of being able to take data from a register within the external file, operate on it within the arithmetic logic unit (ALU) and return it to the same register. This function enables an operation between a 1750 register and a derived operand with the result left in the derived operand, to be carried out in one micro-instruction. Two buses were therefore defined: the A-bus and the D-bus. Only the external register file can drive the A-bus which is used to carry the address when accessing a memory-like device external to the CPU. The D-bus can be driven by a number of devices including the external register file, the 2901 array and the memory data register and is used to carry data when accessing a device on the memory bus.

This brings us to a discussion of the memory/IO bus itself which was specified as a standard interface between the 1750 processor and the rest of the computer system. It was recognised that the 1750 processor should be a versatile device for inclusion within a larger processing system, involving perhaps, other processors, memory systems and intelligent I/O controllers. It was felt, however that it would be inappropriate to choose a multiplex, multi-source, multi-sink parallel bus as the basic interface to the 1750 processor. It was felt that such an approach would make the processor both complicated and inflexible.

Rather, a bus was specified with separate address and data lines, with a simple handshake protocol intended for the exclusive use of the processor. Such a bus, it was felt, would act as a standard interface allowing processor development to go ahead in the absence of any definite multiplex bus policy, whilst leaving the way clear for the processor to be coupled to a multiplex bus via a specialised linker unit.

The memory for the processor was defined with multiple access ports, each conforming to the specification of the processor bus and prioritised by hardware within the memory. This gave another mechanism by which multiple processors could be linked, via common memory block.

When considering the implementation of the status register defined within 1750, it was felt that the AMD 2904, while not ideal for the job, did handle the shift linkage of the ALU neatly and offered the usual benefits of large-scale integration (LSI). Both the 4-bit micro-status register and the 4-bit machine status register are loadable from the D-bus, each other and the 2901 status outputs. Some logic was included on the 2901 outputs to provide the carry, negative, positive and zero status bits defined within 1750. Additional micro-status bits (*viz* most sig byte = 0, least sig byte = 0, overflow and carry) are held within an auxilliary micro-status register. The carry-in multiplexer

within the 2904 is used to select the carry input to the 2901 array. The signals logic 0, logic 1, aux, carry, machine carry and micro carry are available for selection.

The outputs of the auxiliary status register and the output of the test condition multiplexer within the 2904 are available as test conditions for the microprogram sequencer.

The rest of the bits of the status register defined in 1750 are implemented by three AM 2918 devices which are loadable from and may drive onto the D-bus.

Other devices which may drive the D-bus are the fault flag register, the data insertion driver which allows constants from microcode to be inserted as data, the status registers within the machine and micro-interrupt units and the mask registers within the same units.

The interrupt system is arranged on two levels, the micro-interrupt system and the machine interrupt system. When a micro-interrupt is generated, a test condition available to the microprogram sequencer is taken low. This can be tested at a suitable point within the microcode and a conditional jump to a service sequence executed. The micro-interrupts produce a vector that is used as the next microprogram address in a jump vector operation. A vector jump is thus used in the microprogram to go to the appropriate microprogram sequence for each micro-interrupt. At present, micro-interrupts are allocated as follows:

- Level 0 Spare
- Level 1 Machine Interrupt Request (lowest priority group)
- Level 2 Machine Interrupt Request (highest priority group)
- Level 3 Fault Flag Interrupt
- Level 4 Spare
- Level 5 CPU Control Panel Service Request
- Level 6 Spare
- Level 7 Spare.

It can thus be seen that the machine interrupts are divided into two groups each of which provide a micro-interrupt. The 16 machine interrupts are implemented by two 2914 devices, each handling a group of 8. The vectors from these units are available to drive onto the D-bus so that the different actions for each are implemented by firmware rather than hardware. This decision was made because the action for each of the machine interrupts is the same, with the exception of the address at which the present status is stored and the address from which the new status is fetched. It would thus have been extravagant in code to have hardware vectoring to a different sequence in each case.

An additional hardware vectoring mechanism is provided to differentiate between CPU control panel service requests from the 12 push buttons.

The fault interrupt is the OR of all the bits in the fault flag register and enables a code routine to set the appropriate bit in the fault register (ER3) and generate a machine interrupt at the level defined for machine error. Because the fault register is firmware maintained, faults can be set by the microcode which do not involve the fault micro-interrupt.

To generate machine interrupts internally, there is a facility for the data on the D-bus to drive the machine interrupt inputs via an open collector 'Machine Interrupt Bus'.

## 2.2 Microcode word definition

The microcode word length was chosen as 64 bits which was the longest that could be accommodated using the writable control store that was available. The fields within the word are described in detail in Appendix B and it can be seen that there is considerable sharing of bits between fields. In Appendix B there is a qualifying condition specified for each field interpretation for a group of bits. The qualifying condition must be true before the field contents will have the effects described, thus enabling the bit positions to be shared. For example, the data insertion field is shared with the branch address field and thus a jump to the branch address cannot be carried out at the same time as an arithmetic operation involving the use of a constant from microcode (unless the constant happens to be the same as the branch address, which is very unlikely).

The decisions as to which fields share bits are perhaps some of the most important that have to be made, since the speed of the code is very dependent on which operations can be done in parallel. In the processor described here, no iterations in design were performed in this respect. In other words, experience in writing sections of code was not used to redesign the formatting of the microcode word. As a result, there are a number of fairly glaring deficiencies which give rise to longer code than might perhaps be obtainable with reformatting. It is perhaps doubtful however, if much improvement can be obtained without redesigning parts of the hardware to make control fields shorter or increasing the length of the microcode word. This will be discussed more fully in section 3.

## 2.3 Firmware design

The aims in writing the firmware (used in this Memorandum to mean microcode) were both to achieve minimum depth (total number of micro-instructions) and minimum number of micro-instructions per machine instruction. The second of these criteria is clearly the most important as far as performance is concerned and the first is important to reduce chip count. In addition, it was thought to be important to make the firmware as structured as possible, in order to make it readily understandable and easily changeable. It should be realised however, that along with these requirements came the constraints imposed by limited programmer resources and the desire for early operation of the system.

Once the hardware has been designed, the microprogrammer is working within constraints. Any deficiencies in the design may cause gross inefficiency in the final complete product in spite of the efforts of the microprogrammer. In the hardware described here there turned out to be a number of defects, but programming technique was still important to achieve the best possible performance within the hardware constraints.

One technique that the microprogrammer has at his disposal is the use of subroutines. These are instrumental, as in machine code, in reducing depth of code and programmer time. The 2909 microprogram sequencer does not allow nesting to greater than four deep which is a definite constraint on the use of subroutines. Also, the subroutine

call may involve an additional micro-instruction if the call cannot be paralleled with another essential operation. In a sequence involving a small number of micro-instructions the extra one has a significant effect on performance.

Each case must therefore be considered on its merits, taking into account such factors as how much code can be saved, the time penalty involved by the call in the particular instruction and the weighting of that instruction in the mix used to calculate performance. In no way, for example, would one consider putting a subroutine call in an instruction fetch sequence if that call resulted in an additional micro-instruction.

In the 1750 processor the whole of the instruction implementation routines formed a single subroutine. This had the advantage that conditional return statements could be used extensively which did not require the use of the branch address field in the micro-instruction, thus freeing it for use by other fields. Also, the implementation subroutine (execute, as it is called) could be called either from the running state of the machine, or from the halted state via the control panel initiated 'Single Step' function.

The other area in which subroutines were used extensively is the operand fetch sections of the code. Here there was a very distinct advantage since these operations are common to so many instruction implementation sequences.

Turning to structuring, it may be said that to some extent the microcode has intrinsic structure since the route will always be from instruction fetch to one of the instruction execute routines, then back to fetch with perhaps a branch to an interrupt service sequence. The code for the 1750 Mk 1A processor divides naturally into two parts, the instruction implementation sequences and the machine service functions. The machine service functions comprise those functions concerned with the basic machine cycle such as instruction fetch, interrupt service, control panel service, stop, start, single step, etc. The implementation sequences, on the other hand comprise those areas of code that are specific to the implementation of each instruction. A third group perhaps may be defined as the operand fetch routines, although these are called only from the implementation sequences.

### 3 DESIGN REVIEW

#### 3.1 Instruction decode features

On the whole it is felt that the method of decoding machine level instructions chosen, has worked fairly well and has resulted in a reasonably quick instruction decode. Of course, the method used to accommodate opcode extensions results in an extra two micro-instructions which reduces the speed of these machine instructions. It is mainly base relative indexed and immediate operand instructions that fall into this group and if higher performance for these were required, additional hardware would need to be added to accomplish the decode in a more efficient manner.

The most blatant example of inefficient decoding in the system is clearly the I/O operation commands, where each 4-bit field in the 16-bit command has to be handled separately. Clearly some additional thought is needed to tidy up this situation now that the I/O commands are standardised.

Other parts of the instruction that require handling are the register select fields, the bit select fields, the shift place number fields and the relative branch addresses. These will now be discussed.

On the whole, the register select method was successful although it would have been useful to be able to address all of the registers directly from microcode rather than just the bottom three. In particular it was often required that the stack pointer (R15) be addressed directly from microcode and it was necessary to load the appropriate bit pattern into the instruction register each time this was required. Often it was then necessary to reload the instruction, the whole procedure requiring two extra micro-instructions.

The decoding of the bit position indicator field for single bit operations was particularly inefficient since it required the generation of a bit mask from the 4-bit field. This was done by loading the field into a register, then shifting a mask and decrementing the value of the field until zero was reached. An obvious improvement would be to add a hardware 4 to 16 decoder which would enable this operation to be performed in one micro-instruction.

In order to accomplish multiple shifts using the 4-bit shift place number field, it was necessary to load the field into a register and carry out a shift and decrement sequence, each operation taking two micro-instructions. If the architecture had allowed the loading of the counter in the micro-sequence section from the D-bus, the shift and decrement operation could have been accomplished in one micro-instruction. A further improvement might be to include a multiple shifter programmable from a 4-bit field.

Some difficulty was experienced in sign extending the 8-bit relative address in branch instructions and this turned out to be rather inefficient; some further hardware might make an improvement.

### 3.2 Arithmetic operations

The single precision Add and Subtract functions were quite straightforward to implement but Multiply involved two micro-instructions for each shift and Add operation. This was because an extra micro-instruction was required to test the least significant bit (LSB). The amount of logic required to carry out the conditional shift or shift and add dependent on the value of the LSB would be quite small, requiring simply an ALU function defined in the appropriate field of the microcode word that would cause the 2901 function control to be dependent on the LSB in the correct way. Similarly logic could be included to reduce the number of micro-instructions required on each cycle of the divide routine.

The AM 2903 presents an attractive way of achieving these aims while also introducing some further useful features such as dual input ports. This latter feature would enable the internal bus system to be configured somewhat differently to enable operations to be performed between two external registers directly. This, in effect gives the external registers the same status as those internal to the bit-slice chip. This would save such time consuming adjustments as placing words from scratch registers temporarily in internal registers in order to use the ALU shifter.

The setting of the status bits and the determination of overflow status required extra micro-instructions in the case of double length operations. Again some micro-programmable hardware to determine how the lines from the ALU generate the status bits would possibly solve the problem.

Although at the present time, the double precision and floating point operations in 1750 have not been implemented, it is apparent that the code to carry them out will be long. This is because of the need to handle the two halves of the operands separately. In the case of the floating point operands, the exponent will need to be masked off and treated separately. The extended precision floating point will require the mantissa to be split into three, and each section, plus the exponent, handled separately. Clearly to make these operations fast, dedicated floating point hardware is required although some improvement would be apparent if the ALU were extended to 32-bits.

### 3.3 Microcode word formatting

As stated, the choice of a microcode word length of 64 bits was dictated initially by the width of the writable control store available, and it was soon discovered that considerable sharing of bit fields within the word would have to take place in order to accommodate all the control fields required. The problems that subsequently arose were mainly because of the necessity to share various status register control fields (required by the 2904) with the condition select field and the branch address field. This resulted in extra micro-instructions in many places throughout the code. The problem was further compounded by the necessity to share the same field with the data insertion field. This meant that one could not do arithmetic operations with a constant from code at the same time as a branch instruction involving a pipeline address. Neither was it possible to control the status register and shift linkage when the data insertion field was used.

The sharing of the branch address with the 2904 control field also meant that the condition multiplexer within the 2904 could not be used to select the condition for a conditional branch involving a pipeline address. Conditional return and conditional test end-of-loop operations, defined by the 29811 could, however, be carried out. This state of affairs led to the use of the auxiliary status register bits to determine many conditional branches.

This problem can only really be overcome either by simplifying the status register control, perhaps not using the 2904, or by increasing the width of the microcode word. Perhaps the 2904 is not very suitable for the implementation of the 1750 status register.

### 3.4 Interrupt system

The machine interrupt system, being implemented using 2914 has several shortcomings that have arisen as a result of changes to the 1750 standard due to User Group activity.

The first is the need to be able to load and read the pending interrupt register. Originally, the interrupt lines were connected directly to the 2914 interrupt inputs. However when the requirement to load from code arose, an open collector bus was added at these inputs which could be driven either from devices requesting interrupts or from the D-bus via open collector buffers which would be enabled when a particular bit in the auxiliary clock field was set.

There is no clear way of reading the pending interrupt register from software and this currently remains unimplemented.

Another problem arose because of the requirement not to be able to disable the power down interrupt. 2914 provides interrupt disable facilities but these could not be used since they disable all interrupts. Instead, a dummy interrupt mask was loaded which masked all but power down, the real interrupt mask being stored in one of the 29705 registers. It was necessary therefore, in all instructions referencing the interrupt mask, and in the servicing of interrupts, to test whether the machine was in the enabled or disabled state before carrying out changes to the interrupt mask.

The interrupt system thus became more complicated both in terms of hardware and microcode and the use of the 2914 in the circuit should, perhaps now be questioned.

#### 4 CONCLUDING REMARKS

On the whole it is felt that the work described here has achieved what was planned, that is, to arrive at a working 1750 processor and gain experience on the way. The comments made in section 3 indicate how the use of the various bit slice devices and support chips in the 2900 series has led to a greater understanding of their capabilities and most suitable areas of application.

Of course, bit slice technology is a developing field and new devices are constantly appearing in manufacturers' literature. It is felt that great benefit would accrue from undertaking a complete redesign of the system in the light of experience and making use of the latest developments.

For example, the comments regarding AM 2903, made in the previous section make this a likely contender for inclusion in the design. Also the use of PLA devices to implement some of the MSI logic should be considered along with the use of higher density PROMs for the storage of microcode.

Clearly this represents a major piece of development, a simpler task is the re-partitioning of the present hardware onto perhaps 5U circuit boards to form a self-contained unit, independent of the System 29 Development Rig. It is hoped that this will be carried out in the near future.

## Appendix A

### CENTRAL PROCESSOR HARDWARE DESCRIPTION

#### A.1 General description

The Mil-Std-1750 Mk 1A processor occupies two System 29 prototyping boards which slot into the 'User Prototype' area of the System 29 development system.

The two prototype boards are designated CPU board 1 and CPU board 2. CPU board 1 contains the arithmetic unit and general registers, the memory and I/O control logic, the interrupt system and the CPU control box push button implementation logic.

CPU board 2 contains the computer control unit that is responsible for providing during each micro-cycle, the microcode word whose individual bits control all the other sections of the processor. The computer control unit incorporates a microcode sequencer that provides, on each micro-instruction a 12-bit address which is applied to the microcode PROM to derive the 64-bit wide micro-instruction. On CPU board 2 is accommodated 2K words of RAM, 64-bits wide, but the micro-address is available at a connector on this board so that additional PROM or WCS may be connected and control the machine. This facility may be used either to extend the facilities of the machine by writing additional code or during development of the basic 1750 implementation code.

The Mk 1A rig actually uses an AMD writable control store for this purpose, the microcode word passing through an additional board, the pipeline board, before driving onto the micro-instruction bus.

In addition to the micro-sequencer and PROM, CPU board 2 also contains some driver and latches which interface with the CPU control box.

#### A.2 Central processor board 1

##### A.2.1 Arithmetic section

###### A.2.1.1 Bus structure

The arithmetic section is built around a two bus architecture, one being used as the address bus in memory operations and the other being used to carry data. Within the CPU these buses will be referred to as the A-bus and D-bus respectively. Many of the ICs within the CPU can supply data onto the D-bus but only the AM 29705 register file can supply data onto the A-bus, this device being permanently enabled onto this bus.

The control of the D-bus is vested in a 4-bit field in the microcode word which may have 16 possible bit patterns. Each of these patterns causes a particular part of the system to have its output enabled, and thus supply data onto the D-bus. The 4-bit field is decoded on each CPU board and causes an output enable line to the selected part of the system to become active (low) if that part is to supply data. The D-bus runs between boards on the system motherboard and, in order to preserve signal integrity, transceivers are provided (74LS245) at the interface between the section of D-bus on each board and on the motherboard. The 74LS245 has two control lines: pin 1, the direction control determines the direction in which the transceiver will operate; pin 19, the

enable line determines whether the buffers within the transceiver are enabled at all. In the Mk 1A rig, the enable lines of all transceivers are driven via an inverter from the bus control field decoder and are inactive (high) when the bus control field in the micro-code word contains all zeros. The direction line of the transceivers are driven from Nand gates on each board that have as inputs the enable lines to all ICs on that board that are capable of driving the bus. This means that when any IC on a particular board is enabled onto the D-bus, the transceiver on that board will have its direction line held so that it conducts data outwards from that board onto the section of the D-bus on the backplane.

On CPU board 1 the bus control field is decoded by IC5 which supplies enable lines to all the chips on the board capable of driving the bus. IC6 supplies the direction line to the transceivers IC56 and IC70. Since only pit patterns up to 1000 are used on CPU board 1, only a 3-8 line decoder is used, the output for the 1000 pattern being produced from IC3 and IC4.

#### A.2.1.2 AM 2901 Array

Central to the arithmetic section is the array of four AM 2901 chips which contain an eight function ALU, a 16 deep register file, a general purpose register called the Q register and ALU source and destination data routing logic including single bit left and right shifting facilities for the RAM and Q register inputs.

The 'D' input to the 2901 array comes from a 2-input multiplexer made up from four 748157 chips, the 'select' input to these chips coming from a single bit field in the microprogram word. The inputs to this 2-1 multiplexer come from the D-bus and the A-bus so that the data from either of these two buses may be selected as the 'D' input to the 2901 array.

The 'Y' outputs of the 2901 array are connected directly to the D-bus and can act as source to this bus.

The carry connections between the 2901 chips are handled by a 2902 wired to the 2901s in the conventional manner as outlined in AMD literature. The carry input at the least significant end of the array (IC39 pin 13 and IC58 pin 29) comes from a multiplexer in the AM 2904 (IC43). This multiplexer is controlled by part of the status and shift control field in the microprogram word and can select as its output either logic '0', logic '1', the auxiliary carry latch in IC8 (Cx), the micro-status carry bit in the 2904, the machine status carry bit or the inverse of the latter two alternatives. Control of this multiplexer is described in the 2904 data sheet. The carry output at the most significant end of the 2901 array is one of eight inputs to a multiplexer (IC42) the output of which goes to the auxiliary carry latch in IC8 and to the IC input of the 2904. This input will be loaded into either or both the machine and micro-status registers within the 2904 as determined by the status and shift control field of the micro-program word. Other inputs to this carry select multiplexer are logic '1', logic '0', the RAM shifter MSB output, the Q shifter MSB output, the RAM shifter LSB output and the RAM and Q shifter midpoint outputs. The latter two are provided to facilitate byte

length operation. This carry select multiplexer is controlled by a 3-bit field of the microprogram word.

The shift linkage for the 2901 array is carried out by the 2904 wired in conventional manner as described in the relevant data sheet and thus provides the variety of shift linkages described in the 2904 data sheet by application of the appropriate bit patterns to the status and shift control field in the microprogram word.

Control of the 2901 array is carried out by the application of bit patterns to four separate sets of inputs:

(a) Source control. This is a 3-bit field taken directly from a field in the microprogram word that selects the sources for the two inputs (R and S) to the ALU internal to the 2901 chip. The pairs of sources available are described in the 2901 data sheet and need not be repeated here.

(b) Function control. Again this is a 3-bit field taken directly from the microprogram word that selects one of eight functions to be performed by the ALU internal to the 2901 chips. This is also described in the 2901 data. There are in fact two fields in the microprogram word, each of 3-bits, one supplying function control to the most significant two 2901 chips, the other supplying control to the least significant pair. This division of control facilitates byte operations within the ALU.

(c) Destination control. Again this is supplied directly from a field in the microprogram word and controls the destination within the 2901 chips of the data coming from the ALU output. Details of this can also be found in 2901 data sheets.

(d) Register file output select. These are 4-bit fields which select one of the 16 registers within the 2901 register file for each output of the register file. The outputs of the register file can be selected as ALU sources within the chip by the source control. The register file select fields are not supplied directly from the microprogram word but come from the Mil-Std-1750 instruction stored in the instruction register (IC21 and IC34).

Eight 4-input multiplexers (IC36, IC 35, IC23, IC22) are used to select each 4-bit group from various fields of the 1750 instruction. IC37 and IC38 are used to add a 2-bit modifier to the output of the multiplexers before applying them to the 2901 array. The register select multiplexer inputs are (i) a zero field, (ii) a field made from bits 6 and 7 of the 1750 instruction placed in the least significant 2-bits of the field and 0 and 1 respectively in the most significant and next most significant bit of the field, (iii) the GR1 field - bits 8 through 11 and (iv) the GR2 field - bits 12 through 15.

This logic enables the 2901 internal registers to be selected in a number of different ways to suit the various 1750 instruction formats. The adders enable 0, 1, 2 or 3 to be added to the register address so that 1750 operations referring to RA, RA + 1, RA + 2 and RA + 3 can be accommodated. This facility is necessary for the implementation of double length and floating point instructions.

The register select multiplexers are controlled from a pair of 2-bit fields in the microprogram word, one for register file port A and one for port B. A and B modifiers are supplied from another pair of 2-bit fields in the microprogram word.

#### A.2.1.3 Scratch registers

In the Mk 1A CPU, the 16 registers defined by Mil-Std-1750 are implemented as the 16 registers in the file internal to the 2901 chips. In the design stage of the CPU, it became clear that extra space would be required by the microcode to hold data that would be invisible at machine level. It was therefore decided to include an array of four AM 29705 chips to provide a 16 deep file of 16-bit wide registers to fulfil this requirement. The 29705 has two ports for which any of the 16 registers may be selected by applying a control field to each of two 4-bit register select inputs. In the Mk 1A CPU, these are connected together and connected directly to a 4-bit field in the microprogram word. The same register is thus always selected to both outputs.

One of the outputs is permanently enabled onto the A-bus and the other may be enabled onto the D-bus.

#### A.2.1.4 The status register

The machine status register defined in 1750 is implemented partly by the 2904 machine status register and partly by three AM 2918s. The four most significant bits (stored in the 2904) may be loaded, under microprogram control either from the micro-status register, from the D-bus or from four direct inputs from the 2901 array. These inputs are designated carry, positive, zero and negative.

The zero bit is derived simply by adding the MSB = 0 and LSB = 0 lines from the 2901 array. The negative bit comes directly from the F3 output of the most significant 2901 of the array. The carry bit comes from the carry out line of the most significant ALU and the positive bit comes from NORing the negative and zero lines. The other 12 status bits are loadable only from the D-bus.

The 2904 is controlled by a 13-bit field which is described fully in the 2904 data sheet. Twelve of these bits are supplied directly from a field in the microcode word, the other bit, called I10, being taken from a bit in the 2901 destination control field. I10 in fact, determines the direction of shift and is thus determined by 17 of the ALU destination control field.

Writing into either the machine or the micro-status register within the 2904 only occurs when CEm and/or CEmicro respectively are held low. These lines are taken directly from bits in the microprogram word. In addition, writing into the machine status register is also controlled by the individual bit enable lines Ez, Ec, Em, Eovr which are, again, taken from bits in the microcode word. It should be noted that the bit designated as overflow in the 2904 data sheet is, in fact, used as 'positive' bit. Pin 37 of the 2904, called SE (Shift Enable), when taken low, allows the shift linkage outputs of the 2904 to become active and also allows the machine carry bit to be loaded when the appropriate shift linkages are selected. This input to the 2904 is taken from 18 of the 2901

destination control field, which is taken high during shift operations. The signal is inverted by IC50 before being applied to pin 37 of the 2904.

The other 12-bits of the 1750 machine status register are loaded from the D-bus when the bit in the microcode word called 'ENAUXCK' is taken high at the same time as the appropriate bit of the auxilliary clock in the microcode word is taken high (called CKSTATUS).

It can thus be seen that the implementation of the 1750 machine status register is somewhat complicated by the use of the 2904 chip although the arrangement has proved workable.

#### A.2.1.5 Data insertion from microcode

A 16-bit field in the microcode word is designated as a data insertion field and is enabled onto the D-bus via IC11 and IC12 when the appropriate bus control bit pattern (1000) is present in the microprogram word.

#### A.2.1.6 Memory/IO interface

In the Mk 1A implementation, IO operations and memory accesses are carried out on the same bus, being differentiated by the holding of the line 'IOreq' low for IO operations. The memory/IO bus has separate sets of lines for address and data together with two command lines which specify the type of bus cycle required and two handshake lines, J and K, that establish the protocol. In the Mk 1A rig there is no provision for devices other than the CPU to request cycles on the bus, DMA from peripherals being handled by the multiport architecture of the memory.

Three-bits in the microcode word are designated to control of the memory/IO bus. These are 'CKPORT' a bit which, when high, causes a bus cycle to take place, C0 and C1 which are bits in the microcode word that drive the command lines of the bus directly.

The protocol and the way in which the CPU circuitry implements this protocol is described fully in other sections. At the appropriate point in any cycle in which the CPU is to write data to the memory or an IO device, the D-bus is enabled onto the memory data bus via IC20 and 33. The address is placed onto the memory address bus via IC24 and 25 from the A-bus. When the cycle is one in which data from the memory or IO device is being delivered to the CPU, the data from the memory data bus is clocked, at the appropriate point in the cycle, into the memory data register made up of IC7 and 32.

#### A.2.1.7 Fault flag register

IC55, 69, 67 and 53 make up a 16-bit register intended to hold bits supplied by hardware devices indicating the presence of faults as defined in 1750. In the Mk 1A rig only four of the fault bits are implemented by hardware and these lines go to the 'set' inputs of IC29. IC29 therefore acts as a negative pulse catcher, responding to any pulses on the four fault lines long enough to set the latches. The outputs from the latches go to the appropriate bit positions in the fault flag register which is clocked on each system clock pulse. The outputs of the fault flag register may be sourced onto the D-bus when the appropriate bit pattern is present in the bus control field of the

microcode word. The outputs are also ORed together and generate the machine error micro-interrupt.

The fault register defined within 1750 is actually one of the registers within the 29705 register file. Bits may therefore be set or cleared by microcode operations. Some of these operations are initiated by exception conditions arising in the execution of microcode for a particular machine instruction (such as illegal IO command). Others are initiated by the machine error micro-interrupt already mentioned and involve interrogation of the fault flag register to determine which bit is to be set.

#### A.2.2 Memory/IO bus control section

##### A.2.2.1 General description

This section comprises the sequencer that controls the protocol that takes place on the memory/IO bus when the microcode requests a bus cycle by setting the CKPORT bit in the microcode word. Because the system clock is affected by the carrying out of a memory/IO bus cycle (in future referred to as simply a memory bus cycle), the circuitry of the memory bus sequencer and the clock generation are somewhat entwined. It will therefore be sensible to describe these areas of the circuitry together.

As is described in the section on bus protocol, there are defined four types of bus cycle:

- Read cycle ( $CO = 1, CI = 0$ )
- Write cycle ( $CO = 0, CI = 1$ )
- Read-modify-write cycle ( $CO = 1, CI = 1$ )
- Refresh cycle ( $CO = 0, CI = 0$ ).

In the Mk 1A rig, neither the read-modify-write cycle nor the refresh cycle are used. The RMW cycle should, in fact, be used for certain operations where DMA must not be allowed between reading from a memory location to the CPU and writing data back to the location.

At the present time, the read-modify-write cycle is not fully implemented.

We now proceed to discuss the operation of the memory access sequencer in detail.

Master oscillator signal, a square wave, enters CPU board 1 at P2/55 at a frequency four times the system clock frequency. The signal is divided by four by IC2 and IC27 produces a pulse which is low for a quarter of a cycle and high for the rest of the time. As long as CKPORT remains low, IC17 remains in the clear state with pin 6 high. This means that the signals at IC27 pin 11 and IC63 pin 3 are inverted versions of the signal at IC27 pin 8. This is the inverted system clock that is distributed throughout the system, along the backplane to each board that requires it. On a given board, the signal must pass through one Schottky gate delay before being used to clock any register. This rule ensures that all set-up and hold times are observed by causing all registers to be clocked at the same time (probably within a couple of nanoseconds, ie the spread of delays in two Schottky gates in series). By distributing an inverted system clock and allowing one gate delay before clocking a register, we make it possible to gate the system clock with any given clock enable bit of the microcode word.

If a memory access cycle is to be carried out, CKPORT will be high well before the signal at IC27 pin 8 goes low and thus, when this signal does go low, IC17 will toggle causing the level at pin 6 to go low. Thus although the signal at IC27 pin 8 will go high again after a quarter of a system clock cycle, the inverted system clock distributed around the system will remain high.

If the present input to IC17 were to remain high, IC17 would toggle back on the next negative going edge of the signal at its pin 1 and the system clock would continue as normal having produced one double length cycle. However, with CKPORT high, the positive going edge of inverted system clock at IC27 pin 11 causes a negative pulse to occur at IC65 pin 2 causing the counter, IC1 to be loaded with a value determined by the logical levels of C0 and C1. The counter, IC1 and the 4-16 line decoder, IC19A together form a 16 step sequencer.

The value loaded into the counter is the start address for the sequence required for the type of cycle specified by C0 and C1 and is produced by the logic made up of IC50 and IC28.

Once the sequencer has left step 0, IC19A pin 1 goes high so that the memory address buffers, IC24 and 25 are enabled. These remain enabled until the end of the access cycle although protocol only demands that the address remain valid until K has been taken low by the memory.

Another action that begins whenever the sequencer leaves state 0 is the time out mechanism. When IC19A pin 1 goes high, IC51 pin 12 goes low so that the signal on the cathode of the diode is taken high. During the period when the cathode was low, the 0.01 micro-farad capacitor will have charged. This now begins to discharge through the input resistance of the next inverter and after a few microseconds, the Schmitt inverters change state and the signal at IC64 pin 6 goes high. The latch made up of the two NOR gates in IC64 changes state so that IC30 pin 1 goes low and thus a clear pulse is generated at IC30 pin 3. Once the sequencer has returned to state 0, IC64 pin 3 goes high and the latch resets, ending the clear pulse. Also, the cathode of the diode is taken low so that the capacitor charges to its initial state once again.

Because this time-out circuit begins to operate whenever the sequencer is not on state 0, it also acts as a power-on reset whenever the system powers up on a state other than state 0. The circuitry implementing the time out function just described must be said to be of a temporary nature. It is clear that some redesign work can be carried out to reduce the number of integrated circuits needed to implement the function.

The start addresses for the various types of cycle are as follows:

Read	1001	9
Write	0010	2
RMW	0110	6 (not currently implemented)
RFRSH	0000	0 (not implemented).

Having been loaded with a start address, the sequencer proceeds through a series of steps appropriate to the type of memory access cycle requested, movement from one

point in the sequence to the next being initiated by either a transition of the 'K' line from the memory or by a transition of the system clock coincident with a high value of CKPORT. Which of these events is acceptable as the event initiating stepping is determined by which step the sequencer is moving from. The table gives the characteristics of each step in the sequence including the event needed to trigger stepping on and the value of 'J' and 'K' during the period in which the sequencer waits on each step.

On a step where the memory access sequencer is waiting for a response from the memory, the system clock is held, that is, the signal at IC27 pin 11 and IC63 pin 3 remains high. This is accomplished by the generation of a high at IC19 pin 8 when any of its inputs are low (*i.e.* when states 1, 2, 4, 6, 8 or 9 are active) which causes the 'preset' input to IC17 to be low so that this flip flop is prevented from toggling back to its normal state (*i.e.* with pin 6 high) on the next negative going edge at IC17 pin 1. Thus on any state of the sequencer when the CPU is waiting for memory response, the CPU remains on the same micro-instruction until the memory has responded.

The sequencer made up of IC1 and IC19A can be made to change its state in one of three ways:

- (a) By application of a negative pulse to the 'load' input (pin 11), an action that only takes place at the beginning of a memory access cycle.
- (b) By application of a positive edge to the clock input of IC1 (pin 4), an action that is normally used to step the sequencer on.
- (c) By the application of a positive pulse to the clear input of IC1 (pin 14). This is used at the end of the read sequence.

These signals are generated when appropriate by combining signals derived from the K handshake line or the system clock with the outputs of the 4-16 line decoder IC19A. These signals are therefore derived with a knowledge of sequencer state as well as external circumstances.

Let us now examine, in detail, the actions taking place during the execution of the three types of memory access cycle.

#### A.2.2.2 Detailed description of read cycle

The read cycle begins when, after the new microcode word is loaded into the pipeline register, a high appears on P3/46 the CKPORT line, a low appears on P4/23, the C1 line and a high appears on P4/31, the CO line. These logic levels are established soon after the upward edge of SYSCK that marks the end of the previous cycle. At a point three-quarters of the way through the cycle, the signal at IC27 pin 8 goes low causing IC17 to toggle into the 'clock hold' state. Very soon after, the edge from IC27 propagates through IC27 and IC50 and, since IC30 pin 5 is high, and IC52 pin 2 is low (due to the sequencer being in state 0), a negative pulse appears at IC65 pin 2 whose length is determined by the delay from IC51 pin 1 to IC30 pin 6. This negative pulse causes the counter (IC1) to be loaded as already described. After the delay through IC19A, its pin 1 goes high and its pin 10 goes low since it will have been loaded with binary value

1001. Since IC19A pin 10 is now low, IC27 pin 3 will be held low so that the preset input of IC17 is held low so that the 'hold clock' state remains as long as the sequencer is at this position.

It can be seen that whenever a memory access cycle takes place, the system clock period is doubled and then extended by the signal from IC27 pin 3 for as long as is necessary. The initial doubling of the system clock period is to allow for the delay from IC50 pin 1 to IC27 pin 3 (*ie* through IC1 and 19A plus the other gates) which otherwise would be too long for the hold clock state to be established before the next clock edge.

To continue the description of the read cycle, the fact that IC19A pin 1 is now high as are all the other inputs to IC18, results in the J handshake line to the memory going low. The low on IC19A pin 10 causes IC28A pin 12 to go high and thus, when the memory responds by taking its K line low, so that IC30 pin 10 is also high, IC30 pin 8 goes low so that a high appears on IC28A pin 8 causing the sequencer to be counted down to the next state. The high on IC28A pin 8 lasts until the sequencer has moved to its next state (state 8) but the delay in the various gates is sufficient to give a long enough clock pulse.

On state 8, IC19A pin 9 is low so that IC19 pin 5 and 12 are low and the clock hold state continues. As IC19A pin 10 goes high, the data on the memory data bus which was declared by the memory to be stable when J was taken low, is clocked into the memory data register. Also, coincident with the transition from state 9 to state 8, J is taken high as a result of IC18 pin 5 and 12 going low. This is the signal to the memory that the data has been taken and may now be removed.

Since IC19A pin 9 is now low and therefore IC30 pin 13 is high, when the memory takes K high to indicate the completion of the cycle and thus causes IC30 pin 12 to go high, IC30 pin 11 goes low causing IC30 pin 3 to go high. A clear pulse therefore is presented to the counter IC1 and the sequencer returns to state 0. The clear pulse only lasts until the sequencer has left state 8, but the delays are sufficient to ensure that the pulse is long enough to cause the transition. Once the sequencer is back on state 0, the signal at IC27 pin 3 goes high and so the preset input to IC17 is removed. On the next negative edge of the signal at IC27 pin 8 IC17 toggles and the held clock state is relinquished.

#### A.2.2.3 Detailed description of write cycle

Initially, the only difference between the write cycle and the read cycle is that C0 is low and C1 is high rather than the other way around. The cycle therefore begins in the same manner but the counter is loaded with the binary number 0010 so that the sequencer begins on state 2.

Once in this state, IC19A pin 3 is low so that IC19 pin 2 is low and the same 'clock held' state is established. The fact that all the inputs to IC18 are now high, cause J to go low and indicate to the memory that the cycle has begun. The low on IC19A pin 3 also causes IC20 and 33 to be enabled so that the data on the D-bus appears on the memory data bus.

The stepping of the sequence to the next state takes place when K goes low indicating that the memory has accepted the data. This is because the low on IC19A pin 3 causes a high on IC28A pin 12 and thus on IC30 pin 9 so that the transition is accomplished in the same way as from step 9 to step 8 in the read cycle.

Once on step 1, the low on IC19A pin 2 results in a low on IC18 pin 2 and thus causes J to go high. The memory responds by taking its K line high to indicate the completion of its cycle. Since on step 1 IC31 pin 4 is low, IC31 pin 6 is high placing a high on IC31 pin 13, thus when K goes high taking IC31 pin 12 high, IC31 pin 11 goes low taking IC28A pin 8 high and so clocking the counter. The cycle therefore finishes and the 'clock held' state is relinquished.

#### A.2.2.4 Detailed description of read-modify-write cycle

The read-modify-write circuitry currently needs some modification and cannot therefore be described here.

Table A1  
Table of sequencer states

Step number	Description	Transition event	J value	K value
0	Inactive	Positive edge of system CK when CKPORT is high	High	High
1	Awaiting end of cycle signal from memory	Positive transition of K	High	Low
2	Write cycle has begun. Data has been placed on memory bus by CPU. CPU waits for data taken signal from memory	Negative transition of K	Low	High
3	The read section of the read-modify-write cycle is complete. The memory sequencer is waiting for microcode initiation of step on	Positive transition of system clock with CKPORT high	High	High
4	CPU has signalled that it has finished with the data, CPU is waiting for end of cycle signal from memory	Positive transition of K	High	Low
5	The data from the memory is on bus, memory access sequence is waiting for microcode initiation of step on	Positive transition of system clock with CKPORT high	Low	Low
6	A read-modify-write cycle has started. CPU is waiting for memory to signal data ready by taking K low	Negative transition of K	Low	High
7	Not used			
8	CPU is awaiting end of cycle signal from memory	Positive transition of K	High	Low

Table A1 (concluded)

Step number	Description	Transition event	J value	K value
9	Read cycle has begun. CPU is waiting for memory to indicate data available on bus. When this occurs data is clocked into memory data register and sequencer steps on	Negative transition of K	Low	High
10-15	Not used			

NOTE: At the present time the read-modify-write cycle defined above does not operate correctly as constructed in the Mk 1A rig. This is because it was intended that the data from memory should remain on the memory bus until the microcode requested its removal by using CKPORT. In the Mk 1A rig, this is not required since the data from the memory is clocked into the memory data register at the appropriate time and the read cycle completed before the CPU continues with its microcode.

#### A.2.3 Interrupt control section

##### A.2.3.1 General description

The interrupt structure of the Mk 1A rig can be divided into two sections, the micro-interrupt system and the machine interrupt system. The micro-interrupt system is invisible to the machine language programmer and is incorporated to enable such occurrences such as engineering control panel service requests and hardware error situations to be dealt with. In fact, the machine interrupt is implemented as a special kind of micro-interrupt.

The machine interrupt is that interrupt system defined in Mil-Std-1750 and has 16 levels, some of which are defined for machine functions such as error conditions and overflow occurrences.

##### A.2.3.2 The micro-interrupt system

The micro-interrupt system is constructed around IC44, an AM 2914 vectored priority interrupt encoder. Full details of this device are given in the appropriate AMD data. The control field for the chip is taken directly from the microcode word but does not become effective unless the instruction enable line on the 2914 is taken low. This occurs if the CKMICINT bit in the microcode word is a 1 (this signal occurs at P3/44).

The 3-bit vector output of IC44 is connected to the least significant 3-bits of a 'vector bus' which supplies the address input to the mapping PROM on the AMD computer control unit card. The most significant bit of this 5-bit bus is connected so that it carries the inverse of CKMICINT so that this bit is always zero when IC44 is enabled onto the bus in a RDVC operation. The next most significant bit, bit 3 comes from IC13 pin 4 and is always zero when CKMICINT is high. This means that whenever the vector from IC44 is read, the vector bus carries the pattern 00XXX, where XXX is the vector supplied by the 2914.

The interrupt inputs to IC44 come from:

- (a) IC47 which handles the eight top priority machine interrupts.
- (b) IC48 which handles the eight lower priority machine interrupts.
- (c) IC61 pin 8 which is a signal which indicates that a fault flag has been set.
- (d) IC60 pin 8 which is a negative pulse produced when a button is pressed on the engineering control panel of the machine.

The buttons on the engineering control panel are debounced by IC14, 15 and 16 which are each quad latches. The switches on the buttons are two-way and are wired so that when a button is pressed the reset input of the latch is connected to ground and when the button is released, the set input is connected to ground. A long negative pulse is therefore produced from the output of each latch when its button is pressed. IC76 and 77 are used to produce a 4-bit encoded vector indicating which button was pressed. The outputs are tristate and either IC76 or 77 is enabled when IC44 vector output is not enabled. IC76 and 77 are wired so that only one can have its vector output enabled at any one time, IC76 taking precedence if two buttons are inadvertently pressed together. Bit 3 of the vector bus indicates which of IC76 and 77 the vector is, in fact, coming from. The vector on the bus is thus 11YYY, where YYY is a vector produced by IC76 or 10ZZZ where ZZZ is a vector produced by IC77.

When handling service requests from the engineering control panel, two vector jumps are used: the first is to jump to the sequence that handles the micro-interrupt from the control panel, the second is to jump to the appropriate sequence for the button that has been pressed.

When any button on the control panel is depressed, a high is produced at either IC76 pin 19 or IC77 pin 19. A low is therefore produced at IC13 pin 10 for as long as the button remains depressed. This signal is ORed with a delayed and inverted version in IC13 so that a short positive pulse is produced at IC13 pin 13. This is inverted and applied to IC44 as a level 5 micro-interrupt. When IC44 subsequently executes a read vector (RDVC) command, the vector placed on the vector bus will be 00101.

The 'interrupt request' output of IC44 is treated as a test condition for the microprogram sequencer and is examined by the microcode during each machine instruction fetch cycle, a conditional vector jump being executed to the appropriate micro-interrupt service sequence if the 'interrupt request' line is found to be active, ie low.

#### A.2.3.3 Machine interrupt system

The machine interrupt system defined in Mil-Std-1750 has 16 levels of interrupt each of which may be masked or disabled by specialised machine instructions. The response to an interrupt that is not masked or disabled consists of storing the machine status at an area in memory defined by a pointer in the interrupt pointer table and then loading the new machine status from another area of memory defined by a second pointer. The machine status, for this purpose, is defined to be the interrupt mask, the machine status word and the program counter.

The machine interrupt system is implemented by the two AM 2914 ICs, IC47 and 48, the interrupt process itself and the various support instructions being implemented by microcode. IC48 handles the eight highest priority machine interrupts and IC47 the eight lowest. The interrupt request outputs from each of these chips go to separate micro-interrupt inputs on IC44 and hence are handled by separate pieces of microcode. IC48, of course produces a higher priority micro-interrupt than IC47 so that its machine interrupts are serviced first.

The instruction fields for IC47 and 48 come directly from the microcode word and share a field within the word. The instruction does not affect either chip unless its instruction enable line is low, this occurs when the microcode word bit called ENAUXCK is high and the bit in the auxiliary clock field allocated to that IC is high.

The interrupt inputs to both IC47 and IC48 come directly from P5 and have pull up resistors.

The M-bus input/outputs on IC47 and 48 are connected directly to the D-bus such that IC47 occupies the least significant 8-bit positions and IC48 the most significant. The vector output of both these chips is connected to the three least significant bit positions of the D-bus as are the status input/output connections. It is thus important to remember that if either of these ICs is clocked (by enabling via the auxilliary clock field) and the instruction is such as to cause either of these input/output connections to output data, there is an implicit sourcing of either, or both, of these chips onto the D-bus. This action is independent of the bit pattern present in the D-bus control field of the microcode word and it is thus possible to drive the D-bus with two outputs at the same time. To avoid this, and also to be sure that the D-bus transceiver on CPU board 1 does not drive the section of the bus on that board, it is important that the bit pattern 0000 is applied to the bus control field of the microcode word whenever the outputs from IC47 and 48 are active.

### A.3 CPU board 2

#### A.3.1 Control panel latches and drivers

##### A.3.1.1 Data display latches

The data display latches drive data to the LEDs on the engineering control panel via buffers within the control box. The latches on CPU board 2 are IC5 and IC6 which are AM 2920 chips. The inputs to these come directly from the D-bus section on this board. The latches are clocked simultaneously when the microcode bit ENAUXCK is high together with CKDISP.

##### A.3.1.2 State display latch

This is IC7 which is a 74S175 and is loaded directly from the D-bus four most significant bits when ENAUXCK and CKSTDISP are both high. The loading actually occurs, of course, on the positive going edge of system clock.

##### A.3.1.3 Data drivers

These are IC4 and 3 which are octal tristate drivers and enable the output from the data switch field in the control box onto the D-bus when the appropriate bit pattern

is present in the bus control field of the microcode word. IC9 decodes the 4-bit pattern and provides active low outputs which enable devices to be sourced onto the D-bus on this board. The outputs relevant to devices on this board are also ANDed and used to define the direction input to the D-bus transceivers (IC1 and 2), at pin 1, so that they send data outwards from the board when a device on the board is enabled.

#### A.3.1.4 Register select driver

This is IC8 which simply enables the output from the register select switch field in the control box onto the most significant 4-bits of the D-bus when the appropriate bit pattern is present in the D-bus control field of the microcode word.

#### A.3.2 Microcode sequencer

The microcode sequencer is built around two AM 2911 and one AM 2909 chips providing a micro-address 12 bits wide. The 2909/11 chips provide the micro-address from the output of a four input multiplexer which can select its output from four micro-address sources. The first is a microprogram counter register which can be loaded on each micro-cycle with the output of the multiplexer incremented by one. A straight sequencing through the code can therefore be accomplished by selecting the output of the program counter at the address multiplexer.

The second input to the multiplexer is the output of a LIFO stack which can be loaded from the microprogram counter output. Selection of the stack output at the address multiplexer causes a return from subroutine.

The third input is the output of an auxilliary register and the fourth is a direct input to the 2909/11 chip. The control lines to the 2909/11 chips come from an AM 29811 which has a 4-bit control field. The bit pattern on this field selects a particular next micro-address generation mechanism and comes directly from the 4-bit next address control field in the microprogram word.

The direct address input to the 2909/11 chips is a tristate bus that has several potential sources, the source of the direct address is controlled by outputs from the AM 29811 which are dependent on the next address control field.

The first source of a direct address is the least significant 12-bits, or branch address field of the microcode word. This may be sourced onto the direct address bus via the drivers IC18 and 1/2 IC20. The second possibility is the output of the mapping PROM (IC19, 36, 38) which generates a microcode address directly from the eight most significant bits of the machine instruction word in the instruction register IC35. IC35 is loaded from the D-bus when P4/41 is taken low, this is connected directly to a bit in the micro-instruction. The third, and last source of the direct address is the 5-bit micro-interrupt vector which may be enabled onto the direct address bus via IC37 and 1/2 IC20.

The control lines coming from IC14 (AM 29811), as well as being dependent on the next address control field, are also dependent on a test condition which is selected by the 16 input multiplexer IC34. The polarity of the test condition may be reversed by the 74S86 so that either the true or false state of the condition may be selected as the requirement for the conditional operation to proceed. The polarity is controlled by a single-bit field in the micro-instruction.

The condition selected by IC34 is determined by a 4-bit field P4/32 through P4/35 and can be one of the following list although others could be added:

- (a) The carry bit stored in the auxilliary status register.
- (b) The MS byte = 0 bit in the same register.
- (c) The LS byte = 0 bit in the same register.
- (d) The overflow bit in the same register.
- (e) Condition multiplexer output of the 2914.
- (f) The interrupt request output of IC44 the micro-interrupt controller.
- (g) The output of IC21 which flags the zero state of a counter.

The counter mentioned above consists of IC22, 23, 24 forming a 12-bit counter that can be loaded from the branch address field of the microcode word. The counter is loaded and decremented under control of lines from IC14 (29811) so that the 29811 instructions which reference a counter are implemented.

When IC14 pins 6 and 7 are low and high respectively, IC13 pin 5 will go low which will cause pin 11 on IC22, 23, 24 to be taken low during the last quarter of system clock cycle. This causes the counter to be loaded from the microcode and also, since the PRESET input of IC21 is taken low, will impose a high on the Q output from this device (the counter zero test line).

Each time pins 6 and 7 on IC14 are held high and low respectively during a micro-cycle, pin 6 of IC13 will be held low. This causes the system clock waveform to appear at pin 4 of IC22 (the count down clock input) so that the counter is decremented on the rising edge of system clock. When the count in IC22 reaches zero, the borrow output (pin 13) is taken low so that when, on the next decrement, the count goes to 1111 and borrow goes high, IC23 will be counted down. Thus the three counters are cascaded. When all the counters are at zero and a further counter enable action takes place, a low appears at IC24 pin 13 so that IC21 is loaded with zero. This then appears as a test condition at the test condition multiplexer. Thus a low on this test condition indicates that in the last micro-instruction the counter was decremented below its zero state. It should be noted that if the repeat file counter equals zero instruction is used with the 29811, the instruction pointed to by the branch address will be repeated twice more than the value previously loaded into the counter.

#### A.3.3 Microcode PROM

On the CPU board 2, 2K words of PROM are provided, 64-bits wide. This is made up of an array of 32 AM 29775 512 × 8 PROMS with output registers. These PROMS are arranged in groups of eight, each group implementing 512 words of the microcode memory. The appropriate group is enabled by a low level on a line from a 74S139 2-4 line decoder, its inputs being taken from bits 9 and 10 of the micro-address. Bit 11 of the micro-address is applied to the 'G' input of the 74S139 so that none of the four groups of PROMS are enabled if the micro-address is above the 2K word range.

Since the PROMS have registers on their outputs to pipeline the micro-instruction from the PROM, it is necessary that the output enable signals to the PROMS should also be pipelined. This is accomplished by using the D-type flip flop within the 29775, that pipelines the E2 input.

## Appendix B

### HARDWARE/MICROCODE INTERFACE DEFINITION

#### B.1 Introduction

This Appendix described what is effectively the interface between the microcode (or firmware) and the hardware, the interface through which control of all the hardware takes place. In subsection 2 all the fields in the microcode word will be described in detail and the exact operations defined by the various bit patterns will be defined.

As well as defining the bit position within the microcode word for each field, the next section also describes the function of each field and a feature called the qualifying condition. This is the condition that must be satisfied by certain other bits within the microcode word before the field will perform the function described. It is necessary that fields should be controlled by such qualifying conditions in order that bit positions within the microcode word can be used for several fields, only one usually being qualified during any particular micro-cycle.

In section 2, in order to avoid confusion, bit positions within fields and within the microcode word are numbered 0, 1, 2, etc from the least significant end, fields being placed within the microcode word with their least significant end pointing towards the least significant end of the microcode word. Bit position numbers within the microcode word as opposed to within a field are distinguished by prefixing with the letter M.

#### B.2 Detail definition of field within microcode word

##### B.2.1 Branch address field

Bit position: M0 through M11.

Function: this field is used to supply a 12-bit branch address (sometimes called the 'pipeline' address) which is used as the next microcode address when either a CJS, CJP, JSRP, JRP, RPCT, CJPP or JP instruction is obeyed by the 2909, 2911 array. It is also used as the data to be loaded into the counter within the AMD computer control unit board in either a PUSH or LDCT instruction is obeyed by the 2909, 2911 array.

Qualifying condition: CJS, CJP, JSRP, JRP, RPCT, CJPP, JP, PUSH or LDCT instruction applied to 'next address control' field.

##### B.2.2 Status and shift control field

Bit position: M0 through M11.

Function: this field controls the AM 2904 status and shift unit by supplying directly the inputs 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, I11, I12 from the bits within the field.

10	= bit 0
11	= bit 1
12	= bit 2
13	= bit 3
14	= bit 4

15 = bit 5  
 16 = bit 6  
 17 = bit 7  
 18 = bit 8  
 19 = bit 9  
 I11 = bit 10  
 I12 = bit 11.

**Qualifying condition:** this field is effective if any of the following conditions are true:

- (a) Bit M53 is low meaning that the micro-status register within the 2904 will be loaded.
- (b) Bit M52 is low and any of bits M20 through M23 are low meaning that some or all of the section of the machine status register within the 2904 will be loaded.
- (c) A shift instruction is being executed by the 2901 array.
- (d) An arithmetic operation is being executed by the 2901 array so that the carry in selected by the multiplexer in the 2904 is applicable.
- (e) The output of the test condition multiplexer in the 2904 has been selected as the test condition for a conditional jump by applying the appropriate bit pattern to the condition test select field.
- (f) The tristate output of the 2904 has been enabled onto the D-bus by applying the appropriate pattern to the bus control field.

#### B.2.3 Data insertion field

Bit position: M0 through M15.

**Function:** this field is sourced directly onto the D-bus so that constants can be supplied from microcode. Bit M0 becomes the least significant bit of the data and bit M15 the most significant bit.

**Qualifying condition:** the bit pattern in the bus control field is that required to source the data insertion field onto the D-bus.

#### B.2.4 Auxilliary clock control field

Bit position: M0 through M11.

**Function:** ones or zeros in each position of this field enable or disable the clocking of various registers or subsystems within the CPU as defined below.

**Bit 0 -** If set to one causes control panel data display to be clocked on the current micro-cycle.

**Bit 1 -** If set to one causes the control panel state display and any other state latches to be clocked on the current micro-cycle.

**Bit 2 -** If set to one causes bits 4 through 15 of the machine status register to be loaded from the D-bus.

Bit 3 - If set to one causes the instruction applied to the 2914 dealing with the least significant eight machine interrupts to be obeyed.

Bit 4 - If set to one causes the instruction applied to the 2914 dealing with the most significant eight machine interrupts to be obeyed.

Bit 5 - If set to one causes the fault flag register to be cleared on the current micro-cycle.

Bit 6 - If set to one causes Timer A to be loaded from the D-bus.

Bit 7 - If set to one causes Timer B to be loaded from the D-bus.

Bit 8 - If set to one causes any memory cycle occurring on this micro-cycle to be regarded as an IO cycle.

Qualifying condition: bit M61 (ENAUXCK) is set to one.

#### B.2.5 Carry select field

Bit position: M12 through M14.

Function: this 3-bit field selects the signal that will be loaded into the machine status word carry bit, the micro-status word carry bit and the auxilliary carry latch (IC8).

The bit patterns select signals as follows:

000 - logical one

001 - logical zero

010 - LSB output of a Q register during shift operation

011 - MSB output of RAM during shift operations

100 - LSB output of RAM during shift operations

101 - carry output from 2901 array

110 - selects midpoint on RAM in 2901 array

111 - selects midpoint of Q register in 2901 array.

Qualifying condition: this field always affects the loading of the auxiliary carry latch since this is loaded on all micro-cycles irrespective of other control fields. The carry bits of the machine and micro-status registers are only affected if they are enabled for loading. The condition for the machine status is if bit M52 is zero and any of bits M21 through M23 are zero. The condition for loading of the micro-status register is that bit M53 is zero.

#### B.2.6 Memory/IO bus control

Bit position: M15 and M51.

Function: this 2-bit field controls which type of Memory/IO cycle is initiated during a micro-cycle when CKPORT is high. These 2-bits are separated within the microcode word only for historic reasons. The type of cycle initiated is as follows:

<u>M51</u>	<u>M15</u>	<u>Type of cycle</u>
0	1	read
1	0	write
1	1	read-modify-write
0	0	designated as refresh but not implemented.

Qualifying condition: a one must be present in bit M62 if this field is to have an effect.

#### B.2.7 Next address control

Bit position: M16 through M19.

Function: this field controls the generation of the next microcode address. Because the system is pipelined, the next address is being generated and the next micro-instruction is being fetched during the execution of the current micro-instruction. Any test condition specified refers therefore to the value that was loaded into the various status registers at the end of the previous micro-instruction. The next address control options are exactly as specified in the data on the computer control unit card included in the system 29 manual.

Qualifying condition: this field is always active, there is no qualifying condition.

#### B.2.8 Condition test select

Bit position: M20 through M23.

Function: this field controls the test input selected for deciding the result of conditional operations selected by the next address control field. The test conditions that may be selected are as follows:

0000 - selects logical zero as test condition

0001 - selects the bit in IC8 that is set to one when the previous ALU operation resulted in the most significant byte being zero

0010 - as 0001 but applies to least significant byte

0011 - selects the bit in IC8 that is set to one when the previous ALU operation resulted in ALU overflow

0100 - selects the output of the 2904 multiplexer

0101 - selects the micro-interrupt request line, ie the interrupt request output from IC44

0110 - selects the bit in IC8 that acts as the auxiliary carry latch. This bit is always loaded with the output of the carry select multiplexer

1111 - selects the signal that indicates that the counter in the AMD computer control unit has reached zero. This line goes low at the end of the micro-cycle AFTER the one in which the counter actually reached zero.

Qualifying condition: the field contents are only applicable if a conditional operation has been selected by the contents of the next address control field.

B.2.9 Condition polarity select

Bit position: M24.

Function: this 1-bit field selects whether the 'true' state of the above condition or the 'false' state is the one that will result in the conditional operation being carried out.

Bit value 0 - FALSE state tested

Bit value 1 - TRUE state tested.

Qualifying condition: this field will be effective only if a conditional operation has been selected by the contents of the next address control field.

B.2.10 Clock instruction register field

Bit position: M25.

Function: this single-bit field causes the instruction register, that is IC21 and 34 on CPU board 1 and the instruction register on the AMD computer control unit board to be loaded at the end of the current micro-cycle if its value is ZERO.

Qualifying condition: none, this field is always active.

B.2.11 ALU source control

Bit position: M26 through M28.

Function: this controls the selection of the sources to the ALU R and S inputs within the 2901 chips. The effect of the various bit patterns is described fully in AM 2901 data.

Qualifying condition: none, always active.

B.2.12 ALU most significant byte function

Bit position: M29 through M31.

Function: controls the function carried out by the ALU in the most significant 2901 pair in the array. The detail of this is specified in AMD data on 2901.

Qualifying condition: none, always applicable.

B.2.13 ALU least significant byte function

Bit position: M32 through M34.

Function: as section 2.11 but applies to the least significant pair of AM 2901 chips in the array.

B.2.14 ALU destination control

Bit position: M35 through M37.

Function: controls the destination of the data from the ALU in the 2901 chips. This is fully specified in AM 2901 data.

Qualifying condition: none, always active.

**B.2.15 External register select**

Bit position: M38 through M41.

Function: this 4-bit field, selects which external register (*i.e* register in the file external to the 2901 array) is to be either read or written to or both. The binary number placed within the field is the number of the register that is to be selected.

**B.2.16 Internal register A select control field**

Bit position: M42 and M43.

Function: this field selects the source of the information that will be applied to the 2901 array A input and selects which of the 16 internal registers will appear at port A of the internal register file.

Sources for this 'A register' address are as follows:

<u>Bit pattern in field</u>	<u>Source for A register address</u>
00	Bits 8 through 11 of the instruction stored in the instruction register ( <i>i.e</i> the GRI field of the 1750 instruction).
01	Bits 12 through 15 of the instruction stored in the instruction register ( <i>i.e</i> the GR2 field of the 1750 instruction).
10	Bit 3 of the address (MSB) is set to zero, Bit 2 is set to one and bits 1 and 0 come from bits 5 and 6 of the 1750 instruction. This means that the base register is correctly selected as register 4, 5, 6 or 7 using the base register select field of the 1750 instruction.

Qualifying condition: this field is always active, and is applicable if the register file within the 2901 chips is being used.

**B.2.17 Internal register B select control**

Bit position: M44 and M45.

Function: identical to 2.15 except that it applies to the 'B' port of the 2901 internal register file.

**B.2.18 Internal register A select modifier**

Bit position: M46 and M47.

Function: the contents of this field are added to the register A address derived in the manner described in section 2.15 before the address is applied to the 'A' inputs of the 2901 array.

Qualifying condition: none, always active.

**B.2.19 Internal register B select modifier**

Bit position: M48 and M49.

Function: as section 2.17 but applies to the 'B' port of the internal register file within the 2901 array.

**B.2.20 2901 'D' input source select**

Bit position: M50.

Function: this single-bit field selects the source of the data applied to the 'D' input of the 2901 array. A zero in this field selects the A-bus as the source of this data (*i.e.* the output of the external register file). A one in this field selects the D-bus as the source of this data.

Qualifying condition: none, always active.

**B.2.21 Status register enable field**

Bit position: M52 and M53.

Function: bit M52, if low enables the part of the machine status register in the 2904, subject to which individual bits are enabled by M20 through M23, and as specified by the status and shift control field. Bit M53, if low, enables the micro-status register within the 2904 for loading as specified by the status and shift control field.

Qualifying conditions: none, except as mentioned above.

**B.2.22 Main clock control field**

Bit position: M58 through M62.

Function: the bits in this field, when set to one, enable the clocking of various parts of the system as specified below:

Bit 0 (M58) causes the 2901 array to be clocked

Bit 1 (M59) causes the external register file to be clocked

Bit 2 (M60) causes the micro-interrupt controller to be clocked

Bit 3 (M61) causes the auxiliary clock field to be enabled

Bit 4 (M62) causes a memory/IO cycle to occur as specified by C0 and C1.

**B.2.23 AM 29803 control field**

Bit position: M63.

Function: this single-bit field, when set to one, causes the 2901 'A' register address, derived in the way specified by the field described in section 2.15, to be ORed with the least significant 4-bits of the next microcode address. This allows a jump to be performed modified according to the contents of some part of the instruction register.

**B.2.24 D-bus control field**

Bit position: M54 through M57.

Function: this field controls the sourcing of data onto the D-bus as follows:

<u>Bit pattern</u>	<u>D-bus source</u>
0000	None - transceivers are also disabled.
0001	2901 array sourced onto D-bus.
0010	Sources memory data register onto D-bus.
0011	Sources external register file onto D-bus.
0100	Sources fault flag register onto D-bus.
0101	Sources machine status register.
0110	Sources manual data switch field.
0111	Sources register select switch field.
1000	Sources microprogram data insertion field.
1001	Sources timer A onto D-bus.
1010	Sources timer B onto D-bus.

Qualifying conditions: none, always active.

#### B.2.25 Micro-interrupt control field

Bit position: M42 through M45.

Function: this field controls the micro-interrupt unit - IC44. The bits of the field are connected directly to the instruction inputs of the 2904. Bit 0 of the field is connected to I0 and Bit 3 to I3.

Qualifying condition: bit M60 must be high before the instruction will have any effect on the 2914.

#### B.2.26 Machine interrupt control field

Bit position: M46 through M49.

Function: this field controls the operation carried out by either or both of the machine interrupt controllers (IC47 and 48). Bit 0 of the field is connected to I0 of the 2914 instruction and bit 3 to I3.

Qualifying condition: the field affects either or both of IC47 and 48 only if either of bits M3 are high and the ENAUXCK bit M61.

#### B.2.27 Machine status bit enable

Bit position: M20 through M23.

Function: this field controls the enabling of individual bit loading of the section of the machine status register in IC41. Bits are allocated as follows:

Bit 0 - not enable Z

Bit 0 - not enable C

Bit 2 - not enable N

Bit 3 - not enable P (this bit is allocated to OVR in 2904 data).

The status bit loading is enabled when the appropriate bit is LOW.

Qualifying conditions: bits in the status register are only enabled by this field if the machine status enable - bit M52 is also LOW.

Appendix CAMD 'AMDASM' DEFINITION FILE

TITLE MIL-STD-1750 PHAS1.1 FORMAT DEFINITION  
 TITLE MIL-STD 1750 PHAS1.1 HIGH PORT-AUT DEFINITION  
 WORD 64

MICROPROGRAM FIELD FORMAT

BIT NO.	FUNCTION	CONDITION FOR ACTION	ALU SOURCE CONTROL	ALWAYS APPLICABLE
M10	ALTERNATIVES: (1) STATUS AND SHIFT INSTRUCTION	CK MAC STAT OR CK "ICRO" STAT, ACTIVE (LUS) OR SHIFT FUNCTION SELECTED BY ALU. BRANCH ADDRESS REQUIRED BY AM 20B11	M26 M27 M18	
M12	(2) 12 BIT BRANCH ADDRESS	DATA FIELD SOURCED ONTO D BUS	M29 M30	ALU MS BTTF FUNCTION
M13	(3) BITS 9 TO 11 OF 16 BIT DATA FIELD	AUX CLK ENABLER ACTIVE.	M31	
M14	(4) AUX CLOCK CONTROL FIELD			
M15	REG - CK STATUS DISPLAY	ALWAYS AFFECT LATCH CACH. OR MIC.CACH. 19 CORRESPONDING ICARIE BITS EFFECTIVE IF DATA FIELD IS ENABLED	M32 M33 M34	ALU LS RTE FUNCTION
M16	REG - CK STATUS			
M17	REG - CK MACH. INT.			
M18				
M19	(1) CARRY SELECT FIELD	INTERNAL REGISTERS & SELECT CONTROL MACH.INT. CONTROL BITS 3 AND 4 IS HIGH	M35 M36	INTERNAL REGISTERS & SELECT CONTROL APPLICABLE IF REG A IS USED APPLICABLE IF CK MIC. INT.
M20	(1) BITS 1< SUBTRACT 14 OF DATA FIELD	INTERNAL REGISTERS & SELECT MOD. (2) MAC.INT. CONTROL BITS 1 AND 2 IS HIGH	M37 M38	INTERNAL REGISTERS & SELECT MOD. APPLICABLE IF REG A IS USED APPLICABLE IF CK MACH.INT.
M21	MACH. INT. ADDRESS CONTROL	INTERNAL REGISTERS & SELECT APPLICABLE IF D INPUT IS SELECTED AS R OR S SOURCE FOR ALU	M39 M40	INTERNAL REGISTERS & SELECT APPLICABLE IF D INPUT IS SELECTED AS R OR S SOURCE FOR ALU
M22	(1) TEST CONTROL FIELD	PORT CONTROL BIT 2	M41	APPLICABLE IF CK PORT IS HIGH
M23	(2) NOT ENABLE Z - M28	MACH. STAT. NOT INPLI	M42	ALWAYS APPLICABLE
M24	NOT ENABLE C - M21	MACH. STATUS INITIATED	M43	ALWAYS APPLICABLE
M25	NOT ENABLE N - M22	MACH. STATUS NOT INITIATED	M44	ALWAYS APPLICABLE
M26	NOT ENABLE P - M23	D BUS SOURCE CONTROL FIELD	M45	ALWAYS APPLICABLE
M27			M46	
M28	TEST COND. REQUIRED BY AMP9611		M47	
M29	TEST COND. REQUIRED BY AMP9611		M48	
M30	TEST COND. REQUIRED BY AMP9611		M49	
M31	TEST COND. REQUIRED BY AMP9611		M50	
M32	TEST COND. REQUIRED BY AMP9611		M51	
M33	TEST COND. REQUIRED BY AMP9611		M52	
M34	TEST COND. REQUIRED BY AMP9611		M53	
M35	TEST COND. REQUIRED BY AMP9611		M54	
M36	TEST COND. REQUIRED BY AMP9611		M55	
M37	TEST COND. REQUIRED BY AMP9611		M56	
M38	TEST COND. REQUIRED BY AMP9611		M57	
M39	TEST COND. REQUIRED BY AMP9611		M58	
M40	TEST COND. REQUIRED BY AMP9611		M59	
M41	TEST COND. REQUIRED BY AMP9611		M60	
M42	TEST COND. REQUIRED BY AMP9611		M61	
M43	TEST COND. REQUIRED BY AMP9611		M62	
M44	TEST COND. REQUIRED BY AMP9611		M63	
M45	TEST COND. REQUIRED BY AMP9611		M64	
M46	TEST COND. REQUIRED BY AMP9611		M65	
M47	TEST COND. REQUIRED BY AMP9611		M66	
M48	TEST COND. REQUIRED BY AMP9611		M67	
M49	TEST COND. REQUIRED BY AMP9611		M68	
M50	TEST COND. REQUIRED BY AMP9611		M69	
M51	TEST COND. REQUIRED BY AMP9611		M70	
M52	TEST COND. REQUIRED BY AMP9611		M71	
M53	TEST COND. REQUIRED BY AMP9611		M72	
M54	TEST COND. REQUIRED BY AMP9611		M73	
M55	TEST COND. REQUIRED BY AMP9611		M74	
M56	TEST COND. REQUIRED BY AMP9611		M75	
M57	TEST COND. REQUIRED BY AMP9611		M76	
M58	TEST COND. REQUIRED BY AMP9611		M77	
M59	TEST COND. REQUIRED BY AMP9611		M78	
M60	TEST COND. REQUIRED BY AMP9611		M79	
M61	TEST COND. REQUIRED BY AMP9611		M80	
M62	TEST COND. REQUIRED BY AMP9611		M81	
M63	TEST COND. REQUIRED BY AMP9611		M82	
M64	TEST COND. REQUIRED BY AMP9611		M83	
M65	TEST COND. REQUIRED BY AMP9611		M84	
M66	TEST COND. REQUIRED BY AMP9611		M85	
M67	TEST COND. REQUIRED BY AMP9611		M86	
M68	TEST COND. REQUIRED BY AMP9611		M87	
M69	TEST COND. REQUIRED BY AMP9611		M88	
M70	TEST COND. REQUIRED BY AMP9611		M89	
M71	TEST COND. REQUIRED BY AMP9611		M90	
M72	TEST COND. REQUIRED BY AMP9611		M91	
M73	TEST COND. REQUIRED BY AMP9611		M92	
M74	TEST COND. REQUIRED BY AMP9611		M93	
M75	TEST COND. REQUIRED BY AMP9611		M94	
M76	TEST COND. REQUIRED BY AMP9611		M95	
M77	TEST COND. REQUIRED BY AMP9611		M96	
M78	TEST COND. REQUIRED BY AMP9611		M97	
M79	TEST COND. REQUIRED BY AMP9611		M98	
M80	TEST COND. REQUIRED BY AMP9611		M99	
M81	TEST COND. REQUIRED BY AMP9611		M100	
M82	TEST COND. REQUIRED BY AMP9611		M101	
M83	TEST COND. REQUIRED BY AMP9611		M102	
M84	TEST COND. REQUIRED BY AMP9611		M103	
M85	TEST COND. REQUIRED BY AMP9611		M104	
M86	TEST COND. REQUIRED BY AMP9611		M105	
M87	TEST COND. REQUIRED BY AMP9611		M106	
M88	TEST COND. REQUIRED BY AMP9611		M107	
M89	TEST COND. REQUIRED BY AMP9611		M108	
M90	TEST COND. REQUIRED BY AMP9611		M109	
M91	TEST COND. REQUIRED BY AMP9611		M110	
M92	TEST COND. REQUIRED BY AMP9611		M111	
M93	TEST COND. REQUIRED BY AMP9611		M112	
M94	TEST COND. REQUIRED BY AMP9611		M113	
M95	TEST COND. REQUIRED BY AMP9611		M114	
M96	TEST COND. REQUIRED BY AMP9611		M115	
M97	TEST COND. REQUIRED BY AMP9611		M116	
M98	TEST COND. REQUIRED BY AMP9611		M117	
M99	TEST COND. REQUIRED BY AMP9611		M118	
M100	TEST COND. REQUIRED BY AMP9611		M119	
M101	TEST COND. REQUIRED BY AMP9611		M120	
M102	TEST COND. REQUIRED BY AMP9611		M121	
M103	TEST COND. REQUIRED BY AMP9611		M122	
M104	TEST COND. REQUIRED BY AMP9611		M123	
M105	TEST COND. REQUIRED BY AMP9611		M124	
M106	TEST COND. REQUIRED BY AMP9611		M125	
M107	TEST COND. REQUIRED BY AMP9611		M126	
M108	TEST COND. REQUIRED BY AMP9611		M127	
M109	TEST COND. REQUIRED BY AMP9611		M128	
M110	TEST COND. REQUIRED BY AMP9611		M129	
M111	TEST COND. REQUIRED BY AMP9611		M130	
M112	TEST COND. REQUIRED BY AMP9611		M131	
M113	TEST COND. REQUIRED BY AMP9611		M132	
M114	TEST COND. REQUIRED BY AMP9611		M133	
M115	TEST COND. REQUIRED BY AMP9611		M134	
M116	TEST COND. REQUIRED BY AMP9611		M135	
M117	TEST COND. REQUIRED BY AMP9611		M136	
M118	TEST COND. REQUIRED BY AMP9611		M137	
M119	TEST COND. REQUIRED BY AMP9611		M138	
M120	TEST COND. REQUIRED BY AMP9611		M139	
M121	TEST COND. REQUIRED BY AMP9611		M140	
M122	TEST COND. REQUIRED BY AMP9611		M141	
M123	TEST COND. REQUIRED BY AMP9611		M142	
M124	TEST COND. REQUIRED BY AMP9611		M143	
M125	TEST COND. REQUIRED BY AMP9611		M144	
M126	TEST COND. REQUIRED BY AMP9611		M145	
M127	TEST COND. REQUIRED BY AMP9611		M146	
M128	TEST COND. REQUIRED BY AMP9611		M147	
M129	TEST COND. REQUIRED BY AMP9611		M148	
M130	TEST COND. REQUIRED BY AMP9611		M149	
M131	TEST COND. REQUIRED BY AMP9611		M150	
M132	TEST COND. REQUIRED BY AMP9611		M151	
M133	TEST COND. REQUIRED BY AMP9611		M152	
M134	TEST COND. REQUIRED BY AMP9611		M153	
M135	TEST COND. REQUIRED BY AMP9611		M154	
M136	TEST COND. REQUIRED BY AMP9611		M155	
M137	TEST COND. REQUIRED BY AMP9611		M156	
M138	TEST COND. REQUIRED BY AMP9611		M157	
M139	TEST COND. REQUIRED BY AMP9611		M158	
M140	TEST COND. REQUIRED BY AMP9611		M159	
M141	TEST COND. REQUIRED BY AMP9611		M160	
M142	TEST COND. REQUIRED BY AMP9611		M161	
M143	TEST COND. REQUIRED BY AMP9611		M162	
M144	TEST COND. REQUIRED BY AMP9611		M163	
M145	TEST COND. REQUIRED BY AMP9611		M164	
M146	TEST COND. REQUIRED BY AMP9611		M165	
M147	TEST COND. REQUIRED BY AMP9611		M166	
M148	TEST COND. REQUIRED BY AMP9611		M167	
M149	TEST COND. REQUIRED BY AMP9611		M168	
M150	TEST COND. REQUIRED BY AMP9611		M169	
M151	TEST COND. REQUIRED BY AMP9611		M170	
M152	TEST COND. REQUIRED BY AMP9611		M171	
M153	TEST COND. REQUIRED BY AMP9611		M172	
M154	TEST COND. REQUIRED BY AMP9611		M173	
M155	TEST COND. REQUIRED BY AMP9611		M174	
M156	TEST COND. REQUIRED BY AMP9611		M175	
M157	TEST COND. REQUIRED BY AMP9611		M176	
M158	TEST COND. REQUIRED BY AMP9611		M177	
M159	TEST COND. REQUIRED BY AMP9611		M178	
M160	TEST COND. REQUIRED BY AMP9611		M179	
M161	TEST COND. REQUIRED BY AMP9611		M180	
M162	TEST COND. REQUIRED BY AMP9611		M181	
M163	TEST COND. REQUIRED BY AMP9611		M182	
M164	TEST COND. REQUIRED BY AMP9611		M183	
M165	TEST COND. REQUIRED BY AMP9611		M184	
M166	TEST COND. REQUIRED BY AMP9611		M185	
M167	TEST COND. REQUIRED BY AMP9611		M186	
M168	TEST COND. REQUIRED BY AMP9611		M187	
M169	TEST COND. REQUIRED BY AMP9611		M188	
M170	TEST COND. REQUIRED BY AMP9611		M189	
M171	TEST COND. REQUIRED BY AMP9611		M190	
M172	TEST COND. REQUIRED BY AMP9611		M191	
M173	TEST COND. REQUIRED BY AMP9611		M192	
M174	TEST COND. REQUIRED BY AMP9611		M193	
M175	TEST COND. REQUIRED BY AMP9611		M194	
M176	TEST COND. REQUIRED BY AMP9611		M195	
M177	TEST COND. REQUIRED BY AMP9611		M196	
M178	TEST COND. REQUIRED BY AMP9611		M197	
M179	TEST COND. REQUIRED BY AMP9611		M198	
M180	TEST COND. REQUIRED BY AMP9611		M199	
M181	TEST COND. REQUIRED BY AMP9611		M200	
M182	TEST COND. REQUIRED BY AMP9611		M201	
M183	TEST COND. REQUIRED BY AMP9611		M202	
M184	TEST COND. REQUIRED BY AMP9611		M203	
M185	TEST COND. REQUIRED BY AMP9611		M204	
M186	TEST COND. REQUIRED BY AMP9611		M205	
M187	TEST COND. REQUIRED BY AMP9611		M206	
M188	TEST COND. REQUIRED BY AMP9611		M207	
M189	TEST COND. REQUIRED BY AMP9611		M208	
M190	TEST COND. REQUIRED BY AMP9611		M209	
M191	TEST COND. REQUIRED BY AMP9611		M210	
M192	TEST COND. REQUIRED BY AMP9611		M211	
M193	TEST COND. REQUIRED BY AMP9611		M212	
M194	TEST COND. REQUIRED BY AMP9611		M213	
M195	TEST COND. REQUIRED BY AMP9611		M214	
M196	TEST COND. REQUIRED BY AMP9611		M215	
M197	TEST COND. REQUIRED BY AMP9611		M216	
M198	TEST COND. REQUIRED BY AMP9611		M217	
M199	TEST COND. REQUIRED BY AMP9611		M218	
M200	TEST COND. REQUIRED BY AMP9611		M219	
M201	TEST COND. REQUIRED BY AMP9611		M220	
M202	TEST COND. REQUIRED BY AMP9611		M221	
M203	TEST COND. REQUIRED BY AMP9611		M222	
M204	TEST COND. REQUIRED BY AMP9611		M223	
M205	TEST COND. REQUIRED BY AMP9611		M224	
M206	TEST COND. REQUIRED BY AMP9611		M225	
M207	TEST COND. REQUIRED BY AMP9611		M226	
M208	TEST COND. REQUIRED BY AMP9611		M227	
M209	TEST COND. REQUIRED BY AMP9611		M228	
M210	TEST COND. REQUIRED BY AMP9611		M229	
M211	TEST COND. REQUIRED BY AMP9611		M230	
M212	TEST COND. REQUIRED BY AMP9611		M231	
M213	TEST COND. REQUIRED BY AMP9611		M232	
M214	TEST COND. REQUIRED BY AMP9611		M233	
M215	TEST COND. REQUIRED BY AMP9611		M234	
M216	TEST COND. REQUIRED BY AMP9611		M235	
M217	TEST COND. REQUIRED BY AMP9611		M236	
M218	TEST COND. REQUIRED BY AMP9611		M237	
M219	TEST COND. REQUIRED BY AMP9611		M238	
M220	TEST COND. REQUIRED BY AMP9611		M239	
M221	TEST COND. REQUIRED BY AMP9611		M240	
M222	TEST COND. REQUIRED BY AMP9611		M241	
M223	TEST COND. REQUIRED BY AMP9611		M242	
M224	TEST COND. REQUIRED BY AMP9611		M243	
M225	TEST COND. REQUIRED BY AMP9611		M244	
M226	TEST COND. REQUIRED BY AMP9611		M245	
M227	TEST COND. REQUIRED BY AMP9611		M246	
M228	TEST COND. REQUIRED BY AMP9611		M247	
M229	TEST COND. REQUIRED BY AMP9611		M248	
M230	TEST COND. REQUIRED BY AMP9611		M249	
M231	TEST COND. REQUIRED BY AMP9611		M250	
M232	TEST COND. REQUIRED BY AMP9611		M251	
M233	TEST COND. REQUIRED BY AMP9611		M252	
M234	TEST COND. REQUIRED BY AMP9611		M253	
M235	TEST COND. REQUIRED BY AMP9611		M254	
M236	TEST COND. REQUIRED BY AMP9611		M255	
M237	TEST COND. REQUIRED BY AMP9611		M256	
M238	TEST COND. REQUIRED BY AMP9611		M257	
M239	TEST COND. REQUIRED BY AMP9611		M258	
M240	TEST COND. REQUIRED BY AMP9611		M259	
M241	TEST COND. REQUIRED BY AMP9611		M260	
M242	TEST COND. REQUIRED BY AMP9611		M261	
M243	TEST COND. REQUIRED BY AMP9611		M262	
M244	TEST COND. REQUIRED BY AMP9611		M263	
M245	TEST COND. REQUIRED BY AMP9611		M264	
M246	TEST COND. REQUIRED BY AMP9611		M265	
M247	TEST COND. REQUIRED BY AMP9611		M266	
M248	TEST COND. REQUIRED BY AMP9611		M267	
M249	TEST COND. REQUIRED BY AMP9611		M268	
M250	TEST COND. REQUIRED BY AMP9611		M269	
M251	TEST COND. REQUIRED BY AMP9611		M270	



LSTAT: EQU #0000 ;LOAD STATUS REGISTER  
 CLAM: EQU #0000 ;CLEAR MASK REGISTER  
 RSTAT: EQU #0000 ;SET MASK REGISTER  
 CLIP: EQU #0000 ;CLEAR MASK REGISTER  
 DISM: EQU #0000 ;DISABLE INTERRUPT REQUEST  
 LDIM: EQU #0000 ;LOAD MASK REGISTER  
 ENIM: EQU #0000 ;ENABLE INTERRUPT REQUEST

## INTERNAL REGISTER SELECT CONTROL PATTERNS

CRI: EQU #0000 ;SELECTS BITS 6 THROUGH 11 OF INSTRUCTION WORD AS  
 ORZ: EQU #0000 ;SELECTS BITS 12 THROUGH 15  
 BASE: EQU #0000 ;SELECTS BASE ADDRESS USING BITS 5 AND 6  
 RZERO: EQU #0000 ;SELECTS REGISTER ZERO

## CARRY SELECT CONTROL PATTERNS

CORE: EQU #0000 ;SELECTS LOGICAL ONE AS CARRY TO BE STORED  
 CZERO: EQU #0001 ;SELECTS LOGICAL ZERO AS CARRY TO BE STORED  
 CQLB: EQU #0010 ;SELECTS LSD OUTPUT OF Q REGISTER AS CARRY  
 CHSB: EQU #0011 ;SELECTS MSB OUTPUT OF RAM AS CARRY  
 CRLB: EQU #0100 ;SELECTS LSD OUTPUT OF RAM AS CARRY  
 CCAR: EQU #0101 ;SELECTS CARRY OUTPUT FROM ALU  
 CRFD: EQU #0110 ;SELECTS RAM MIDPOINT  
 CQFD: EQU #0111 ;SELECTS Q MIDPOINT

NOTE: THERE ARE THREE CARRY LATENCES IN THE MC6800 IMPLEMENTATION.  
 ONE IS INTERNAL TO THE 2604 AND IS CLOCKED ON EACH MICROCYCLE.  
 THE OTHERS ARE WITHIN THE 2604 CHIP AND ARE ONLY CLOCKED WHEN THE APPROPRIATE  
 ENABLE LINE IS HELD LOW AND THE CORRECT INSTRUCTION IS PLACED ON THE  
 STATUS AND SHIFT CONTROL FIELD OF THE MICROINSTRUCTION WORD.

## BUS CONTROL PATTERNS

SNOKE: EQU #0000 ;DISABLES ALL CPU OUTPUTS TO D BUS  
 SALO: EQU #0001 ;DISABLES DATA BUS DURING FAULT MICROCYCLE.  
 SMFP: EQU #0010 ;SOURCES MEMORY DATA REGISTER ONTO DBUS  
 SRVC: EQU #0011 ;SELECTS REGISTERS FILE ONTO D BUS  
 SVAULT: EQU #0100 ;SOURCES FAULT REGISTER

SSTATUS: EQU #0001 ;SOURCES MACHINE STATUS REGISTER  
 SHANDT: EQU #0010 ;SOURCES MANUAL DATA INPUT  
 SWANHO: EQU #0011 ;SOURCES MANUAL REGISTER SELECT FIELD  
 SWATAH: EQU #0100 ;SOURCES MICROPROGRAM DATA FIELD  
 STATAE: EQU #0101 ;SOURCES CPU STATE DISPLAY  
 STIMPA: EQU #0102 ;SOURCES TMRK A  
 STIMPB: EQU #0103 ;SOURCES TMRB B

## TEST CONDITION SELECT PATTERNS

TEST CONTROL THE SOURCE OF THE TEST INPUT TO THE 26041 NEXT ADDRESS  
 CONTROL UNIT.

TZERO: EQU #0000 ;INPUTS LOGICAL ZERO ON TEST INPUT  
 T25SB: EQU #0001 ;TESTS FOR 250 MS RISE  
 T25SD: EQU #0010 ;TESTS FOR 250 MS FALL  
 T25SF: EQU #0011 ;TESTS FOR OVERFLOW SIGNAL  
 TMUL: EQU #0010 ;TESTS FOR OUTPUT OF 26044 MULTIPLIER  
 TINTRP: EQU #0011 ;TESTS MICROINTERUPT REQUEST LINE  
 TCPR: EQU #0100 ;TESTS OUTPUT OF EXTERNAL CARRY LATCH  
 COUNT: EQU #0111 ;TESTS COUNTER ZERO

## TEST POLARITY SELECT PATTERNS

TRUE: EQU #01 ;TESTS FOR HIGH  
 FALSE: EQU #00 ;TESTS FOR LOW

## D INPUT TO 26041 SELECT CONTROL PATTERNS

ABUS: EQU #00 ;SELECTS THE ADDRESS BUS (OUTPUT OF INTERNAL REGISTER FILE)  
 DBUS: EQU #01 ;SELECTS THE INTERNAL TRISTATE DATA BUS

## FORMAT DEFINITIONS

BADNESS: \*\*\*\*\*  
 THIS FORMAT IS USED TO PLACE A BRANCH ADDRESS IN BITS 0 THRU 11  
 OF THE MICROINSTRUCTION FOR USE IN DETERMINING THE NEXT ADDRESS IN  
 A JP, CJP, CIS, JSRP, JR, RCT, CJTP OR LDCT INSTRUCTION.  
 (1) A BINARY NUMBER NOT GREATER THAN 12 DIGITS OR A LABEL.  
 (THE NUMBER WILL BE RIGHT JUSTIFIED AND TRUNCATED)

OPTIONAL REQUIREMENTS: THIS FORMAT MAY NOT BE OVERLAID WITH STATSRT, DATINSTR, READ/WRITE, ACLK	CARRSEL: DFT 491,37,12X DATINSTR: DFT 48X,16X,1D8
STATSRT Address:	DFT 52X,1,12V#;
RFSH *****	
SEE AM2904 DATA SHEET FOR DEFINITION OF 10 TO 112.	
OVERLAY RESTRICTIONS: CANNOT BE OVERLAID WITH: MADDRES, DATINSTR, PMAICK, ACLK	
STATSRT: DFT 52X,1,12V	
CARRSEL *****	
THIS FORMAT IS USED TO INSERT INTO THE MICROPROGRAM WORD THE BIT PATTERN THAT SELECTS THE SOURCE OF THE CARRY BIT THAT IS STORED IN THE CARRY BITS OF THE MACHINE AND MICROSTATUS REGISTERS IF THEY ARE ENABLED. IT ALWAYS DETERMINES WHAT IS STORED IN THE CARRY LATCH INTERNAL TO THE 2904 ON EVERY CLOCK CYCLE.	
VARIABLE FIELD SUBSTITUTIONS: (1) A THREE BIT PATTERN APPROPRIATE TO SELECT THE REQUIRED INPUT TO THE CARRY SELECT MULTIPLIER (IC-3 CPU BOARD II) THIS WILL NORMALLY BE SUPPLIED BY USING ONE OF THE CONSTANTS DEFINED UNDER 'CARRY SELECT CONTROL PATTERNS'.	
OVERLAY RESTRICTIONS: HOST NOT BE OVERLAID WITH DATINSTR	

OPTIONAL REQUIREMENTS: THIS FORMAT PRODUCES THE APPROPRIATE PATTERN IN BITS 15 AND 51 OF THE MICROPROGRAM WORD SO THAT A REFRESH CYCLE IS GENERATED THROUGH THE I/O PORT IF P11.62 (CPORT) IS HIGH HIGH.	REFRESH *****
REFRESH	
OVERLAY RESTRICTIONS: THERE ARE NO VARIABLE FIELDS.	
OVERLAY RESTRICTIONS: MAY NOT BE OVERLAID WITH DATINSTR, READ, WRITE, RFSH#.	
REFRESH: DFT 121,388,35X,160,15X	
READ: *****	
THIS FORMAT IS THE SAME AS RFSH EXCEPT THAT A READ CYCLE IS INITIATED.	
OVERLAY RESTRICTIONS: MAY NOT BE OVERLAID WITH DATINSTR, RFSH, WRITE, RFSH#.	
READ: DFT 121,381,35X,160,15X	
WRITE: *****	
THIS FORMAT IS THE SAME AS RFSH EXCEPT THAT A WRITE CYCLE IS PRODUCED.	
OVERLAY RESTRICTIONS: MAY NOT BE OVERLAID WITH RFSH, READ, RFSH#.	
WRITE: DFT 121,386,35X,160,15X	
AM2904 *****	
THIS FORMAT IS THE SAME AS RFSH EXCEPT THAT A READ/MODIFY/WRITE CYCLE IS PRODUCED.	
OVERLAY RESTRICTIONS: MUST NOT BE OVERLAID WITH	

DATIMSR, RPSRA, READ, WRITE.  
DEF 121,001,151,001,151

**MAC**  
---  
THIS FORMAT ALLOWS THE NEXT ADDRESS CONTROL SECTION OF THE MICROCODE WORD TO BE SET UP.

**VARIABLE FIELD SUBSTITUTIONS**  
(1) A 1 BIT BINARY FIELD. THIS SHOULD BE SET TO 1 IF THE 28603 BRANCH ADDRESS MODIFICATION FACILITY IS REQUIRED. THIS FIELD DEFAULTS TO PRIMARY ZERO.  
(2) A ONE BIT BINARY FIELD WHICH SHOULD BE SET TO A ONE IF A CONDITIONAL JUMP IS BEING PERFORMED AND THE CONDITION TO BE TESTED IS THE TRUE STATE OF A SELECTED CONDITION INPUT. IF THE FALSE STATE OF THE CONDITION IS TO BE TESTED THE BIT SHOULD BE SET TO ZERO. THIS CAN BE ACHIEVED BY USING THE PREVIOUSLY DEFINED CONSTANTS TRUE AND FALSE.  
(3) A FOUR BIT BINARY FIELD WHICH SPECIFIES WHICH OF SIXTEEN TEST CONDITIONS INPUTS ARE TO BE USED TO DETERMINE THE ACTION WITHIN A CONDITIONAL JUMP IS REQUIRED.  
THE CONSTANTS DEFINED IN THE 'TEST CONDITION SELECT PATTERNS' SECTION CAN BE USED HERE.  
(TZERO, ZMSB, ZLSB, OVR, MUL, IMPRT, CARR, COUNT)

(4) A FOUR BIT BINARY FIELD THAT SPECIFIES THE INSTRUCTION TO THE AM2901 NEXT ADDRESS CONTROL UNIT.  
THE CONSTANTS DEFINED IN THE AM2901 INSTRUCTION SET CAN BE USED HERE.

**OVERLAY RESTRICTIONS:**  
MUST NOT BE OVERLID WITH MACSTEN IF A CONDITION TEST IS SPECIFIED.

MAC:  
DEF 11000,371,381,111,431,470,1110,161

MACP  
---

THIS IS THE SAME AS MAC EXCEPT THAT BIT 25 IS SET TO 0 RATHER THAN 1. THIS CAUSES THE INSTRUCTION MACSTEN TO BE ALLOWED EITHER ON THE CURRENT CYCLE IN THE PIPELINED ARCHITECTURE OR ON THE NEXT CYCLE IN THE NON PIPELINED HARDWARE.

MACP:  
DEF 11000,371,380,111,431,470,1110,161

ALU  
---

THIS FORMAT ENCAPS THE BIT PATTERNS THAT CONTROL THE ALU TO BE INSERTED INTO THE MICROPROGRAM WORD.

**VARIABLE FIELD SUBSTITUTIONS.** THIS BIT SHOULD BE SET TO 0 IF THE MICROSTATUS REGISTER IS TO BE CLOCKED AND ONE IF IT IS NOT.

THIS FIELD DEFAULTS TO BINARY ONE.

(1) A SINGLE BINARY BIT. THE CONSTANTS DRUS OR ABUS SHOULD BE INSERTED HERE TO SPECIFY WHETHER THE DATA BUS OR THE INTERNAL REGISTER FILE IS SELECTED AS THE INPUT TO THE AM2901 DATA INPUT.

(3) A SINGLE BINARY FIELD SPECIFYING THE DESTINATION OF THE DATA INPUT TO THE AM2901 DATA INPUT.

(4) A THREE BIT BINARY FIELD SPECIFYING THE DESTINATION OF THE DATA LEAVING THE 2901 ALU, WITHIN THE 2901 CHIP. ONE OF THE CONSTANTS DEFINED IN THE SECTION CALLED AM2901 DESTINATION CONTROL SHOULD BE USED HERE.

(5) A THREE BIT BINARY FIELD SPECIFYING THE ALU MS BYTE FUNCTION. ONE OF THE CONSTANTS DEFINED IN THE SECTION CALLED AM2901 ALU FUNCTIONS SHOULD BE USED HERE.

(6) A THREE BIT BINARY FIELD SPECIFYING THE ALU MS BYTE FUNCTION. THE CHOICE OF SUBSTITUTION IS AS IN (5).

(7) A THREE BIT BINARY PATTERN SPECIFYING THE ALU SOURCE CONTROL. THIS SUBSTITUTION SHOULD BE CHOSEN FROM THE CONSTANTS DEFINED IN THE SECTION CALLED AM2901 SOURCE OPERANDS.

**OVERLAY RESTRICTIONS:**  
CAN BE OVERLID WITH ANY OTHER FORMAT.

ALU:  
DEF 101,17001,11001,11,1F1,121,391,391,391,261

REC  
---

THIS FORMAT ALLOWS THE BIT PATTERNS THAT CONTROL THE SELECTION OF REGISTERS TO BE INSERTED INTO THE MICROPROGRAM WORD.

**VARIABLE FIELD SUBSTITUTIONS:**

(1) A TWO BIT FIELD THE CONTENTS OF WHICH IS ADDED TO THE BIT PATTERN BEING USED TO SELECT 2901 INTERNAL REGISTER B.  
(2) A TWO BIT FIELD THE CONTENTS OF WHICH ARE ADDED TO THE BIT PATTERN

## Appendix C

BEING USED TO SELECT THE 2001 INTERNAL REGISTER A.

(3) A TWO BIT FIELD USED TO CONTROL THE SELECTION OF 2001 INTERNAL REGISTER A. THE SUBSTITUTION MAY BE CHOSEN FROM THE CONSTANTS DEFINED IN THE SECTION CALLED 'INTERNAL REGISTER SELECT CONTROL PATTERNS'.

(4) A TWO BIT FIELD USED TO CONTROL THE SELECTION OF 2001 INTERNAL REGISTER A. THE SUBSTITUTION MAY BE CHOSEN FROM THE CONSTANTS DEFINED IN THE SECTION CALLED 'INTERNAL REGISTER SELECT CONTROL PATTERNS'.

(5) A FOUR BIT BINARY PATTERN USED TO SELECT THE SCRATCH (OR INTERNAL) REGISTER. THE CONSTANTS DEFINED IN THE SECTION CALLED REGISTER DEFINITIONS (REG, AL ETC.) CAN BE USED HERE.

OVERLAY RESTRICTIONS:

MUST NOT BE OVERLAID WITH

MAIN, MACHINT, MACHINT.

DDBS : DFP 141,291,291,291,291,491,381

THIS FORMAT ENABLES THE BIT PATTERN THAT CONTROLS THE SOURCING OF OUTPUTS ONTO THE DBUS TO BE INSERTED INTO THE MICROPROGRAM WORD.

DDBS

0000  
THIS FORMAT ENABLES THE BIT PATTERN THAT SELECTS ONE OF THE DEVICES CAPABLE OF DRIVING THE DBUS.

(1) A FOUR BIT BINARY PATTERN THAT SELECTS ONE OF THE DEVICES CAPABLE OF DRIVING THE DBUS.

THE CONSTANTS DEFINED IN THE SECTION CALLED 'BUS CONTROL PATTERNS' SHOULD BE USED AS SUBSTITUTIONS HERE.

OVERLAY RESTRICTIONS:

MAY BE OVERLAID WITH ANY OTHER FORMAT.

DDBS : DFP 6X,4Y,5Z

MAIN CLOCK CONTROL FORMATS

00000000000000000000000000000000

THESE FIELDS HAVE NO VARIABLE FIELD SUBSTITUTIONS AND CAN BE USED TO SET THE APPROPRIATE BIT IN THE MICROINSTRUCTION WORD THAT CAUSES A PARTICULAR PART OF THE SYSTEM TO BE CLOCKED ON THIS CURRENT CYCLE.

OVERLAY RESTRICTIONS:

THERE ARE NO OVERLAY RESTRICTIONS ALL OF THE MAIN CLOCK CONTROL FORMATS CAN BE USED WITH EACH OTHER AND WITH OTHER FORMATS.

CKINST:	CAUSES THE INSTRUCTION REGISTER TO BE LOADED ON THE CURRENT CYCLE (IF PIPELINED) OR THE NEXT CYCLE (IF NON PIPELINED).
CKINST:	DEP 381,391,251
CKALU:	CAUSES THE 2001 CHIP TO BE CLOCKED ON THE CURRENT CYCLE. REGISTERS ARE LOADED ACCORDING TO THE VARIABLE FIELD SUBSTITUTIONS IN THE ALU FORMAT.
CKALU:	DEP 51,391,501
CKRCG:	CAUSES THE INTERNAL (OR SCRATCH REGISTER FILE TO BE CLOCKED.
CKRCG:	DEP 41,391,591
CKPORT:	CAUSES THE MICRO INTERRUPT CONTROL UNIT TO BE CLOCKED (OR IN OTHER WORDS, THE INSTRUCTION TO TIE 2014 IS ENABLED).
CKMICHT:	DEP 31,391,601
CKPORT:	CAUSES THE LOGIC CONTROLLING THE J/O PORTS OF THE CPU TO BE CLOCKED ON THE CURRENT CYCLE SO THAT AN I/O CYCLE AS DETERMINED BY THE BIT PATTERN SET UP BY THE BUS/RD,BRD,WRTE AND WRMT PORTS IS CARRIED OUT.
CKPORT:	SOME OF THESE CYCLES ONLY GO THROUGH PART OF THE IRB SEQUENCE AFTER ONE CLOCK PULSE AND NEED FURTHER CYCLES TO COMPLETE. WHEN A CYCLE'S PAGE IS PAGE'D OUT THROUGH ITS SEQUENCE UNLESS IT IS CLOCKED, THE FIFTH OF CYCLES DOES NOT NEED TO BE SPECIFIED.
CKPORT:	DEP 11,391,621
ENAUICK:	THIS CAUSES THE AUXILIARY CLOCK FIELD TO BE ENABLED. NORMALLY THE FORMAT ENAUICK WILL BE USED TO SPECIFY THE AUXILIARY CLOCK FUNCTION.
ENAUICK:	DEP 21,391,611
AUXCLK 0000	THIS FORMAT ENABLES AN AUXILIARY CLOCKING FIELD TO BE INSERTED INTO THE MICROPROGRAM WORD.
	VARIABLE FIELD SUBSTITUTIONS:
	(1) A FOUR BIT BINARY FIELD THAT SPECIFIES THE EXACT CLOCKING FUNCTION
	BIT 0 - SET TO BINARY 1 - CAUSES DISPLAY TO 2N CLOCKED
	BIT 1 - - - - - CAUSES STICK DISPLAY TO BE CLOCKED
	BIT 2 - - - - - CAUSES STATUS REGISTER TO BE CLOCKED
	BIT 3 - - - - - CAUSES MACHINE INTERRUPT UNIT TO

BE CLOCKED.

OVERLAY INSTRUCTIONS:  
MUST NOT BE OVERLAID WITH  
ADDRESS. STATUS/INT. DATASET.

MACINT: DEP 001,47

MACINT  
dataset

THIS FORMAT ENABLES THE MICROINTERRUPT CONTROL FIELD TO BE PLACED IN  
THE MICROPROGRAM WORD.

VARIABLE FIELD SUBSTITUTIONS:

(1) A PORN BIT. THIS FIELD WHICH IS AN INSTRUCTION FOR THE AM 2904  
FFECTED POLARITY INTERRUPT CONTROL UNIT.  
THIS INSTRUCTION CAN BE PROVIDED USING ONE OF THE CONSTANTS DEFINED  
IN THE SECTION CALLED "AM 2904 INSTRUCTION SET".

OVERLAY RESTRICTIONS:  
MUST NOT BE OVERLAID WITH REG UNLESS VARIABLE FIELD SUBSTITUTIONS  
(3) AND (4) ARE LEFT TO DEFAULT IN REG (IE DOWN CASE).

MACINT: DEP 101,47,421

MACINT  
dataset

THIS FORMAT IS THE SAME AS MACINT EXCEPT THAT IT APPLIES TWO THE 2914  
CONTROLLING THE MACHINT INTERRUPT STRUCTURE.

MACINT: DEP 141,47,401

MACINT  
dataset

THIS FORMAT ENABLES A 3-BIT PATTERN CONTROLLING EXACTLY WHICH OF THE FIRST  
FOUR BITS OF THE MACHINE STATUS REGISTER ARE ENABLED WHEN THE MACHINE  
STATUS REGISTER, WITHIN THE 2904, IS ITSELF ENABLED.

VARIABLE FIELD SUBSTITUTIONS:

(1) A PORN BIT. ALIASED PATTERN AS FOLLOWS:

- |       |              |
|-------|--------------|
| Bit 0 | NOT ENABLE 1 |
| 1     | NOT ENABLE C |
| 2     | NOT ENABLE N |
| 3     | NOT ENABLE P |
- (THIS IS USED AS ONE IN THIS SPEC. FOR  
AM 2904 BUT IS USED AS P IN THIS MACHINE)

Appendix DMICROCODE SOURCE TEXT

1 MAY 1981

AM29029 AM2937 MICRO ASSEMBLER, V1.2  
MIL STD 1750 PHASE 1 RIG FORMAT DEFINITION

1 MAY 1981

PAGE 2

PAGE 3

AM29029 AND2937 MICRO ASSEMBLER, V1.2  
MIL STD 1750 PHASE 1 RIG FORMAT DEFINITION

WORD 64

MICROPROGRAM FIELD FORMAT

WORD 64

101T FUNCTION

102. NO.

## CONDITION FOR ACTION

102. NO.

103. ALTERNATIVES:

(1) STATUS AND SHIFT INSTRUCTION

(2) 12 BIT BRANCH ADDRESS

(3) BITS 9 TO 11 OF 16 BIT DATA FIELD

(4) AUF CLOCK CONTROL FIELD

104. PW - CK DISPLAY

105. M1 - CK STATE DISPLAY

107. M2 - CK STATUS

108. M3 - CK MACH. INT.

109.

110.

111.

112.

113.

114.

115. (1) I/O PORT CONTROL BIT 1

(2) BIT 15 OF DATA FIELD

116. MACH. INT. ADDRESS CONTROL

117.

118.

119.

120. (1) CONDITION TEST SELECT

(2) NOT ENABLE Z - M20

122. NOT ENABLE C - M21

123. NOT ENABLE N - M22

NOT ENABLE P - M23

		M24	CONDITION POLARITY TEST	APPLICABLE IF TEST CONDITION REQUIRED BY AM 29029
		M25	CK INSTRUCTION REG	ALWAYS APPLICABLE
		M26	ALU SOURCE CONTROL	ALWAYS APPLICABLE
		M27		
		M28		
		M29	ALU MS BYTE FUNCTION	ALWAYS APPLICABLE
		M30		
		M31		
		M32	ALU LS BYTE FUNCTION	ALWAYS APPLICABLE
		M33		
		M34		
		M35	ALU DESTINATION CONTROL	ALWAYS APPLICABLE
		M36		
		M37		
		M38	INTERNAL REGISTER SELECT	APPLICABLE IF M1,REG IS SOURCED ONTO D BUS OR 2901 D INPUT OR IF REG IS CLOCKED
		M39		
		M40		
		M41		
		M42	(1) INTERNAL REGISTER A SELECT CONTROL (2) MICRO INTERRUPT CONTROL BITS 1 AND 2	APPLICABLE IF REG A IS USED APPLICABLE IF CK MACH. INT. IS HIGH.
		M43		
		M44	(1) INTERNAL REGISTER B SELECT CONTROL (2) MICRO INT. CONTROL BITS 3 AND 4	APPLICABLE IF REG B IS USED APPLICABLE IF CK MACH. INT. IS HIGH.
		M45		
		M46	(1) INTERNAL REGISTER A SELECT MOD. (2) MACH.INT.CONTROL BITS 1 AND 2	APPLICABLE IF REG A IS USED APPLICABLE IF CK MACH. INT. IS HIGH.
		M47		
		M48	(1) INTERNAL REGISTER B SELECT MOD. (2) MACH.INT.CONTROL BITS 3 AND 4	APPLICABLE IF REG B IS USED APPLICABLE IF CK MACH. INT. IS HIGH.
		M49		
		M50	2901 D INPUT SOURCE SELECT	APPLICABLE IF D INPUT IS SELECTED

## Appendix D

1 MAY 1981

PAGE

AM2919 ANDASH MICRO ASSEMBLER, V1.2  
MIL STD 1739 PHASE 1, BIG FORMAT DEFINITION

		AS R OR S SOURCE FOR ALU
IM51	PORT CONTROL DIP 2	APPLICABLE IF CK PORT IS HIGH
IM52	MACH. STAT. NOT SHABLE	ALWAYS APPLICABLE
IM53	MICRO STATUS NOT ENABLE	ALWAYS APPLICABLE
IM54	D BUS SOURCE CONTROL FIELD	ALWAYS APPLICABLE
IM55		
IM56	CX ALU	ALWAYS APPLICABLE
IM59	CX REG	ALWAYS APPLICABLE
IM60	CX MIC. INTERRUPT	ALWAYS APPLICABLE
IM61	ENABLE ALU CLOCK FIELD	ALWAYS APPLICABLE
IM62	CK Port	ALWAYS APPLICABLE
IM63	AR2665 CONTROL	ALWAYS APPLICABLE

PAGE

5

AM2919 ANDASH MICRO ASSEMBLER, V1.2  
MIL STD 1739 PHASE 1, BIG FORMAT DEFINITION

		IM2901 SOURCE OPERANDS (R/S)
IM64	AB1	EQU Q#8
IM65	AB1	EQU Q#1
IM66	TQ1	EQU Q#2
IM67	TQ1	EQU Q#3
IM68	ZQ1	EQU Q#4
IM69	DA1	EQU Q#5
IM70	DO1	EQU Q#6
IM71	DI1	EQU Q#7
		IM2901 ALU FUNCTIONS (R FUNCTION S)
IM72	ADD:	EQU Q#8
	SUBR:	EQU Q#1
	SUBS:	EQU Q#2
	OR:	EQU Q#3
	AND:	EQU Q#4
	NOTA:	EQU Q#5
	NOTB:	EQU Q#6
	MEMR:	EQU Q#7
		IM2901 DESTINATION CONTROL
	Q#0:	EQU Q#8
	WOP:	EQU Q#1
	RAMA:	EQU Q#2
	RAMP:	EQU Q#3
	RAMD:	EQU Q#4

13 DECEMBER 1976 JHM  
UPDATED 31JUL 76, 1977  
AM2901 INSTRUCTION SET  
REGISTER DEFINITIONS

1 MAY 1981

## AMOS/29 AMDASH MICRO ASSEMBLER, V1.2 FAMILY MIMONICS

PAGE 6

```

        ;R E A M 2 9 0 8 F A M I L Y M I M O N I C S          PAGE 6
        ;DISIN: EQU     H#0           ;DISABLE INTERRUPT REQUEST
        ;LDP:   TQU     H#1           ;LOAD MASK REGISTER
        ;TWN:   TQU     H#2           ;ENABLE INTERRUPT REQUEST

;AM29011: INSTRUCTION SET

JZ:    RQU     H#0           ;JUMP TO ADDRESS ZERO
      RQU     H#1           ;CONDITIONAL JUMP TO SUBROUTINE WITH JUMP
      ADDRESS IN THE PIPELINE REGISTER
      RQU     H#2           ;JUMP TO ADDRESS AND MAPPING FROM OUTPUT
      RQU     H#3           ;REGISTER TO ADDRESS IN PIPELINE
      RQU     H#4           ;PUSH STACK AND CONDITIONALLY LOAD COUNTER
      RQU     H#5           ;JUMP TO SUBROUTINE WITH STARTING ADDRESS
      RQU     H#6           ;CONDITIONALLY SELECTED FROM THE AM2911
      RQU     H#7           ;R-REGISTER OR PIPELINE ADDRESS
      RQU     H#8           ;CONDITIONAL JUMP TO VECTOR ADDRESS
      RQU     H#9           ;JUMP TO ADDRESS CONDITIONALLY SELECTED FROM
      RQU     H#A           ;AM2911 R-REGISTER OR PIPELINE ADDRESS
      RPT:   RQU     H#B           ;REPEAT LOOP IF COUNTER IS NOT EQUAL TO ZERO
      RPT:   RQU     H#C           ;EQUAL TO ZERO
      CRBN:  RQU     H#D           ;CONDITIONAL RETURN FROM SUBROUTINE
      RQU     H#E           ;POP PIPELINE ADDRESS AND POP
      CIPP:  RQU     H#F           ;CONDITIONAL JUMP TO PIPELINE ADDRESS AND POP
      CIPP:  RQU     H#G           ;STICK
      LDOT:  RQU     H#C           ;LOAD COUNTER AND CONTINUE
      LDOT:  RQU     H#D           ;TEST END OF LOOP
      LDOT:  RQU     H#E           ;CONTINUE TO NEXT ADDRESS
      LDOT:  RQU     H#F           ;JUMP TO PIPELINE REGISTER ADDRESS
      JP:    RQU     H#G           ;ONE. THERE ARE THREE CARRY LATCHES IN THE MK ONE IMPLEMENTATION.

;AM2914 INSTRUCTION SET

MCID:  EQU     H#0           ;MCIDTR CLEAR
      RQU     H#1           ;CLEAR ALL INTERRUPTS
      CLIM:  RQU     H#2           ;CLEAR INTERRUPTS FROM M-BUS
      CLMR:  RQU     H#3           ;CLEAR INTERRUPTS FROM MASK REGISTER
      CLVC:  RQU     H#4           ;CLEAR INTERRUPT FROM LAST VECTOR READ
      RDIC:  RQU     H#5           ;READ VECTOR
      RDIA:  RQU     H#6           ;READ STATUS REGISTER
      RDIA:  RQU     H#7           ;READ MASK REGISTER
      SPPM:  RQU     H#8           ;SET MASK REGISTER
      LOSTA: RQU     H#9           ;LOAD STATUS REGISTER
      BCIRH: RQU     H#A           ;BIT CLEAR MASK REGISTER
      BSWM:  RQU     H#B           ;BIT SET MASK REGISTER
      CLRM:  RQU     H#C           ;CLEAR MASK REGISTER

;INTERNAL REGISTER SELECT CONTROL PATTERNS

GPI:   EQU     H#00           ;SELECTS BITS 2 THROUGH 11 OF INSTRUCTION WORD AS
      RQU     H#01           ;REGISTER SELECT
      GPO:   EQU     H#10           ;SELECTS BITS 12 THROUGH 15
      RQU     H#10           ;SELECTS BASE REGISTER USING BITS 5 AND 6
      RZFO:  EQU     H#11           ;SELECTS REGISTER ZERO

;CARRY SELECT CONTROL PATTERNS

CONE:  EQU     B#000           ;SELECTS LOGICAL ONE AS CARRY TO BE STORED
      RQU     B#001           ;SELECTS LOGICAL ZERO AS CARRY TO BE STORED
      CQSB:  EQU     B#010           ;SELECTS LS3 OUTPUT OF Q REGISTER AS CARRY
      CRSB:  EQU     B#011           ;SELECTS MS3 OUTPUT OF RAM AS CARRY
      CRSP:  EQU     B#100           ;SELECTS LSB OUTPUT OF RAM AS CARRY
      CCAR:  EQU     B#101           ;SELECTS CARRY OUTPUT FROM ALU
      CPID:  EQU     B#110           ;SELECTS RAM MIDPOINT
      CQID:  EQU     B#111           ;SELECTS Q MIDPOINT

;BUS CONTROL PATTERNS

SMONE: EQU     B#000           ;DISABLES ALL CPU OUTPUTS TO D BUS

```

THE OTHERS ARE THE CARRY BITS IN THE MICRO AND MACHINE STATUS REGISTERS WHICH ARE VITRIN THE 2904 CHIP AND ARE ONLY CLOCKED WHEN THE APPROPRIATE ENABLE LINE IS HEED LOW AND THE CORRECT INSTRUCTION IS PLACED ON THE STATUS AND SHIFT CONTROL FIELD OF THE MICROINSTRUCTION WORD.

THESE CONTROL WHICH DEVICE HAS ITS OUTPUT SOURCED ONTO THE INTERNAL TRISTATE DATA BUS DURING THE CURRENT MICROCYCLE. ONLY ONE DEVICE CAN BE SOURCED AT A TIME.



1 MAY 1981

1 MAY 1981

AMOS/20 ANDASH MICRO ASSEMBLER, V1.2  
THE AM2908 FAMILY MIMONICS

PAGE 10

AMOS/20 ANDASH MICRO ASSEMBLER, V1.2  
THE AM2908 FAMILY MIMONICS

PAGE 11

CARRYSEL  
eeeee

THIS FORMAT IS USED TO INSERT INTO THE MICROPROGRAM WORD THE BIT PATTERN THAT SELECTS THE SOURCE OF THE CARRY BIT THAT IS STORED IN THE CARRY BITS OF THE MACHINE AND MICROSTATUS REGISTERS IF THEY ARE ENABLED.

IT ALWAYS DETERMINES WHAT IS STORED IN THE CARRY LATCH EXTERNAL TO THE 2908 ON EVERY CLOCK CYCLE.

VARIABLE FIELD SUBSTITUTIONS:

(1) A THREE BIT BINARY PATTERN APPROPRIATE TO SELECT THE REQUIRED INPUT TO THE CARRY SELECT MULTIPLIER (IC 3 CPU BOARD 11). THIS WILL NORMALLY BE SUPPLIED BY USING ONE OF THE CONSTANTS DEFINED UNDER 'CARRY SELECT CONTROL PATTERNS'.

OVERRLAY RESTRICTIONS:

MUST NOT BE OVERLAIN WITH DATASRT

DATASRT: DFT 491,30,121

DATASRT: DFT 491,1617:DE

RFSH  
eeeee

THIS FORMAT PRODUCES THE APPROPRIATE PATTERN IN BITS 15 AND 51 OF THE MICROPROGRAM WORD SO THAT A RFSH CYCLE IS GENERATED THROUGH THE I/O PORT IF BIT 62 (CPORT) IS HELD HIGH. THERE ARE NO VARIABLE FIELDS.

OVERRLAY RESTRICTIONS:

MA NOT BE OVERLAIN WITH DATASRT, READ, WRITE, RWSRT.

RFSH: DFT 121,300,351,300,15K

MAC  
eeeee

THIS FORMAT ALLOWS THE NEXT ADDRESS CONTROL SECTION OF THE MICROCODE WORD TO BE SET UP.

VARIABLE FIELD SUBSTITUTIONS

(1) A 1 BIT BINARY FIELD. THIS SHOULD BE SET TO A ONE IF THE 2908 BRANCH ADDRESS MODIFICATION FACILITY IS REQUIRED.

THIS FIELD DEFAULTS TO BINARY ZERO.

(2) A ONE BIT BINARY FIELD WHICH SHOULD BE SET TO A ONE IF

A CONDITIONAL JUMP IS BEING PERFORMED AND THE CONDITION TO

THIS FORMAT IS THE SAME AS RFSH EXCEPT THAT A READ/MODIFY/WRITE CYCLE IS PRODUCED.

OVERLAY RESTRICTIONS:

MUST NOT BE OVERLAIN WITH DATASRT, RFSH, READ, WRITE.

RWSRT: DFT 121,301,351,301,15K

THIS FORMAT IS THE SAME AS RFSH EXCEPT THAT A READ/MODIFY/WRITE CYCLE IS PRODUCED.

OVERLAY RESTRICTIONS:

MAY NOT BE OVERLAIN WITH DATASRT, RFSH, READ, WRITE.

RWSRT: DFT 121,300,351,300,15K

THIS FORMAT IS THE SAME AS RFSH EXCEPT THAT A READ CYCLE IS INITIATED.



1 MAY 1981

PAGE 14

AMOS/29 ANDASH MICRO ASSEMBLER, V1.2  
P A M 2 9 0 0 P A M I L Y H A Z H O N I C S

(3) A TWO BIT FIELD USED TO CONTROL THE SELECTION OF 2901 INTERNAL REGISTER PATTERN. THE SUBSTITUTION MAY BE CHOSEN FROM THE CONSTANTS DEFINED IN THE SECTION CALLED 'INTERNAL REGISTER SELECT CONTROL PATTERNS'.

(4) A TWO BIT FIELD USED TO CONTROL THE SELECTION OF 2901 INTERNAL REGISTER A. THE SUBSTITUTION MAY BE CHOSEN FROM THE CONSTANTS DEFINED IN THE SECTION CALLED 'INTERNAL REGISTER SELECT CONTROL PATTERNS'.

(5) A FOUR BIT BINARY PATTERN USED TO SELECT THE SCRATCH (OR EXTERNAL) REGISTER. THE CONSTANTS DEFINED IN THE SECTION CALLED 'REGISTER DEFINITIONS' (A#0,1 ETC.) CAN BE USED HERE.

OVERLAY RESTRICTIONS:  
MUST NOT BE OVERLAID WITH  
MACINT.

REG : DEF 14X.2#1.2#1.2#1.4#1.3#1

DUS :

\*\*\*

THIS FORMAT ENABLES THE BIT PATTERN THAT CONTROLS THE SOURCING OF OUTPUTS  
ONTO THE DUS TO BE INSERTED INTO THE MICROPROGRAM WORD.

VARIABLE FIELD SUBSTITUTIONS:  
(1) A FOUR BIT INPUT PATTERN THAT SELECTS ONE OF THE DEVICES CAPABLE

OF DRIVING THE DBUS.  
THE CONSTANTS DEFINED IN THE SECTION CALLED 'BUS CONTROL PATTERNS'  
SHOULD BE USED AS SUBSTITUTIONS HERE.

OVERLAY RESTRICTIONS:  
MAY BE OVERLAID WITH ANY OTHER FORMAT.

DBUS :

DFF 61.4#1.5#1

MAIN CLOCK CONTROL FORMATS  
=====

THREE FORMATS HAVE NO VARIABLE FIELD SUBSTITUTIONS AND CAN BE USED  
TO SET THE APPROPRIATE BIT IN THE MICROINSTRUCTION WORD THAT CAUSES

1 MAY 1981

PAGE 15

AMOS/29 ANDASH MICRO ASSEMBLER, V1.2  
P A M 2 9 0 0 P A M I L Y H A Z H O N I C S

A PARTICULAR PART OF THE SYSTEM TO BE CLOCKED ON THE CURRENT CYCLE.  
OVERLAY RESTRICTIONS:

THERE ARE NO OVERLAY RESTRICTIONS ALL OF THE MAIN CLOCK CONTROL FORMATS CAN BE USED WITH EACH OTHER AND WITH OTHER FORMATS.

CHINST : CAUSES THE INSTRUCTION REGISTER TO BE LOADED ON THE CURRENT CYCLE (IF PIPELINED) OR THE NEXT CYCLE (IF NOT PIPELINED).

DEF 38X.3#1.2#1

CAUSES TRF 2901 CIPS TO BE CLOCKED ON THE CURRENT CYCLE.  
REGISTERS ARE LOADED ACCORDING TO THE VARIABLE FIELD  
SUBSTITUTIONS IN THE ADR FORMAT.

CRALU : DEF 51.B#1.5#1

CAUSES THE EXTERNAL (OR SCRATCH REGISTER FILE TO BE  
CLOCKED.

CRFC : DEF 4X.B#1.5#1

CAUSES THE MICRO INTERRUPT CONTROL UNIT TO BE CLOCKED (OR  
IN OTHER WORDS, THE INSTRUCTION TO THE 2814 IS ENABLED).

CRICINV : DEF 3X.B#1.6#1

CAUSES THE LOGIC CONTROLLING THE I/O PORTS OF THE CPU  
TO BE CLOCKED ON THE CURRENT CYCLE SO THAT AN I/O CYCLE  
AS DETERMINED BY THE BIT PATTERN SET UP BY THE RSPH,READ,WRITE  
AND RMPT FORMATS IS CARRIED OUT.  
SOME OF THESE CYCLES ONLY GO THROUGH PART OF THEIR  
SEQUENCE AFTER ONE CLOCK PORT AND NEED FURTHERCLOCKS TO  
COMPLETE. WHEN A CYCLE IS PART WAY THROUGH ITS  
SEQUENCE WHEN IT IS CLOCKED, THE TYPE OF CYCLE DOFS  
NOT NEED TO BE SPECIFIED.

CREPORT : DEF 1K.B#1.6#1

THIS CAUSES THE AUXILIARY CLOCK FIELD TO BE ENABLED  
NORMALLY THE FORMAT AUXCK WILL BE USED TO SPECIFY THE  
AUXILIARY CLOCK FUNCTION.

ENAUUCK : DEF 2X.B#1.6#1

1 MAY 1981

PAGE 16

PAGE 17

AM29 AMDAM MICRO ASSEMBLER, VI-2  
F R E A M 2 9 0 0 P A M I L Y M E M O N I C SAM29 AMDAM MICRO ASSEMBLER, VI-2  
F R F A M 2 9 0 0 P A M I L Y M E M O N I C S

THIS FORMAT IS THE SAME AS MICINT EXCEPT THAT IT APPLIES TWO THE 2914  
CONTROLLING THE MACHINE INTERRUPT STRUCTURE.

AUXICK

THIS FORMAT ENABLES AN AUXILIARY CLOCKING FIELD TO BE INSERTED INTO THE  
MICROPROGRAM WORD.

## VARIABLE FIELD SUBSTITUTIONS:

- (1) A FOUR BIT BINARY FIELD THAT SPECIFIES THE EXACT CLOCKING FUNCTION
  - PIT 0 - SET TO BINARY 1 - CAUSES DISPLAY TO BE CLOCKED
  - BIT 1 - CAUSES STATUS DISPLAY TO BE CLOCKED
  - BIT 2 - CAUSES STATUS REGISTER TO BE CLOCKED
  - BIT 3 - CAUSES MACHINE INTERRUPT UNIT TO BE CLOCKED.

OVERLAY RESTRICTIONS:  
MUST NOT BE OVERLAIN WITH  
BADNESS, STATUSRT, DATINSS†.

AUXICK:

DFF 60K.4V

MICINT

\*\*\*\*\*

THIS FORMAT ENABLES THE MICROINTERRUPT CONTROL FIELD TO BE PLACED IN  
THE MICROPROGRAM WORD.

## VARIABLE FIELD SUBSTITUTIONS:

- (1) A FOUR BIT BINARY FIELD WHICH IS AN INSTRUCTION FOR THE AM 2914  
VICTORED PRIORITY INTERRUPT CONTROL UNIT.

THIS INSTRUCTION CAN BE PROVIDED USING ONE OF THE CONSTANTS DEFINED  
IN THE SECTION CALLED "AM 2914 INSTRUCTION SET".

## OVERLAY RESTRICTIONS:

MUST NOT BE OVERLAIN WITH REG UNLESS VARIABLE FIELD SUBSTITUTIONS  
#3 AND #4 ARE LEFT TO DEFAULT IN REG (IE DONT CARE).

MICINT:

DFF 10K.4V.42I

MICINT

\*\*\*\*\*

1 MAY 1981

AM29 AMDAM MICRO ASSEMBLER, VI-2  
F R F A M 2 9 0 0 P A M I L Y M E M O N I C S

THIS FORMAT IS THE SAME AS MICINT EXCEPT THAT IT APPLIES TWO THE 2914  
CONTROLLING THE MACHINE INTERRUPT STRUCTURE.

MICINT:

DEF 14K.4V.46I

## MACSTEN

\*\*\*\*\*

THIS FORMAT ENABLES A BIT PATTERN CONTROLLING EXACTLY WHICH OF THE FIRST  
FOUR BITS OF THE MACHINE STATUS REGISTER ARE ENABLED WHEN THE MACHINE  
STATUS REGISTER, WITHIN THE 2904, IS ITSELF ENABLED.

## VARIABLE FIELD SUBSTITUTIONS:

- (1) A FOUR BIT BINARY PATTERN AS FOLLOWS:  
BIT 0 NOT ENABLE Z  
1 NOT ENABLE C  
2 NOT ENABLE N  
3 NOT ENABLE P

(SEE 2904 DATA SHEET)

## OVERLAY RESTRICTIONS:

MUST NOT BE OVERLAIN WITH MAC OR MACP UNLESS THE CONDITION SELECT  
VARIABLE FIELD IS LEFT TO DEFAULT IN MAC OR MACP.

MACSTEN:

DFF 40K.4V.P#0000..7CA

END

TOTAL PHASE 1 ERRORS = 0

1 MAY 1981

1 MAY 1981

AMOS/20 AMDASH MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (EMSL)

TITLE: EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (EMSL)

RELEVANT VERSION OF STANDARD -- MARCH 1, 1980 -- MIL-STD-1750A

TARGET HARDWARE -- MIL-STD-1750 BIG MEIA

FIRMWARE VERSION 1A.0

DATE OF RELEASE -- JUNE 1, 1980 S.J.SHIMMEL RAE(P)/FSS

PAGE 1

PAGE 2

PAGE 2

AMOS/20 AMDASH MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (EMSL)

P: EQU #FFFF

SECOND & MICROCODE ADDRESSES  
addresses.....

```
FFFF PLURIGR2: EQU #550
0529 RCSPSLBT: EQU H529
0521 3LIBLT: EQU H521
0474 SHIFTD16: EQU H474
0504 SHIFTD32: EQU H504
0446 SHIFTH: EQU H446
0543 IOPCDA96: EQU H543
0571 IOPCDA92: EQU H571
0487 IOPCDA94: EQU H487
0418 IOPCDA95: EQU H418
0454 IOPCDA97: EQU H454
0493 IOPCDA98: EQU H493
0481 IOPCDA99: EQU H481
0487 IOPCDA91: EQU H487
0429 IOPCDA42: EQU H429
0430 IOPCDA43: EQU H430
043C IOPCDA4B: EQU H43C
0497 IOPCDA47: EQU H497
048E IOPCDA45: EQU H48E
049C IOPCDA4D: EQU H49C
0462 IOPCDA41: EQU H462
IOPCDA43: EQU H463
```

THIS FIRMWARE CONTROLS ALL THE BASIC MACHINE FUNCTIONS INCLUDING THE  
ACTUAL CARRYING OUT OF INSTRUCTIONS.

THE FUNCTIONS LOAD EXTERNAL REGISTER, DISPLAY EXTERNAL REGISTER AND  
COPY TEST INSTRUCTION ARE NOT INCLUDED.

0443 ORG H#0

```
0000 :INSET SEQUENCE START
0000 :SRESET: MAC ...JP
```

TM ES 403

1891

1 MAY 1981

AMENDS/29 AND ASSEMBLY BUDGET PROPOSALS FOR STATE FISCAL YEAR 1996-97

**AMOS/29 AND ASSEMBLER V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (EMSL)**

PADDY'S PIGEON

INTERRUPT A SEQUENCE START  
SINTAPAI KAC :JP

ADDRESS INPUTS  
ALU

SEQUENCE STANT  
MAC : JP  
ADDRESS INTRPT  
ID : 1

SPARK SEQUENCE START  
SPARK SEQUENCE MAC ID

ADDRESS FAULTS

1 SPARE SEQUENCE START  
2 SPARE4: MAC JJP  
3 /6 BADGISS HALTIS

FRONT PANEL SERVICE SPOTLIGHT

MAC J.P.  
ADDRESS PANEL  
ALU

SPANISH STUDY GUIDE START

DADDY'S HALTER  
ALU

REFRESH SEQUENCE START (D)  
REFRESH: MAC J/P  
/6. ADDRESS HALTES

AE9

卷之三

JOURNAL OF CLIMATE

918 919

PAGE 1

ANDOS/28 ANDASM MICRO ASSEMBLER V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (PMSL)

```

0010 1: RESET      MAC ..JP
0010 / 6          BADDRESS SRESET: ALU
0011 / 6          MAC ...JP S BADDRESS RUN & ALU
0011 RUN         MAC ...JP S BADDRESS RUN & ALU
0011 SUM:        MAC ...JP S BADDRESS SUM & ALU
0012 / 6          MAC ...JP S BADDRESS HALT & ALU
0012 HALT        MAC ...JP S BADDRESS HALT & ALU
0013 / 6          MAC ...JP S BADDRESS SIN35PP & ALU
0013 SINGLE STEP  MAC ...JP S BADDRESS SIN35PP & ALU
0014 LOADPC:     MAC ...JP S BADDRESS LOADPC & ALU
0014 LOAD PC COUNTER
0015 LOADMEM:    MAC ...JP S BADDRESS LOADMEM & ALU
0015 LOAD MEMORY
0015 ISPARSE FUNC: MAC ...JP S BADDRESS LOADMEM & ALU
0015 ISPARSE FUNCTION START
0016 SPAREP1:   MAC ...JP
0016 / 6          ALU
0016 / 6          BADDRESS HALTEST
0016 ISPARSE FUNC: MAC ...JP
0016 ISPARSE FUNCTION START
0017 SPAREP2:   MAC ...JP
0017 / 6          ALU
0017 / 6          BADDRESS HALTEST
0017 ISPARSE FUNC: MAC ...JP
0017 ISPARSE FUNCTION START
0018 SPAREP3:   MAC ...JP
0018 / 6          ALU
0018 / 6          BADDRESS HALTEST
0018 ISPARSE FUNC: MAC ...JP
0018 ISPARSE FUNCTION START

```

1 MAY 1981

1 MAY 1981

AMOS/20 ANDAM MICRO ASSEMBLER V1.0  
EMULATION SOURCECS FOR SIMPLY LENGTH SUBSET FOR 1750. (PMSL)

0010 SPARE4: MAC ...JP  
/ 6 ALU

/ 6 ADDRESS HALTEST

:SPARE FUNCTION START

0011 SPARE5: MAC ...JP  
/ 6 ALU

/ 6 ADDRESS HALTEST

:SPARE FUNCTION START

0012 SPARE6: MAC ...JP  
/ 6 ALU

/ 6 ADDRESS HALTEST

:LOAD REGISTER

0013 SLOADC: MAC ...JP & ADDRESS LOADING S ALU

:DISPLAY PROGRAM COUNTER

0014 SDISPC: MAC ...JP & ADDRESS DISPPC & ALU

:DISPLAY REPORT

0015 SDISPM: MAC ...JP & ADDRESS DISPMH S ALU

:DISPLAY REGISTER

0016 SDISPR: MAC ...JP & ADDRESS DISPRG S ALU

:FRONT PANEL SERVICE FUNCTIONS

OPC 0020

:RUN FUNCTION

AMOS/20 ANDAM MICRO ASSEMBLER V1.0  
EMULATION SOURCECS FOR SIMPLY LENGTH SUBSET FOR 1750. (PMSL)  
SIMULATION SEQUENCES FOR SIMPLY LENGTH SUBSET FOR 1750. (PMSL)  
((1) THE STATUS WORD IS LOADED INTO THE QREGISTER FROM EXTERNAL REGISTER

0020 INUMER 4 MAC ..CONT  
0020 RUMER 4 ALU ..ABUS,QRQC,OR,OP,D2  
/ 6 DPG /...R4  
/ 6 CKALU

((2) BIT 15 OF THE STATUS WORD IS SET TO ZERO TO INDICATE MACHINE HALT

0021 ((1) BIT 15 OF THE STATUS WORD IS SET TO ZERO TO INDICATE MACHINE HALT  
MAC ..CONT  
ALU ..DBUS,QRQC,OR,OR,DQ  
DRUS,SPATA  
DATIMENT D#3276E :MASK 1000000000000000  
/ 6 CKALU

((3) THE NEW STATUS WORD IS LOADED INTO THE MACRINE STATE DISPLAY LATCH  
AND EXTERNAL REGISTER NUMBER 4.

0022 MAC ..CONT  
ALU ..QRQC,OR,OR,ZQ  
REG /...R6  
DBUS /...R6  
ENUICK  
AUCK #@#01@  
CKRC

((4) RETURN TO HALTEST SEQUENCE.

0023 MAC /...JP  
ADDRESS HALTEST  
ALU

HALT FUNCTION

((1) THE STATUS WORD IS LOADED INTO THE Q REGISTER FROM  
INTERNAL REGISTER #4  
HALT:  
MAC ..CONT  
ALU ..ABUS,QRQC,OR,OR,D2  
/ 6 DPG /...R4  
/ 6 CKALU

((2) BIT 15 OF THE STATUS WORD IS SET TO ZERO TO INDICATE MACHINE HALT.

0025 MAC ..CONT  
ALU ..DBUS,QRQC,AND,AND,DQ

## Appendix D

TM FS 403

1981

1881

IMPROS/29 AND ASSEMBLY, V1.0  
EMSL  
SIMULATION STRUCTURES FOR SINGLE LAYER SUNSET FOR 1750.

三

EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (EMSL)  
 DBUS SDATA  
 DATAINT DB32767 : MASK @1111111111111111  
 CBLW

EMULATION 3

16 / 6 CHALU  
1 (3) THE NEW MACHINE STATUS WORD IS LOADED INTO THE MACHINE STATE DISPLAY LATCH  
2 ;AND EXTERNAL REGISTER #4  
3 MAC ..CONT  
4 00026

626

MAC	... CONN	MAC 226
AUD	... ORIG, OR, OR, IQ	/ 6
REC	... 34	/ 6
DRG	... 34	/ 6
DUOS SALU		/ 6
RAVACK		/ 6

54

1 (4) RETURN TO HALTEST SEQUENCE

8828

```

      ;(4) RETURN TO HALTEST SEQUENCE
      ;      MACJP      ADDRESS HALTEST
      ;      ALU
      ;      :
      ;(5) RETURN TO HALTEST SEQUENCE
      ;      MACJP      ADDRESS HALTEST
      ;      ALU
      ;      :

```

一一一

卷之三

卷之三

```

-----  

LOAD REGISTER  

-----  

; (1) REGISTER SELECT TAKES PLACE  

; ADDRESS: MAC , PA5T,T2PRO,CJS  

; ALU  

6028  

-----  

; (2) THE REGISTER SELECT FIELD IS LOADED INTO THE AND CIRCULARITY SHIFTED.  

; ADDRESS OF INTERNAL REGISTER ZERO ARE TEMPORARILY STORED IN THE  

; Q REGISTER.  

602D MREGST: MAC .COMT  

/6 ALU .QRG,OR,OR,ZA  

/6 REC ..RZERO  

/6 CKALU

```

四〇

ADDRESS MANNER

982

0029 : (2) THE CONTENTS OF THE SWITCH FIELD ARE LOADED INTO THE SELECTED REGISTER.  
 MAC "",JP  
 ALU "",DUS, RAMF, OR, OR, DZ  
 BRG "",C12  
 DPUS SMMNDT  
 ADDRESS HLTST  
 CNTL

44

DISPLAY REGISTER

/ 6

```

6824 DISPREC:   MAC ,FALSE,ZERO,CJS
                 /6          ALU
                 /6          ADDRESS MANREGST

```

F(4)

1 MAY 1981

1 MAY 1981

AM29100 ANDM32 MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (BMSL)

DIVS SALU  
CILDU

(15) THE CONTENTS OF IAC ARE UNSHIFTED.

0031 / 6 MAC ..,CONT  
ALU ..,BNG,OR,OR,13  
REG ..,R20  
STRTFTY ..,B0000000000  
CKALU  
/ 6

(6) THE CONTENTS OF IAC ARE LOADED INTO THE INSTRUCTION REGISTER AND THE ORIGINAL CONTENTS OF IAC ARE RESTORED.

MACP ..,PAUSE,1720,0,0,0  
ALU ..,RMA,OR,OR,20  
REG ..,R220,1720  
DVS SALU  
CKALU  
/ 6

LOAD PROGRAM COUNTER

(1) THE CONTENTS OF THE FRONT PANEL DATA SWITCHFIELD ARE LOADED INTO IAC WHICH IS THE PROGRAM COUNTER.

0033 LDPPC: MAC ..,JP  
ALU ..,R20  
REG ..,R20  
CKALU  
/ 6  
ADDRESS HALTEST  
/ 6

DISPLAY PROGRAM COUNTER

(1) THE CONTENTS OF IAC ARE DISPLAYED ON THE DATA DISPLAY FIELD.

0034 DISPPC: MAC ..,CONT  
ALU ..,R20  
REG ..,R20  
DVS SMC  
IACLUCK  
/ 6  
ADUCK SM001  
/ 6  
(2) JUMP TAKES PLACE TO HALTEST.  
0035 MAC ..,JP  
ADDRESS HALTEST  
/ 6

PAGE 9

PAGE 10

AM29100 ANDM32 MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (BMSL)

ALU

DISPLAY REPORT

(1) THE CONTENTS OF THE MEMORY LOCATION CURRENTLY POINTED TO BY THE PC ARE DISPLAYED ON THE FRONT PANEL LED DISPLAY.  
THE PROGRAM COUNTER IS INCREMENTED.

THE MEMORY IS ACCESSED

0036 DISPMEM: MAC ..,CONT  
ALU ..,RBS,QRG,ADD,ADD,02  
READ  
STATSHFT #010000000000  
CKALU  
/ 6  
REG ..,R0  
/ 6

(2) THE DATA FROM THE MEMORY IS LOADED INTO THE LED DISPLAY LATCHES.

0037 MAC ..,CONT  
ALU ..,R0  
DRDS SHRM  
EMALUCK  
/ 6

(1) JUMP TO HALTEST TAKES PLACE.  
THE NEW PROGRAM COUNTER CONTENTS ARE LOADED INTO IAC.

0038 MAC ..,JP  
ALU ..,R0,OR,0,Q  
DRDS SLDU  
REG ..,R6,CRC  
ADDRESS HALTEST  
/ 6

LOAD REPORT

(1) THE CONTENTS OF THE FRONT PANEL DATA SWITCH FIELD ARE LOADED INTO THE MEMORY LOCATION CURRENTLY POINTED TO BY THE PROGRAM COUNTER.  
THE PROGRAM COUNTER IS INCREMENTED AND THE DATA JUST WRITTEN TO MEMORY IS DISPLAYED ON THE LED DATA DISPLAY FIELD.  
JUMP TAKES PLACE TO HALTEST.

0039 LOADMEM: MAC ..,CONT  
ALU ..,RBS,QRG,ADD,ADD,02  
WRITE  
/ 6  
REG ..,R0  
/ 6

May 1991

-

MBOS/29 AMDASH MICRO ASSEMBLER, V1.0  
EMSL  
EMULATION SEQUENCES FOR SIMPLY LENGTH SUBSET FOR 1750.

ANDOS/29 ANDASH MICRO ASSEMBLER, V1.0

DISPSTAT: MAC ..,CONT & ALU & DBUS SSSTATUS & EMAUICK & STATSHFT BEE00000001669911  
DISPSTAT: MAC ..,CONT & ALU & DBUS SSSTATUS & EMAUICK & STATSHFT BEE00000001669911

A SINGLE MACHINE INCORPORATION TO SUPPORT AND THE PROGRAM GROUPS WHICH ARE USED IN THE ADDRESS HALVES

SIMPLY MAINTAIN INJURATION IS EXACERBED AND INCREMENTED.

HALFST<sup>1</sup> SEQUENCE

1

(3) A CHECK IS STARTED TO SEE IF HALT HAS BEEN SET. THE MACHINE STATUS WORD IS PASSED THROUGH THE ALU AND SHIFTED UP SO THAT THE MOST SIGNIFICANT BIT GOES INTO THE CARRY. THE ALU IS NOT CLOCKED SO THAT NO REGISTERS ARE LOADED.

RECALLS THE PITCH SEQUENCE IF THE CARRY LATCH HAS BEEN SET.  
MAC TRUE, CAR, CJP,  
BADDING PITCH  
PITCH

卷之三





M 1 1981

12

10

MDOS/29 AND ASSEMBLER, V1.0  
EMSL

THIS IS THE FIRST PART OF THE MACHINE INTERRUPT SERVICE SEQUENCE FOR AN INTERRUPT DETECTED BY THE P GROUP OF INTERRUPTS. I.E. THE MOST SIGNIFICANT

THIS IS THE FIRST PART OF THE MACHINE INTERRUPT SERVICE SEQUENCE FOR AN INTERRUPT DETECTED BY THE P- GROUP OF INTERRUPTS, I.E. THE MOST SIGNIFICANT GROUP.

(1) TYPE VECTOR IS READ FROM TPI 'B' 2C14.

0066 INTRPTB: MAC .CONT \$ ALU 5 CKREG / 6 DATINSTR S DATA & MACINT ADV

(2) THE QREG IS LOADED WITH DB8.

0067 MAC ..CONT \$ ALU ..DBUS .QREG,OR,OR,D2 & DBUS S CKALU / 6 DATINSTR DB8

(3) THE CONTENTS OF DB8 ARE SWAPPED WITH THE CONTENTS OF IRG.

0068 MAC ..CONT \$ ALU ..DBUS RANA,OR,OR,D2 & RE2 ..RZPRO,RZERO,RE DBUS \$ ALU S CKREG & CKALU / 6

(4) THE CONTENTS OF IRG ARE MASKED BY (000000000000011).

0069 MAC ..CONT \$ ALU ..DBUS ,NAME,AND,DA & RE2 ..RZERO,RZPRO / 6 DBUS S DATA & DATINSTR D#7 \$ CKALU

(5) THE CONTENTS OF DB8 ARE SHIFTED UP ONE PLACE.

0070 MAC ..CONT \$ ALU ..DBUS SALU & REG ..RZPRO,REG ..CKREG / 6 CKPORT & READ & STAMPST REG#0000000000000000 & DBUS SALU

(1) THE MICRO-INTERRUPT STATUS IS LOADED WITH ZERO.

0071 MAC ..CONT \$ ALU ..DBUS SALU & REG ..RZ & CKREG / 6

(2) THE ADDRESS OF WHERE TO STORE THE MACHINE STATUS IS PULCHED FROM MEMORY.

0072 MAC ..CONT \$ ALU ..DBUS NOP ADDAD,D2 & REG ..RZ & CKREG / 6 CKPORT & READ & STAMPST REG#0000000000000000 & DBUS SALU

(2A) THE ADDRESS IS PLACED IN ER2.

0073 MAC ..CONT \$ ALU ..DBUS SHRM \$ REG ..,RZ & CKREG / 6

(2A) THE MACHINE INTERRUPT MASK FROM FR15 IS INVERTED AND LOADED INTO THE QREG.

0074 MAC ..CONT \$ ALU ..DBUS .QREG,EINOR,EINOR,D2 & CKALU & REG ..,R15 / 6

(3) THE MACHINE INTERRUPT MASK WORD IS STORED.

0075 MAC ..CONT \$ ALU ..,NCP,OR,OR,2Q \$ REG ....,R2 \$ CKPORT & WRITE DBUS SALU / 6

(4) THE CONTENTS OF ER2 ARE INCREMENTED.

0076 MAC ..CONT \$ ALU ..DBUS ,NAME,ADD,ADD,D2 & DBUS SALU & REG ..,R2 / 6 CKREG & STAMPST REG#0000000000000000

1 MAY 1981

PAGE 19

1 MAY 1981

PAGE 20

AM0032P AMDSM MICROASSEMBLER, V1.0 SUBSET FOR 1750. (EMSL  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (EMSL

0075 ;(5) THE MACHINE STATUS WORD IS STORED.  
0075 / 6 STATSHFT B0000000000000000

0076 ;(6) THE CONTENTS OF ER2 ARE INVERTED.  
0076 / 6 MAC ...CONT S ALU , ALU , MOP , ADD , D2 & CKPORT & WRITE S DBUS SSSTATUS  
0076 / 6 ER2 ...CONT S ALU , ALU , MOP , ADD , D2 & DBUS SALU

0077 ;(7) THE PIC IS PLACED IN QREC.  
0077 MAC ...CONT S ALU ..APUS,QREC,ON,OR,DZ & REG ...,REG S CTRALU  
0078 ;(8) THE CONTENTS OF THE Q REC (PIC) ARE STORED.  
0078 MAC 'CONT S ALU ..,MOP,OR,OR,ZQ S CKPORT & WRITE S REG ...,REG  
0078 / 5 DBUS SALU

0079 ;(9) THE ADDRESS FROM WHERE TO SET THE NEW MACHINE STATUS IS PATCHED.  
0079 MAC ...CONT S ALU & REG ...,REG S CKPORT S READ

0080 ;(10) THE ADDRESS IS PLACED IN ER2.  
0080 MAC ..CONT S ALU & REG ...,REG & CKREG & DBUS SMEM  
0080 / 5

0081 ;(11) THE MACHINE INTERRUPT MASK IS PATCHED. THE CONTENTS OF ER2 ARE  
0081 INCREMENTED.  
0081 MAC ...CONT S ALU ..DBUS MOP ,ADD ,D2 & DBUS SALU & CKREG S CKPORT  
0081 / 6 READ S REG ...,REG & STATUSFLT B0000000000000000

0082 ;(12) THE MACHINE INTERRUPT MASK IS LOADED, INVERTED, INTO THE Q REC.  
0082 MAC ...CONT S ALU ..,DPUIS,QREC,ENORD,ENORD,ER2  
0082 / 5 DBUS SMEM S CTRALU

0083 ;(12A) THE MACHINE INTERRUPT MASK IS LOADED INTO PR15.  
0083 MAC ...CONT S ALU ..,POP,OR,OR,ZQ S DBUS SALU  
0083 / 6 REG ...,REG S CKREG

0084 ;(12B) JUMP SUB TAKES PLACE TO MINICINT.  
0084 MAC ,FALSE,TYPEO,CAS S ALU & ADDRESS MINICINT  
0084 / 6

0085 ;(13) THE MACHINE STATUS WORD IS PATCHED. THE CONTENTS OF ER2 ARE INCREMENTED.  
0085 MAC ...CONT S ALU ..,APUS,MOP ,ADD ,D2 & DBUS SALU & CKPC  
0085 / 6 CKPORT & READ & REG ...,REG & STATSHFT B0000000000000000

0086 ;(14) THE MACHINE STATUS WORD IS LOADED.  
0086 MAC ..,CONT S ALU & DBUS SMEM & ENAUC & ADICK B0000000000000000

0087 ;(14A) THE FOUR MOST SIGNIFICANT BITS OF THE MACHINE STATUS WORD ARE LOADED.  
0087 MAC ...CONT S ALU ..,REG & DBUS SMEM S MACSTEN B0000000000000000

AM0032P AMDISM MICROASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (EMSL

/ 6 STATSHFT B0000000000000000  
0082 ;(15) THE PROGRAM COUNTER CONTENTS ARE PATCHED.  
0082 MAC ...CONT S ALU & CKPORT & READ & REG ...,REG

; (16) THE PROGRAM COUNTER IS LOADED. JUMP TO RLIST. TAKES PLACE.  
0083 MAC ..,JJP S ALU S DBUS SMEM & PC ..,REG & CKREG & ADDRESS RALTEST

INTERNAL (2900) REGISTERS ARE AS DEFINED IN MIL-STD-1750  
EXTERNAL (29705) REGISTERS:  
ER0 PROGRAM COUNTER  
ER1 HOLDS MACHINE INSTRUCTION IN ADDITION TO MAIN INSTRUCTION  
ER2 HOLDS SECOND WORD OF TWO WORD INSTRUCTION  
ER3 HOLDS FAULT REGISTER  
ER4 HOLDS MACHINE STATE INDICATOR WORD  
ER5 HOLDS DERIVED OPERAND WORD 1  
ER6 HOLDS DERIVED OPERAND WORD 2  
ER7 HOLDS DERIVED OPERAND WORD 3  
ER8 MICROCODE, SCRATCH SPACE  
ER9 DIFFTO  
ER10 DIFFTO  
ER11 DIFFTO  
ER12 DIFFTO  
ER13  
ER14  
ER15 HOLDS INTERRUPT MASK TEMPORARILY WHEN INTERRUPTS ARE DISABLED

SUBROUTINES  
.....

1 MAY 1981

1 MAY 1981

PAGE 21

PAGE 22

**AMOS/29 ANDAS<sup>M</sup> MICRO ASSEMBLER, V.0  
EMULATION SUBSET FOR 1750. (E8SL)**

**OPERAND FETCH ROUTINES**

OPD1:

FETCHES A SINGLE WORD DIRECT OR DIRECT INDIRECT OPERAND AND PLACES IT IN IRS. DIRECT OR DIRECT INDIRECT IS CHOSEN ACCORDING TO THE CONTENTS OF BITS 12 THRU 15 OF THE MACHINE INSTRUCTION. THE PROGRAM COUNTER IS AUTOMATICALLY INCREMENTED ONE TO TAKE ACCOUNT OF THE LONG INSTRUCTION FORMAT. THIS SUBROUTINE CAN THEREFORE ONLY BE USED ONCE WITHIN A MACHINE INSTRUCTION SEQUENCE. THE ADDRESS OF THE DERIVED OPERAND (IPR1 INDEPENDING) IS LEFT IN ER2.

OPD2:

FETCHES A DOUBLE WORD DIRECT OR DIRECT INDIRECT OPERAND AND PLACES IT IN IRS AND ER6. DIRECT OR DIRECT INDIRECT IS CHOSEN ACCORDING TO THE CONTENTS OF BITS 12 THRU 15 OF THE MACHINE INSTRUCTION. THE PROGRAM COUNTER IS AUTOMATICALLY INCREMENTED TO TAKE ACCOUNT OF THE LONG INSTRUCTION FORMAT. THIS SUBROUTINE CAN THEREFORE ONLY BE USED ONCE IN A MACHINE INSTRUCTION SEQUENCE.

OPD3:

FETCHES A TRIPLE WORD DIRECT OR DIRECT INDIRECT OPERAND AND PLACES IT IN IRS AND ER6. DIRECT OR DIRECT INDIRECT IS CHOSEN ACCORDING TO THE CONTENTS OF BITS 12 THRU 15 OF THE MACHINE INSTRUCTION. THE PROGRAM COUNTER IS AUTOMATICALLY INCREMENTED TO TAKE ACCOUNT OF THE LONG INSTRUCTION FORMAT. THIS SUBROUTINE CAN THEREFORE ONLY BE USED ONLY ONCE DURING A MACHINE INSTRUCTION EXECUTION SEQUENCE.

OPD4:

FETCHES A SINGLE WORD BASE RELATIVE OPERAND AND PLACES IT IN IRS. THE ADDRESS OF THE DERIVED OPERAND (IE CONTENTS OF SPECIFIED BASE REGISTER PLUS THE DISPLACEMENT) IS LEFT IN ER2.

OPD5:

FETCHES A DOUBLE WORD BASE RELATIVE OPERAND AND PLACES IT IN IRS AND ER6.

OPD6:

FETCHES A TRIPLE WORD BASE RELATIVE OPERAND AND PLACES IT IN IRS AND ER6.

**AMOS/29 ANDAS<sup>M</sup> MICRO ASSEMBLER, V.0  
EMULATION SUBSET FOR 1750. (E8SL)**

IN ADDITION, THE ADDRESS OF THE DERIVED OPERAND, THE CONTENTS OF THE BASE REGISTERS THAT ARE USED IN THE DERIVED OPERAND, AND THE REGISTER WHICH REGISTER IS LEFT IN ER2.

OPB1:

FETCHES A SINGLE WORD BASE RELATIVE INDIRECT OPERAND AND PLACES IT IN IRS AND ER2.

OPB2:

FETCHES A DOUBLE WORD BASE RELATIVE INDIRECT OPERAND AND PLACES IT IN IRS AND ER2.

OPB3:

FETCHES A TRIPLE WORD BASE RELATIVE INDIRECT OPERAND AND PLACES IT IN IRS AND ER2.

OPC1: FETCHES AN IMMEDIATE OPERAND. THE PROGRAM COUNTER IS AUTOMATICALLY INCREMENTED TO TAKE ACCOUNT OF THE LONG INSTRUCTION FORMAT.

OPC2:

FETCHES AN IMMEDIATE OPERAND. THE PROGRAM COUNTER IS AUTOMATICALLY INCREMENTED TO TAKE ACCOUNT OF THE LONG INSTRUCTION FORMAT.

OPC3:

FETCHES AN IMMEDIATE OPERAND. THE PROGRAM COUNTER IS AUTOMATICALLY INCREMENTED TO TAKE ACCOUNT OF THE LONG INSTRUCTION FORMAT.

OPC4:

FETCHES AN IMMEDIATE OPERAND. THE PROGRAM COUNTER IS AUTOMATICALLY INCREMENTED TO TAKE ACCOUNT OF THE LONG INSTRUCTION FORMAT.

OPC5:

FETCHES AN IMMEDIATE OPERAND. THE PROGRAM COUNTER IS AUTOMATICALLY INCREMENTED TO TAKE ACCOUNT OF THE LONG INSTRUCTION FORMAT.

OPC6:

FETCHES AN IMMEDIATE OPERAND. THE PROGRAM COUNTER IS AUTOMATICALLY INCREMENTED TO TAKE ACCOUNT OF THE LONG INSTRUCTION FORMAT.

OPD1: FETCHES A SINGLE WORD DIRECT OR DIRECT INDIRECT OPERAND AND PLACES IT IN IRS AND ER6. DIRECT OR DIRECT INDIRECT IS CHOSEN

ACCORDING TO THE CONTENTS OF BITS 12 THRU 15 OF THE MACHINE

INSTRUCTION. THE PROGRAM COUNTER IS AUTOMATICALLY INCREMENTED TO TAKE ACCOUNT OF THE

LONG INSTRUCTION FORMAT. THIS SUBROUTINE CAN THEREFORE ONLY BE USED

ONLY ONCE DURING A MACHINE INSTRUCTION EXECUTION SEQUENCE.

OPD2:

FETCHES A DOUBLE WORD DIRECT OR DIRECT INDIRECT OPERAND AND PLACES IT IN IRS AND ER6.

DIRECTIONS OF GR1 ARE ADDED TO THE CONTENTS OF THE MEMORY DATA

REGISTERS AND THE RESULT PLACED IN IRS.

OPD3: / 6  
FETCHES A TRIPLE WORD DIRECT OR DIRECT INDIRECT OPERAND AND PLACES IT IN IRS AND ER6.

DIRECTIONS OF GR1 ARE ADDED TO THE CONTENTS OF MEMORY DATA

REGISTERS AND THE RESULT PLACED IN IRS.

OPD4: / 6  
FETCHES A SINGLE WORD BASE RELATIVE INDIRECT OPERAND AND PLACES IT IN IRS AND ER6.

DIRECTIONS OF GR1 ARE ADDED TO THE CONTENTS OF MEMORY DATA

REGISTERS AND THE RESULT PLACED IN IRS.

OPD5: / 6  
FETCHES A DOUBLE WORD BASE RELATIVE INDIRECT OPERAND AND PLACES IT IN IRS AND ER6.

DIRECTIONS OF GR1 ARE ADDED TO THE CONTENTS OF MEMORY DATA

REGISTERS AND THE RESULT PLACED IN IRS.

OPD6: / 6  
FETCHES A TRIPLE WORD BASE RELATIVE INDIRECT OPERAND AND PLACES IT IN IRS AND ER6.

DIRECTIONS OF GR1 ARE ADDED TO THE CONTENTS OF MEMORY DATA

REGISTERS AND THE RESULT PLACED IN IRS.

1 MAY 1981

PAGE 23

PAGE 24

AMOS/29 AMDASH MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (BMSL  
MAC ...CONT & ALU & READ & CPORT & REG ...R2  
00A4 ;(6) THE DERIVED OPERAND IN THE MEMORY DATA REGISTER IS PLACED IN ER5  
00A5 MAC ,FALSE,TZERO,CRTN & ALU & DBUS SMEM & REG ...R5 & CRKG

OPD12 -- PITCHES TWO WORD DERIVED OPERAND AND PLACES THE RESULT IN ER 5 AND 6.  
(1) JUMP SUB TO OPD11 -- THIS PITCHES THE FIRST WORD.  
00A6 OPD12: MAC ,FALSE,TZERO,CJS S ALU & ADDRESS OPD11

(2) THE CONTENTS OF ER2 ARE INCREMENTED.

00A7 MAC ''CONT & ALU ..,ANUS,NOP,ADD,ADD,DZ & REG ...R2 & DBUS SALU

/ 6 CRKG ; STATSHFT REG1000000000000000

(3) REPORT ACCESS IN READ MODE TAKES PLACE.

00A8 MAC ...CONT & ADD S CPORT & READ & REG ...R2

(4) THE DATA FROM MEMORY IS PLACED IN ER6. RETURN TAKES PLACE.

00A9 MAC ,FALSE,TZERO,CRTN & ALU & DBUS SMEM & REG ...R6 & CRKG

OPD13 PITCHES A WORD DIRECT OPERAND FROM MEMORY AND PLACES IT IN  
ER5,6 AND 7.

(1) JUMP SUB TO OPD11. THIS OBTAINS THE FIRST WORD OF THE DERIVED OPERAND

00A10 OPD13: MAC ,FALSE,TZERO,CJS S ALU & ADDRESS OPD11

(2) THE CONTENTS OF ER2 ARE INCREMENTED.

00A11 MAC ...CONT & ALU ..,ANUS,NOP,ADD,ADD,DZ & CRKG ; DBUS SALU

/ 6 REG ...R2 & STATSHFT REG1000000000000000

(3) REPORT ACCESS IN READ MODE TAKES PLACE. THE CONTENTS OF ER2 ARE

INCREMENTED.

00A12 MAC ''CONT & ALU ..,ANUS,NOP,ADD,ADD,DZ & DBUS SALU

/ 6 CRKG ; CPORT & READ & STATSHFT REG1000000000000000

(4) THE CONTENTS OF THE REPORT DATA REGISTER ARE PLACED IN ER6.

00A13 MAC ...CONT & ALU & REG ...R6 & DBUS SMEM & CRKG

(5) THE MEMORY IS ACCESSED IN READ MODE.

00A14 MAC ...CONT & ALU & CPORT & READ & REG ...R2

OPB1 -- PITCHES A SINGLE WORD BASE RELATIVE OPERAND.

(1) THE INSTRUCTION IN ER1 IS MASKED TO LEAVE ONLY THE LEAST SIGNIFICANT  
00B1 8 BITS AND LACED IN THE Q REG.

00B2 OPB1: MAC ...,CONT & ALU ..,PUS,QRG,OR,IND,DZ & REG ...R1 & CRKG

(2) THE CONTENTS OF THE SPECIFIED BASE REGISTER ARE ADDED TO THE CONTENTS

00B3 ; OF THE REGISTER AND THE RESULT PLACED IN ER2.

00B4 MAC ''CONT & ALU ..,NOP,ADD,ADD,AQ & REG ...,BASE,R2 & DBUS SALU

/ 6 CRKG ; STATSHFT REG0000000000000000

(3) THE DERIVED OPERAND IS PITCHED FROM MEMORY.

00B5 MAC ...,CONT & ALU & READ S CPORT & REG ...R2

(4) THE DERIVED OPERAND IS PLACED IN ER5. RETURN TAKES PLACE.

00B6 MAC ,FALSE,TZERO,CRTN & ALU & DBUS SMEM & CRKG ...R5

OPB1 -- PITCHES BASIC RELATIVE INDEXED OPERAND.

(1) THE CONTENTS OF IR6 ARE PLACED IN ER5. ZERO IS PLACED IN IR6.  
00B7 OPB1: MAC ''CONT & ALU ..,RAMA,AND,ZA & REG ..,ZERO,ZERO,ZERO,REG & CRKG

/ 6 CRKG ; DBUS SALU

(2) THE CONTENTS OF THE SPECIFIED BASE REGISTER ARE ADDED TO THE CONTENTS

00B8 ; OF THE SPECIFIED INDEX REGISTER AND THE RESULT PLACED IN ER2.

00B9 MAC ''CONT & ALU ..,NOD,IND,AB & REG ...,BASE,CR2,R2 & CRKG

/ 6 DBUS SALU & STATSHFT REG0000000000000000

(3) THE MEMORY IS ACCESSED TO OBTAIN THE DERIVED OPERAND.

00B10 MAC ...,CONT & ALU & REG ...R2 & CRKG & READ

(4) THE DERIVED OPERAND IS PLACED IN ER5 AND THE CONTENTS OF ER5 RESTORED

00B11 ; TO IR6.

00B12 MAC ,FALSE,TZERO,CRTN & ALU ..,ANUS,RMP,OR,OR,DZ & REG ..,ZERO,REG

/ 6 DBUS SMEM & CRKG ; CRKG

1 MAY 1981

PAGE 25

PAGE 26

AMOS/29 AMDASH MICRO ASSEMBLER, V1.0  
INSTRUCTION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (EMSLAMOS/29 AMDASH MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (EMSL

OP111 -- POUCHES AN INDIRECT OR INDIRECT-INDIRECT OPERAND.

(1) JUMP TO POUCH TO GET THE ADDRESS OF THE INDIRECT

OPERAND. MAC ,FALSE,TZTRO,CJS &amp; ALU &amp; RADRDRS OP111

OP112: MAC ,FALSE,TZTRO,CJS &amp; ALU &amp; RADRDRS OP111

(2) THE INDIRECT OPERAND IS OBTAINED FROM MEMORY USING THE DEFINED OPERAND

IN ER2 AS THE ADDRESS.

THE ADDRESS IS ALSO PLACED IN ER5.

MAC ,FALSE,TZTRO,CJS &amp; ALU ,ABUS,OP7,OP8,OP9 &amp; CKPORT &amp; READ S CKALU

/ S

(2A) THE CONTENTS OF THE ER2 ARE PLACED IN ER2.

MAC ,CONP &amp; ALU ,NOP,OP,ER2,QD S DBUS SALU S REG ... ,RE2

CKRS

(3) THE INDIRECT OPERAND IN THE REPORT DATA REGISTER IS PLACED IN ER5.

RETURN ER5 PLACED IN ER5.

MAC ,FALSE,TZTRO,CJS &amp; ALU &amp; DBUS SHM &amp; CKRS &amp; REG ... ,RE5

RE5

OP113 -- POUCHES A THREE WORD INDIRECT OPERAND

(1) JUMP SUB TO JPU TO GET THE ADDRESS OF THE INDIRECT OPERAND.

OP114: MAC ,FALSE,TZTRO,CJS &amp; ALU &amp; RADRDRS OP111

(2) THE CONTENTS OF ER5 ARE PLACED IN OP5.

OP115: MAC ,CONP &amp; ALU ,ABUS,OP,ER2,QD S CKALU

(3) THE CONTENTS OF THE ER5 ARE PLACED IN ER2.

OP116: MAC ,CONP &amp; ALU ,NOP,OP,ER2,QD S REG ... ,RE2 S DBUS SALU S CKREG

(4) THE FIRST WORD OF THE DEFINED OPERAND IS Fetched FROM MEMORY.

THE CONTENTS OF ER2 ARE INCREDIMENTED.

OP117: MAC ,CONP &amp; ALU ,NOP,ADD,ER2 &amp; CKRS ... ,RE2 S CKPORT &amp; READ

DBUS SALU S CKREG &amp; STASHIT #0200000000000000

(5) THE CONTENTS OF THE MEMORY DATA REGISTER ARE PLACED IN ER5.

OP118: MAC ,CONP &amp; ALU &amp; DBUS SHM &amp; REG ... ,RE5 S CKRS

(6) THE SECOND WORD IS Fetched FROM MEMORY. THE CONTENTS OF ER5 ARE

OP119: MAC ,FALSE,TZTRO,CJS

OP120: MAC ,CONP &amp; ALU ,DBUS,OP,OP,ZQ

OP121: MAC ,CONP &amp; ALU ,NOP,OP,OP,ZQ

OP122: MAC ,CONP &amp; ALU ,NOP,OP,OP,ZQ

OP123: MAC ,CONP &amp; ALU ,NOP,OP,OP,ZQ

OP124: MAC ,CONP &amp; ALU ,NOP,OP,OP,ZQ

OP125: MAC ,CONP &amp; ALU ,NOP,OP,OP,ZQ

OP126: MAC ,CONP &amp; ALU ,NOP,OP,OP,ZQ

OP127: MAC ,CONP &amp; ALU ,NOP,OP,OP,ZQ

OP128: MAC ,CONP &amp; ALU ,NOP,OP,OP,ZQ

OP129: MAC ,CONP &amp; ALU ,NOP,OP,OP,ZQ

OP130: MAC ,CONP &amp; ALU ,NOP,OP,OP,ZQ

OP131: MAC ,CONP &amp; ALU ,NOP,OP,OP,ZQ

OP132: MAC ,CONP &amp; ALU ,NOP,OP,OP,ZQ

OP133: MAC ,CONP &amp; ALU ,NOP,OP,OP,ZQ

OP134: MAC ,CONP &amp; ALU ,NOP,OP,OP,ZQ

OP135: MAC ,CONP &amp; ALU ,NOP,OP,OP,ZQ

OP136: MAC ,CONP &amp; ALU ,NOP,OP,OP,ZQ

OP137: MAC ,CONP &amp; ALU ,NOP,OP,OP,ZQ

OP138: MAC ,CONP &amp; ALU ,NOP,OP,OP,ZQ

OP139: MAC ,CONP &amp; ALU ,NOP,OP,OP,ZQ

OP140: MAC ,CONP &amp; ALU ,NOP,OP,OP,ZQ

OP141: MAC ,CONP &amp; ALU ,NOP,OP,OP,ZQ

OP142: MAC ,CONP &amp; ALU ,NOP,OP,OP,ZQ

OP143: MAC ,CONP &amp; ALU ,NOP,OP,OP,ZQ

OP144: MAC ,CONP &amp; ALU ,NOP,OP,OP,ZQ

OP145: MAC ,CONP &amp; ALU ,NOP,OP,OP,ZQ

OP146: MAC ,CONP &amp; ALU ,NOP,OP,OP,ZQ

OP147: MAC ,CONP &amp; ALU ,NOP,OP,OP,ZQ

OP148: MAC ,CONP &amp; ALU ,NOP,OP,OP,ZQ

OP149: MAC ,CONP &amp; ALU ,NOP,OP,OP,ZQ

OP150: MAC ,CONP &amp; ALU ,NOP,OP,OP,ZQ

OP151: MAC ,CONP &amp; ALU ,NOP,OP,OP,ZQ

OP152: MAC ,CONP &amp; ALU ,NOP,OP,OP,ZQ

OP153: MAC ,CONP &amp; ALU ,NOP,OP,OP,ZQ

OP154: MAC ,CONP &amp; ALU ,NOP,OP,OP,ZQ

OP155: MAC ,CONP &amp; ALU ,NOP,OP,OP,ZQ

OP156: MAC ,CONP &amp; ALU ,NOP,OP,OP,ZQ

OP157: MAC ,CONP &amp; ALU ,NOP,OP,OP,ZQ

OP158: MAC ,CONP &amp; ALU ,NOP,OP,OP,ZQ

OP159: MAC ,CONP &amp; ALU ,NOP,OP,OP,ZQ

OP160: MAC ,CONP &amp; ALU ,NOP,OP,OP,ZQ

OP161: MAC ,CONP &amp; ALU ,NOP,OP,OP,ZQ

OP162: MAC ,CONP &amp; ALU ,NOP,OP,OP,ZQ

OP163: MAC ,CONP &amp; ALU ,NOP,OP,OP,ZQ

OP164: MAC ,CONP &amp; ALU ,NOP,OP,OP,ZQ

OP165: MAC ,CONP &amp; ALU ,NOP,OP,OP,ZQ

OP166: MAC ,CONP &amp; ALU ,NOP,OP,OP,ZQ

OP167: MAC ,CONP &amp; ALU ,NOP,OP,OP,ZQ

OP168: MAC ,CONP &amp; ALU ,NOP,OP,OP,ZQ

OP169: MAC ,CONP &amp; ALU ,NOP,OP,OP,ZQ

OP170: MAC ,CONP &amp; ALU ,NOP,OP,OP,ZQ

OP171: MAC ,CONP &amp; ALU ,NOP,OP,OP,ZQ

OP172: MAC ,CONP &amp; ALU ,NOP,OP,OP,ZQ

OP173: MAC ,CONP &amp; ALU ,NOP,OP,OP,ZQ

OP174: MAC ,CONP &amp; ALU ,NOP,OP,OP,ZQ

OP175: MAC ,CONP &amp; ALU ,NOP,OP,OP,ZQ

OP176: MAC ,CONP &amp; ALU ,NOP,OP,OP,ZQ

OP177: MAC ,CONP &amp; ALU ,NOP,OP,OP,ZQ

OP178: MAC ,CONP &amp; ALU ,NOP,OP,OP,ZQ

OP179: MAC ,CONP &amp; ALU ,NOP,OP,OP,ZQ

OP180: MAC ,CONP &amp; ALU ,NOP,OP,OP,ZQ

OP181: MAC ,CONP &amp; ALU ,NOP,OP,OP,ZQ

OP182: MAC ,CONP &amp; ALU ,NOP,OP,OP,ZQ

OP183: MAC ,CONP &amp; ALU ,NOP,OP,OP,ZQ

OP184: MAC ,CONP &amp; ALU ,NOP,OP,OP,ZQ

OP185: MAC ,CONP &amp; ALU ,NOP,OP,OP,ZQ

OP186: MAC ,CONP &amp; ALU ,NOP,OP,OP,ZQ

OP187: MAC ,CONP &amp; ALU ,NOP,OP,OP,ZQ

OP188: MAC ,CONP &amp; ALU ,NOP,OP,OP,ZQ

OP189: MAC ,CONP &amp; ALU ,NOP,OP,OP,ZQ

OP190: MAC ,CONP &amp; ALU ,NOP,OP,OP,ZQ

OP191: MAC ,CONP &amp; ALU ,NOP,OP,OP,ZQ

OP192: MAC ,CONP &amp; ALU ,NOP,OP,OP,ZQ

OP193: MAC ,CONP &amp; ALU ,NOP,OP,OP,ZQ

OP194: MAC ,CONP &amp; ALU ,NOP,OP,OP,ZQ

OP195: MAC ,CONP &amp; ALU ,NOP,OP,OP,ZQ

OP196: MAC ,CONP &amp; ALU ,NOP,OP,OP,ZQ

OP197: MAC ,CONP &amp; ALU ,NOP,OP,OP,ZQ

OP198: MAC ,CONP &amp; ALU ,NOP,OP,OP,ZQ

OP199: MAC ,CONP &amp; ALU ,NOP,OP,OP,ZQ

OP200: MAC ,CONP &amp; ALU ,NOP,OP,OP,ZQ

OP201: MAC ,CONP &amp; ALU ,NOP,OP,OP,ZQ

OP202: MAC ,CONP &amp; ALU ,NOP,OP,OP,ZQ

OP203: MAC ,CONP &amp; ALU ,NOP,OP,OP,ZQ

OP204: MAC ,CONP &amp; ALU ,NOP,OP,OP,ZQ

OP205: MAC ,CONP &amp; ALU ,NOP,OP,OP,ZQ

OP206: MAC ,CONP &amp; ALU ,NOP,OP,OP,ZQ

OP207: MAC ,CONP &amp; ALU ,NOP,OP,OP,ZQ

OP208: MAC ,CONP &amp; ALU ,NOP,OP,OP,ZQ

OP209: MAC ,CONP &amp; ALU ,NOP,OP,OP,ZQ

OP210: MAC ,CONP &amp; ALU ,NOP,OP,OP,ZQ

OP211: MAC ,CONP &amp; ALU ,NOP,OP,OP,ZQ

OP212: MAC ,CONP &amp; ALU ,NOP,OP,OP,ZQ

OP213: MAC ,CONP &amp; ALU ,NOP,OP,OP,ZQ

OP214: MAC ,CONP &amp; ALU ,NOP,OP,OP,ZQ

OP215: MAC ,CONP &amp; ALU ,NOP,OP,OP,ZQ

OP216: MAC ,CONP &amp; ALU ,NOP,OP,OP,ZQ

OP217: MAC ,CONP &amp; ALU ,NOP,OP,OP,ZQ

OP218: MAC ,CONP &amp; ALU ,NOP,OP,OP,ZQ

OP219: MAC ,CONP &amp; ALU ,NOP,OP,OP,ZQ

OP220: MAC ,CONP &amp; ALU ,NOP,OP,OP,ZQ

OP221: MAC ,CONP &amp; ALU ,NOP,OP,OP,ZQ

OP222: MAC ,CONP &amp; ALU ,NOP,OP,OP,ZQ

OP223: MAC ,CONP &amp; ALU ,NOP,OP,OP,ZQ

OP224: MAC ,CONP &amp; ALU ,NOP,OP,OP,ZQ

OP225: MAC ,CONP &amp; ALU ,NOP,OP,OP,ZQ

OP226: MAC ,CONP &amp; ALU ,NOP,OP,OP,ZQ

OP227: MAC ,CONP &amp; ALU ,NOP,OP,OP,ZQ

OP228: MAC ,CONP &amp; ALU ,NOP,OP,OP,ZQ

OP229: MAC ,CONP &amp; ALU ,NOP,OP,OP,ZQ

OP230: MAC ,CONP &amp; ALU ,NOP,OP,OP,ZQ

OP231: MAC ,CONP &amp; ALU ,NOP,OP,OP,ZQ

OP232: MAC ,CONP &amp; ALU ,NOP,OP,OP,ZQ

OP233: MAC ,CONP &amp; ALU ,NOP,OP,OP,ZQ

OP234: MAC ,CONP &amp; ALU ,NOP,OP,OP,ZQ

OP235: MAC ,CONP &amp; ALU ,NOP,OP,OP,ZQ

OP236: MAC ,CONP &amp; ALU ,NOP,OP,OP,ZQ

OP237: MAC ,CONP &amp; ALU ,NOP,OP,OP,ZQ

OP238: MAC ,CONP &amp; ALU ,NOP,OP,OP,ZQ

OP239: MAC ,CONP &amp; ALU ,NOP,OP,OP,ZQ

OP240: MAC ,CONP &amp; ALU ,NOP,OP,OP,ZQ

OP241: MAC ,CONP &amp; ALU ,NOP,OP,OP,ZQ

OP242: MAC ,CONP &amp; ALU ,NOP,OP,OP,ZQ

OP243: MAC ,CONP &amp; ALU ,NOP,OP,OP,ZQ

OP244: MAC ,CONP &amp; ALU ,NOP,OP,OP,ZQ

OP245: MAC ,CONP &amp; ALU ,NOP,OP,OP,ZQ

OP246: MAC ,CONP &amp; ALU ,NOP,OP,OP,ZQ

OP247: MAC ,CONP &amp; ALU ,NOP,OP,OP,ZQ

OP248: MAC ,CONP &amp; ALU ,NOP,OP,OP,ZQ

OP249: MAC ,CONP &amp; ALU ,NOP,OP,OP,ZQ

OP250: MAC ,CONP &amp; ALU ,NOP,OP,OP,ZQ

OP251: MAC ,CONP &amp; ALU ,NOP,OP,OP,ZQ

OP252: MAC ,CONP &amp; ALU ,NOP,OP,OP,ZQ

OP253: MAC ,CONP &amp; ALU ,NOP,OP,OP,ZQ

OP254: MAC ,CONP &amp; ALU ,NOP,OP,OP,ZQ

OP255: MAC ,CONP &amp; ALU ,NOP,OP,OP,ZQ

E0 SF WL

1

MDOS/29 AMDASH MICRO ASSEMBLER, V1.0  
SIMULATION SEQUENCES FOR SINGLE LENGTH SUNSET FOR 1750. (FMSL)

AMDS5/29 AMDSM MICRO ASSYMLP, V1.0

卷之三十一 27

**DISINSTR** --- THIS SUBROUTINE PITCHES AN OPERAND FROM THE ADDRESS MEMORY POINTED TO BY R02. THE CONTENTS OF R02 ARE NOT CHANGED. THE OPERAND IS PLACED IN EHS.

(1) THE OPERAND IS PATCHED FROM MEMORY, GRD A AND

1998-03-04 00:00:00 00000000000000000000000000000000

卷之三

OSB1 -- THIS ROUTINE SENDS A BASE RELATIVE OPERAND TO ITS DESTINATION.

LEADS ARE LEAVES ONLY INJURED TO PLACED IN THE OFFICE

THE JOURNAL OF CLIMATE VOL. 17, NO. 10, OCTOBER 2004

THE CONTENTS OF THE SPECIFIED BASES ARE ADDED TO THE CONTENTS OF

THE REGISTER AND THE RESULT PLACED IN ELL.

NAC :CONT & ALU :NOP:ADD:ADD:AO :B5 11:BASE:82:6 DEUS SALV

CKREC 6 STATSHFT B#0000000000000000

(2A) THE OPERAND IS PLACED IN QREG FROM PREG.

NAC ::CONT & ALU ::ABUS,QRFQ,OR,OR,DZ & REC ::::RS & CKALU

(3) THE OPERAND IS SENT TO MEMORY. RETURN TAKES PLACE.

43 THIS DESTINATION:

1 MAY 1981

PAGE 29

AMOS/20 AMDASH MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1758. (FMSL)

---

OSR11 -- THIS ROUTINE SENDS A BASE RELATIVE INDEXED OPERAND TO ITS DESTINATION

(1) THE CONTENTS OF IRO ARE PLACED IN ER0. ZERO IS PLACED IN IRO.  
MAC ..,CONT S ALU ..,ZERO,REG ..,REG ,RZERO,R8  
/ 5 CKALU & CKRG & DBUS SALU

(2) THE CONTENTS OF THE SPECIFIED BASE REGISTER ARE ADDED TO THE CONTENTS  
OF THE SPECIFIED INDEX REGISTER AND THE RESULT IS PLACED IN ER2.  
MAC ..,CONT S ALU ..,QREG ADD ,R0,R1,REG ,BASE,ER2,R2 & CKREG  
/ 6 DBUS SALU & STATRT 0000000000000000

(3) THE OPERAND IN ER5 IS PLACED IN QREG.  
NAC ..,CONT S ALU ..,DBUS,QREG,OR,OR,DZ S REG ... ,R5 & CKALU

---

(4) THE OPERAND, NOW IN THE QREG IS SENT TO MEMORY. ER2 BEING USED TO SUPPLY  
THE ADDRESS.

000C / 5 MAC ..,CONT S ALU ..,N0,OR,OR,ZQ S CKALU  
REC ..,RZERO,RZERO,12 & DBUS SALU & CKPORT & WRITE

(5) THE CONTENTS OF IRO ARE RESTORED. RETURN TAKES PLACE.

00D0 / 5 NAC FALSE,17ERO,CRTN S ALU ..,ABUS,RAFE,OR,OR,DZ & REG ,RZERO, ,R9  
CKALU

---

OSR11 -- THIS SUBROUTINE SENDS AN INDIRECT OR INDIRECT INDEXED OPERAND TO ITS DESTINATION.

(1) JUMP SUB TO ODF11. THIS POUCHES THE ADDRESS OF THE INDIRECT OPERAND TO ER5. THE CONTENTS OF ER5 ARE PLACED IN QRC.

00E0 OSR11: MAC ,FALSE,0,ER0,REG ,CS ,SAU ..,ABUS,QRNG,OR,OR,DZ S REG ... ,R5  
/ 6 CKALU & BADRESS ODF11  
REC ..,RZERO,RZERO,12 & DBUS SALU

(2) THE OPERAND, NOW IN THE QRC IS SENT TO MEMORY USING THE CONTENTS OF  
; RRS AS ADDRESS. RETURN TAKES PLACE.

00D1 / 5 NAC ,FALSE,17ERO,CRTN S ALU ..,MOP,OR,OR,ZQ & DBUS SALU  
CKPORT & WRITE S REG ... ,R5

---

SIGN DETERMINING SUBROUTINE

\*\*\*\*\*  
THIS SUBROUTINE DETERMINES THE SIGN OF THE PRODUCT OR QUOTIENT IN A MULTIPLY  
OR DIVIDE OPERATION.  
THE MULTICANDID (OR DIVIDEND) IS ASSUMED TO BE IN ER1 AND THE MULTIPLIER  
(OR DIVISOR) IN ER2. THY MS BIT OF ER2 IS SET IF THE PRODUCT (OR QUOTIENT)  
IS NEGATIVE AND CLEARED IF IT IS POSITIVE. THE REST OF ER2 IS CLARED.  
THE CONTENTS OF THY Q REGISTER ARE LOST DURING THIS ROUTINE.

00E2 ASSIGN: NAC ..,CONT  
/ 6 ALU ..,ABUS,QRNG,OR,OR,DZ  
RPS ... ,R5 & CKALU

A SIGN BIT ONLY MASK IS PLACED IN ER8.

00E3 / 6 NAC ..,CONT  
/ 6 ALU ..,ABUS,QRNG,OR,OR,DZ  
RPS ..,R5 & CKRS  
REC ..,R8 & CKRS

(2) THE CONTENTS OF THE QREG (MULTIPLIER) ARE MASKED BY THE CONTENTS OF  
; ER8 SO THAT ONLY THE SIGN BIT OF THE MULTIPLIER IS LEFT.

00E4 / 6 NAC ..,CONT  
/ 6 ALU ..,ABUS,MOP,AND,AND,DQ



1 MAY 1981

PAGE 33

1 MAY 1981

PAGE 34

AMOS/29 AMDASH MICRO ASSEMBLER, FIG. 9  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1758. (EMSL)

;(21) JUMP TO SP103 TAKES PLACE IN THE CARRY LAT-UP WAS SET MEANING THAT THE  
LS BIT OF THE Q REGISTER WAS ONE.

08P1:

/ 6 ADDRESS SP103

ALU

(22) GR1 AND QREG ARE DOWNSHIFTED. THE LS BIT OF GR1 GOES INTO THE MS  
BIT OF QREG. CARRY IS SET ACCORDING TO THE LS BIT OF THE QREG.  
IF THE COUNTER IS ZERO CONTINUE OCCURS.  
IF THE COUNTER IS NOT ZERO IT IS DECREMENTED AND JUMP TAKES PLACE TO  
THE ADDRESS HELD IN THE STACK WHICH IS (21) LAB01. JUMP TAKES PLACE TO  
MAC ,FALSE,COUNT,RC1  
ALU ,ZERO,OR,OR,ZA  
REG ,GR1,GR1  
CARRYFL, CQLSB  
STATSHFT #00000100000000  
CQALU  
/ 6

(23) THE MULTIPLICATION IS NOW COMPLETE AND AN UNCONDITIONAL RETURN TAKES PLACE  
TAKES PLACE  
08P3 : NAC ,FALSE,"ZERO,CR1N  
ALU / 6

(24) THE MULTIPLICAND IN RG10 IS DOWNSHIFTED TO THE PARTIAL PRODUCT IN GR1.  
THE CONTENTS OF GR1 AND QREG ARE DOWNSHIFTED.  
THE LS BIT OF GR10 GOES INTO THE MS BIT OF THE QREG.  
LS BIT OF QREG GOES INTO THE MS BIT OF THE CARRY LATCH.  
IF THE COUNTER IS ZERO CONTINUE TAKES PLACE.  
IF THE COUNTER IS NOT ZERO, THE COUNTER IS DECREMENTED AND JUMP  
TO SP103 TAKES PLACE WHICH IS TO  
LAB01 ABOVE.

08P4 SP103:  
/ 5 MAC ,FALSE,COUNT,RC1  
ALU ,DMS,NAMEQ,ADD,AND,DA  
REG ,GR1,GR1,R9  
CARRYFL CQLSB  
STATSHFT #00000100000000  
CQALU  
/ 6 DBUS ,REG  
/ 6

(25) THE MULTIPLICATION IS NOW COMPLETE AND UNCONDITIONAL RETURN TAKES PLACE  
TAKES PLACE  
08P5 : NAC ,FALSE,TZERO,CR1N  
ALU / 6

AMOS/29 AMDASH MICRO ASSEMBLER, FIG. 9  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1758. (EMSL)

;(22) THIS SUBROUTINE SETS THE MACHINE STATUS REGISTER CORRECTLY  
FOR A DOUBLE LENGTH 2'S COMPLEMENT WORD IN GR2 AND GR2 + 1 WITH  
THE MOST SIGNIFICANT HALF IN GR2.

(1) THE MACHINE STATUS REGISTER IS SET ACCORDING TO THE CONTENTS  
OF GR2 (THE MOST SIGNIFICANT WORD). CARRY IS SET TO ZERO.  
08P6 ISDLSTG2:  
/ 6 MAC ,!CONT  
/ 6 ALU ,!CONT  
/ 6 CARRYFL CERO  
/ 6 STATSHFT B00000000100000

(2) THE CONTENTS OF THE Q REG ARE LOADED INTO GR2+1.  
THE MICRO STATUS REGISTER IS LOADED ACCORDINGLY.

08P7 / 6 MAC ,!CONT  
/ 6 ALU ,B0,,NAME,OR,OR,ZQ  
/ 6 CQALU ,REG,PAR1,,GR2  
/ 6 STATSHFT B00000000100000

(3) RETURN TAKES PLACE IF THE PREVIOUS LOADING OF THE MICRO STATUS REGISTER  
SET MICRO 2 IMPLYING THAT THE LS WORD OF THE PAIR WAS ZERO.  
08P8 / 6 MAC ,!CONT  
/ 6 ALU ,!CONT,NAME,RC1N  
/ 6 REG ,GR2 & STATSHFT #0000000000000000

(4) RETURN TAKES PLACE IF THE ZERO BIT OF THE MACHINE STATUS REGISTER IS  
NOT SET. MAC ,FALSE,MUL,CQIN  
/ 6 ALU ,STATSHFT B00000000100100

(5) WE NOW KNOW THAT THE MACHINE STATUS REGISTER HAS ITS ZERO BIT SET. THIS  
IS INCORRECT FOR THE DOUBLE LENGTH RESULT SINCE THE LAST SIGNIFICANT  
WORD IS NOT ZERO. THE CORRECT SETTING OF THE MACHINE STATUS  
WILL BE WITH THE POSITIVE BIT SET. THIS CAN BE ACCOMPLISHED IN ONE OPERATION  
BY INVERTING THE MACHINE STATUS REGISTER WITH ONLY MZ AND MP ENABLED.  
08P9 / 6 MAC ,!CONT  
/ 6 ALU ,B0 ,MACSTEN ,B00110  
/ 6 STATSHFT #0000000000000000

(6) RETURN TAKES PLACE.  
08P0 / 6 MAC ,FALSE,TZERO,CR1N & ALU  
/ 6





1 MAY 1981

PAGE 39

1 MAY 1981

PAGE 40

AMOS/29 AMDASH MICRO ASSEMBLER, V1.0  
PROGRAM STATEMENTS FOR SINGLE LENGTH SUBSET FOR 1750. (EMSL)

```

/6      REG ...,R2
       : THE CONTENTS OF THE Q REGISTER ARE MASKED WITH (00000000000000000000000000000000)
0134   MAC ..,CONT & ALU ..,BUS,QREG,AND,OR,NOT,D2 & CKALU & DRUS SDATA
       /6      DATAINT DATA0B0
       : A JUMP TO PERIODIC TAKES PLACE IF ZLSB WAS NOT SET.
       : WILL THEN MAC,PAUSE,ZLSB,CJP $ ALU ..,MOP,JR,OR,ZQ
0135   MAC ..,PAUSE,ZLSB,CJP $ ALU ..,MOP,JR,OR,ZQ
       /6      BADNESS BCK0001
       : A MODIFIED RETURN TAKES PLACE USING BITS 112 THROUGH 115 OF THE I/O COMMAND
       : AS THE MODIFIER IF ZNSB WAS SET BY THE LAST INSTRUCTION.
013C   MAC ..,PAUSE,ZLSB,CJP $ ALU ..,MOP,JR,OR,ZQ
       : JUMP TO ILLEGOP. THE MICRO STACK IS POPPED SO AS TO MAINTAIN THE STACK
       : CORRECTLY.
013D BCK0011: MAC ..,PAUSE,ZLSB,CJP $ ALU ..,PAUSESS ILLEGOP

```

ALIGN 16

```

0140  MAC ..,JP $ ALU $ BADNESS OP0UT00 : CMD 0011
0141  MAC ..,JP $ ALU $ BADNESS ILLEGOP : CMD 1111
0142  MAC ..,JP $ ALU $ BADNESS OP0112 : CMD 2111
0143  MAC ..,JP $ ALU $ BADNESS ILLEGOP : CMD 3111
       : (1) THE INSTRUCTION WORD IN EPI IS PLACED IN THE INSTRUCTION REGISTER
       : READ AND CLEAR FAULT REGISTER
0144  MAC ..,JP $ ALU $ BADNESS OP0114 : CMD 4111
0145  MAC ..,JP $ ALU $ BADNESS ILLEGOP : CMD 5111
0146  MAC ..,JP $ ALU $ BADNESS ILLEGOP : CMD 6111
0147  MAC ..,JP $ ALU $ BADNESS ILLEGOP : CMD 7111
0148  MAC ..,JP $ ALU $ BADNESS ILLEGOP : CMD 8111
0149  MAC ..,JP $ ALU $ BADNESS ILLEGOP : CMD 9111
014A  MAC ..,JP $ ALU $ BADNESS ILLEGOP : CMD 0111
014B  MAC ..,JP $ ALU $ BADNESS ILLEGOP : CMD 1111
014C  MAC ..,JP $ ALU $ BADNESS ILLEGOP : CMD 2111
014D  MAC ..,JP $ ALU $ BADNESS ILLEGOP : CMD 3111
014E  MAC ..,JP $ ALU $ BADNESS ILLEGOP : CMD 4111
014F  MAC ..,JP $ ALU $ BADNESS ILLEGOP : CMD 5111

```

READ CPU STATUS WORD (NOT STATUS!!)

READ INTERRUPT MASK

(1) THE INSTRUCTION IN EPI IS LOADED INTO THE INSTRUCTION REGISTER.

AMOS/29 AMDASH MICRO ASSEMBLER, V1.0  
PROGRAM STATEMENTS FOR SINGLE LENGTH SUBSET FOR 1750. (EMSL)

```

/6      REG ...,R2
       : MAC ..,CONT & ALU & DRUS SREG & RYG ...,R1
0150 RINTMSK: MAC ..,CONT & ALU & DRUS SREG & RYG ...,R1
       : (1) THE MACHINE INTERRUPT MASK IN PR15 IS LOADED INTO QPES.
       : (2) THE MACHINE INTERRUPT MASK IN PR15 IS LOADED INTO QPES.
0151   MAC ..,CONT & ALU ..,DRUS,QREG,OR,OR,D2 & CKALU
       /6      REG ...,R15
       : (3) THE CONTENTS OF THE Q REG ARE INVERTED AND PLACED IN GRI.
       : MAC ..,PAUSE,TZERO,CJP $ ALU ..,PAUSE,TZERO,CJP $ CKALU & DRUS ...,R01
0152

```

READ STATUS WORD

\*\*\*\*\*

(1) THE INSTRUCTION WORD IN EPI IS PLACED BACK IN THE INSTRUCTION REGISTER.

0153 RSTWORD: MAC ..,CONT & ALU & DRUS SREG & PTG ...,R1

(2) THE STATUS WORD IS READ AND PLACED IN GRI. RETURN TAKES PLACE

0154 MAC ..,PAUSE,TZERO,CJP \$ ALU ..,DRUS SREG,OR,D2 & DRUS ..,GRI
 /6 CKALU & DRUS SREG,PAUSE,TZERO,CJP \$ DRUS SREG,PAUSE,TZERO,CJP \$ DRUS SREG

0155 FAULT: MAC ..,CONT & ALU & DRUS SREG & RYG ...,R1

(1) THE INSTRUCTION WORD IN EPI IS PLACED IN THE INSTRUCTION REGISTER

(2) THE CONTENTS OF THE FAULT REGISTER ARE LOADED INTO GRI. THE FAULT RTC (PR3) IS CLEARED. RETURN TAKES PLACE.

0156 /6
 : MAC ..,PAUSE,TZERO,CJP \$ ALU ..,DRUS SREG,OR,D2 & DRUS SDATA
 : PAUSE,TZERO,CJP \$ CKALU & DRUS SREG,PAUSE,TZERO,CJP \$ DRUS SREG,PAUSE,TZERO,CJP \$ DRUS SREG

0157 RSTATE: MAC ..,CONT & ALU & DRUS SREG & RYG ...,R1

(1) THE MACHINE STATUS WORD IN EPI IS PLACED IN GRI. RETURN TAKES PLACE.

(2) THE MACHINE STATUS WORD IN EPI IS PLACED IN GRI. PAUSE,TZERO,CJP \$ ALU ..,DRUS,PAUSE,OR,OR,D2 & DRUS ..,GRI ..,R4

1 MAY 1981

PAGE 41

PAGE 42

AMOS/29 ANDASH MICROASSEMBLER V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (FMSL)AMOS/29 ANDASH MICROASSEMBLER V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (FMSL)

/ 6 CKAU

READ ENGINEER'S SWITCHFIELD

\*\*\*\*\*

(1) THE INSTRUCTION IN ERI IS LOADED INTO THE INSTRUCTION REGISTER.  
0150 RMANDT: MACP ..,CONT S ALU & DBUS SRQC S REG ...,,R1

(2) THE MANUAL DATA SWITCHFIELD ON THE ENGINEER'S CONTROL BOX IS LOADED

INTO 211.

RETURN TAKES PLICE.  
MAC ,FALSE,TZERO,CPTN S ALU ..,DBUS ,RAMP,OR,OR,DZ & DBUS SRMANDT

/ 6 CKAU S REG ,CRAI

## SET PENDING INTERRUPT REGISTERS

(1) THE CONTENTS OF THE PENDING INTERRUPT REGISTER IN BOTH MACHINE INTERRUPT  
UNITS ARE CLEARED.  
0158 STPDGNT: MACP ..,CONT & ALU & DBUS SRQC & REG ...,,R1 S MACINT CRIN  
/ 5 ENAUCR & STASHFT 0000000010000

(2) THE CONTENTS OF CRAI ARE LOADED INTO THE PENDING INTERRUPT REGISTER.

RETURN TAKES PLACT.  
MAC ,FALSE,TZERO,CPTN S ALU ..,DBUS SRQC ..,R2 & DBUS SALU

/ 5 ENAUCR &amp; STASHFT 0000000000000000

## ORG PINTMSK+16-1

PROCESSOR AND AUXILIARY REGISTER CONTROL ( COMMAND GROUP A001 )  
THIS SECTION CAUSES BRANCHING TO THE INDIVIDUAL INPUT ROUTINES DEPENDENT  
ON THE LAST FOUR BITS OF THE I/O COMMAND.(1) A JUMP IS MADE TO BRANCH1 IN ORDER TO ELIMINATE THE CASE WHERE THE  
CENTRE 8 BITS OF THE COMMAND WORD IS NOW 280.  
0157 INPUTIA: MAC ,FALSE,TZERO,CJS & ALU & ADDRESS BRANCH0X

;

MAC ...JP &amp; ALU &amp; ADDRESS MINTMSK ; CMD A000

;

MAC ...JP &amp; ALU &amp; ADDRESS MINTMSK ; CMD A000

;

MAC ...JP &amp; ALU &amp; ADDRESS MINTMSK ; CMD A000

;

MAC ...JP &amp; ALU &amp; ADDRESS MINTMSK ; CMD A000

;

MAC ...JP &amp; ALU &amp; ADDRESS MINTMSK ; CMD A000

;

MAC ...JP &amp; ALU &amp; ADDRESS MINTMSK ; CMD A000

;

EOF SJ WL

## PIO OUTPUT

\*\*\*\*\*

(1) THE INSTRUCTION IS RELOADED INTO THE INSTRUCTION REGISTER.

0170 OPURH0: MACP ..,CONT S ALU &amp; DBUS SRQC S REG ...,,R1

(1A) A MASK WITH ALL BUT THE TOP 4 BITS SET IS LOADED INTO THE Q REG.

0171 / 6 NATIVRCNT &amp; ALU ..,DBUS ,QREG ,JR,OR,DZ &amp; DBUS SDATA &amp; CKAU

/ 6 NATIVRCNT D4845

(1B) THE CONTENTS OF SRQC ARE ANDED WITH THE CONTENTS OF THE Q REG AND THE

RESULT PLACED BACK IN EKA.

0172 / 6 NATIVRCNT D4845

MAC ..,CRA1 &amp; ALU ..,ABUS ,RQP,AND,AND,DQ &amp; CREG &amp; DRQS SALU

/ 6 REC ...,,R2

REC ...,,R2

(2) THE CONTENTS OF CRAI ARE OUTPUT ON THE MEMORY BUS USING THE CONTENTS  
OF ER2 AS THE ADDRESS. BIT 6 OF THE CRAI 1 FIELD IS HELD HIGH TO SHOW

THAT THE OPERATION IS AN I/O OPERATION AND NOT A MEMORY OPERATION.

0173 / 6 NATIVRCNT D4845

MAC ,FALSE,TZERO,CRTN S ALU ..,NP,OR,JKA S REG ..,CRA1,R2 &amp; DBUS SALU

CRPDR &amp; WRITE S ENAUCR S STASHFT R0000000000000000

(1) THE INSTRUCTION IS RELOADED INTO THE INSTRUCTION REGISTER.

PIO INPUT

\*\*\*\*\*

(1) THE INSTRUCTION IS RELOADED INTO THE INSTRUCTION REGISTER.







MAY 1981

48

AM2905/29 AMDASH MICRO ASSEMBLER, V1.0

A-MOS/29 AND BASIC MICRO ASSEMBLER, V1.0

卷之三

-----  
START TIMER 3  
oooooooooooo  
BIT 5 OF THE STATE WORD (COUNTING FROM THE MS END) IS ALLOCATED TO

RETRN TAKES PLCE,  
MAC,PALE,T2800,CATN & ALU "ABUS,NOP,OR,DR,CR & CREG S DBUS SALU  
ENWICK S RFG ...P4 S AUKC D601@

卷之三

1) THE REGISTER IS LOADED WITH A ZERO IN BIT 5 AND A ONE ELSEWHERE.  
 TIME: NAC ..CONT 6 ALU ..DBUS ,IREG,EINOR,D1 & CIRUS & DRUS DATA  
 6 DRAFTSMT DB124

2) THE STATE WORD FROM DB4 IS ANDED WITH THE CONTENTS OF THE REGISTER  
 AND LOADED INTO EMA AND THE STATE LATCHES.

MAC ,FALSE ,TZERO ,CPTN & ALU ,ABUS ,MOP ,AND ,IND ,DQ & CKREG & DBUS SALU  
REG RA ,CNANICK & AVICL ,REG16

THE JOURNAL OF CLIMATE

CONTINUOUS MONITORING OF THE ENVIRONMENT

卷之三

1) THE INSTRUCTION REGISTER IS LOADED WITH THE INSTRUCTION IN ERI.

BADDRESS STRYING

2) THE CONTENTS OF CRI ARE LOADED INTO THE TIMER B.

NAC .FALSE..TZERO.CRTN & ALU ...MOP.OR.OR.ZA S REG ...CRI 6 DBUS SALU

卷之三

1 MAY 1981

PAGE 51

1 MAY 1981

PAGE 52

AMOS/29 ANDASH MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (BMSL  
PICC MAC C JPS S ALU & REGISTER STARTUP : CMC 402C  
ALCC MAC C JPS S ALU & REGISTER RETURN : CMC 403D  
ALCC MAC C JPS S ALU & REGISTER RETURN : CMC 404E  
ALCC MAC C JPS S ALU & REGISTER RETURN : CMC 405F  
ALCC MAC C JPS S ALU & REGISTER RETURN : CMC 406P

RESET PENDING INSTRUCTION

IN THE INITIALIZATION AND RETURN SEQUENCES, THE TESTS FOR POSSIBLE  
CLIPPING ARE MADE BY CHECKING THE REGISTERS FOR THE TESTED POSITION.

R150 CLIPPING: NOT (PAUSE) TEST R150, R150, R150, R150, R150

1. POSITION TEST: MAC C JPS S ALU & REGISTER SET IN R144.  
THE POSITION TEST IS MADE BY CHECKING THE BIT POSITION IN THE MAC C  
REGISTER. IF THE POSITION TEST IS LOOSE, THE POSITION TEST IS MADE BY CHECKING THE  
BIT POSITION IN THE MAC C REGISTER. IF THE POSITION TEST IS TIGHT,  
THE POSITION TEST IS MADE BY CHECKING THE MAC C REGISTER.

R151 CLIPPING: NOT (PAUSE) TEST R151, R151, R151, R151, R151

2. POSITION TEST: MAC C JPS S ALU & REGISTER SET IN R145.  
THE POSITION TEST IS MADE BY CHECKING THE MAC C REGISTER.

R152 CLIPPING: NOT (PAUSE) TEST R152, R152, R152, R152, R152

3. POSITION TEST: MAC C JPS S ALU & REGISTER SET IN R146.  
THE POSITION TEST IS MADE BY CHECKING THE MAC C REGISTER.

R153 CLIPPING: NOT (PAUSE) TEST R153, R153, R153, R153, R153

4. POSITION TEST: MAC C JPS S ALU & REGISTER SET IN R147.  
THE POSITION TEST IS MADE BY CHECKING THE MAC C REGISTER.

R154 CLIPPING: NOT (PAUSE) TEST R154, R154, R154, R154, R154

5. POSITION TEST: MAC C JPS S ALU & REGISTER SET IN R148.  
THE POSITION TEST IS MADE BY CHECKING THE MAC C REGISTER.

R155 CLIPPING: NOT (PAUSE) TEST R155, R155, R155, R155, R155

6. POSITION TEST: MAC C JPS S ALU & REGISTER SET IN R149.  
THE POSITION TEST IS MADE BY CHECKING THE MAC C REGISTER.

NO = OPERATION AND BREAKPOINT

0105 OPCODEFF: MAC C,CONT S ALU + ALUS,NOP,OR,GR,DZ &amp; REG . . . ,X

(2) RETURN TEST PLACE IP TEST WAS SET BY THE LAST INSTRUCTION, THE CONTENTS  
OF ER1 ARE INFFECTED. IT PASSES THROUGH THE ALU AGAIN.  
MAC ,PAUSE,GR,RTN S ALU + ALUS,MOP,XINR,DMR,DZ & REG . . . ,R1  
0106 MAC ,PAUSE,GR,RTN S ALU + ALUS,MOP,XINR,DMR,DZ & REG . . . ,R1

THIS IS THE END OF THE EMULATION SEQUENCES.

END

ILLEGAL SPECIFIC PATTERN L (NOT A LEGAL INSTRUCTION.)

THE Q REGISTER IS LOADED SO THAT THERE IS ONE IN BIT POSITION 5 AND  
ZERO IN POSITION 6. MAC C JPS S ALU + ALUS,MOP,XINR,DMR,DZ & REG S CLEAR

R156 DATASCREEN

(2) JUMP TO ILLEGIBLE CODE PLACE.  
MAC ,PAUSE,GR,RTN S ALUS,PATTERN,REG,PC

(2) JUMP TO ILLEGIBLE CODE PLACE.  
MAC ,PAUSE,GR,RTN S ALUS,PATTERN,REG,PC

THIS IS THE END OF THE EMULATION SEQUENCES.







1 MAY 1961

PROBLEMS AND QUESTIONS IN MATHEMATICS FOR GRADE 1

AMDOS/28 AND DASH MICROCOMPUTER SYSTEMS SIMULATOR FOR 1756. EMULATION SEQUENCER

SINGAPORE PRACTITIONERS' INSTITUTE MEMBER

THE DATA IN TABLE I IS TRANSFERRED TO FIGURE 10 ACCORDING TO EQUATION (4).

卷之三

DB00156429 SPINE  
B420.B722

ENQUIRIES PERTAINING TO THIS ADVERTISING  
MATERIAL SHOULD BE ADDRESSED TO THE  
ADVERTISING DIRECTOR, THE SPANISH BRANCH, MONTGOMERY  
WATTSON & CO., LTD., 1152 BROADWAY, NEW YORK.

2624 (3) JUMP TO START OF MULTIPLE SOURCE  
MACROS

THE JOURNAL OF CLIMATE

卷之三

卷之三

四月一九八一

P43X 10

1 MAY 1981



1 MAY 1981

PAGE 14

1 MAY 1981

AMOS/20 AMDASH MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (BMSL)

DATINSET DM1

; (15) QREG AND CRL SHIFTED, &amp; JONES INTO THE MS BIT OF DATA.

0444 MAC "",CONT

ALU,B61,BP1,RMQU,OR,OR,24

REC,CRL,GRI

CKALU

STATSHFT #000010000000

; (16) JUMP BACK TO (15) TAKES PLACE IF N IN THE MICROSTATUS REGISTER IS NOT

SET.

MAC ,TRUE,MUL,LOOP

ALU'S DBUS SNOKE

STATSHFT #000000000000

; (16A) THE DIVISOR AND THE QUOTIENT MASK ARE DOWNSHIFTED TO COMPENSATE

; FOR THE FACT THAT ONE EXTRA SHIFT HAS BEEN DONE.

0445 MAC "",CONT

ALU,B61,BP1,RMQU,OR,OR,24

REC,CRL,GRI

CKALU

STATSHFT #000010000000

; (16B) THE DIVISOR AND QUOTIENT MASK ARE DOWNSHIFTED AGAIN SO THAT

THE FIRST NON ZERO BIT IS ALIGNED DO BIT POS. 14.

0446 MAC "",CONT

ALU,B61,BP1,RMQU,OR,OR,24

REC,CRL,GRI

CKALU

STATSHFT #000010000000

; (17) THE DIVISOR IS SUBTRACTED FROM THE REMAINDER.

0448 SF1021 MAC "",CONT

ALU,B61,BP1,SUB,SUBR,AB

REC,CRL,GRI

CKALU

STATSHFT #000010000000

; (18) DBUS SIGN BIT OF THE REMAINDER IS MASKED OFF.

0449 SP1031 MAC "",CONT

ALU,DBUS,MOP,AND,DA

REC,B61,BP1,CRL,GRI

DBUS,S0TA &amp; DATINSET #32768

; (19) JUP TAKES PLACE IF REMAINDER IS POSITIVE

MAC ,TRUE,ZMSB,CJP

STATSHFT #000000000000

;

PAGE 15

PAGE 15

AMOS/20 AMDASH MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (BMSL)

BADDNESS SP1031

/ 6 ALU &amp; DBUS SNOKE

; (20) DIVISION IS ADDED TO REMAINDER

044B MAC "",CONT

ALU,B61,BP1,ADD,ADD,AB

REC,B61,CRL,GRI

CKALU &amp; DBUS SNOKE

STATSHFT #000000000000

; (21) THE DIVISOR AND THE QUOTIENT MASK ARE SHIFTED DOWN.

044C MAC "",CONT

ALU,B61,BP1,OR,OR,24

REC,CRL,GRI

CKALU &amp; DBUS SNOKE

STATSHFT #000000000000

; (21) THE QUOTIENT PLACE IF CARRY WAS NOT SET. IS BYT IN QUOTIENT MASK  
; HAS NOT BEEN SHIFTED OUT OF GRI.

044D MAC ,FALS,CARH,CJP

RADRESS SP1022

ALU,B61,MOP,OR,OR,DZ

REC,"",RB

DBUS SNOKE

; (22) JUMP TO SP1022 TAKES PLACE IF THE MS BIT WAS SET INDICATING A NEGATIVE

044E RESULT. MAC ,FALSE,ZPSB,CJP &amp; ALU &amp; DBUS SNOKE &amp; ADDRESS SP1031

; (22) THE QUOTIENT IN GRS IS LOADED INTO GRI. RETURN TAKES PLACE IF THE

044F ; QUOTIENT IS TO BE POSITIVE.

MAC ,FULSE,T2K,CRTN

ALU,B61,BP1,DBUS,RAMP,OR,OR,DZ

REC,CRL,GRI

CKALU &amp; DBUS SNOKE

STATSHFT #000000000000

; (23) A ONE IS PLACED IN QREG. THE APPROPRIATE POSITION IN THE QUOTIENT USING THE

0450 ; QUOTIENT MASK IN QREG.

MAC "",CONT

ALU,B61,MOP,OR,OR,DQ

REC,"",R9

CEREG &amp; DBUS S0TA

;



1 MAY 1981

PAGE 18

1 MAY 1981

PAGE 19

AMOS/29 AMDASH MICRO ASSEMBLER, V1.0  
IMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (BMSL)

```

; DERIVED OP IN #85 IS SUBTRACTED FROM CONTENTS OF 1R2
; MAC ,FALSE,TZERO,CRTN
; ALU ,B0,A0US,M0P,SUR,DA
; REG ,R0,1,0,1,0,0
; DBUS ,DBUS,M0P,SUR,SUB,DA
; DBUS ,SM0N & CARRYSEL C2ERO
; STATUSPT B010000010000
; ENTRY POINT FOR ISP ADDRESSING
;*****+
; 845C OPCODEP2:: MAC ,FALSE,TZERO,CJS
; / 6 ALU & DBUS SM0N & BADRESS OFISP
; *****+
; 845D MAC ,FALSE,TZERO,CRTN
; / 6 ALU ,B0,A0US,M0P,SUR,SUB,DA
; / 6 REG ,R0,1,0,1,0,0
; / 6 DBUS SM0N & CARRYSEL C2ERO & STATUSPT B010000010000
; ENTRY POINT FOR ISM ADDRESSING
;*****+
; 845E OPCODEP3:: MAC ,FALSE,TZERO,CJS
; / 6 ALU & DBUS SM0N & BADRESS CPTSM
; *****+
; 845F MAC ,FALSE,TZERO,CRTN
; / 6 ALU ,B0,A0US,M0P,SUR,DA
; / 6 REG ,R0,1,0,1,0,0
; / 6 DBUS SM0N & CARRYSEL C2ERO
; STATUSPT B010000010000
; ENTRY POINT FOR DIRECT OR INDIRECT ADDRESSING
;*****+
; 8460 OPCODEP0:: MAC ,FALSE,TZERO,CJS
; / 6 ALU & DBUS SM0N & BADRESS OPI1
; *****+
; 8461 MAC ,FALSE,TZERO,CRTN
; / 6 ALU ,B0,A0US,M0P,SUR,SUB,DA
; / 6 REG ,R0,1,0,1,0,0
; / 6 DBUS SM0N & CARRYSEL C2ERO
; STATUSPT B010000010000
; ENTRY POINT FOR IMMEDIATE ADDRESSING
;*****+

```

AMOS/29 AMDASH MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (BMSL)

```

; 8462 IOPCODEA:: MAC ,FALSE,TZERO,CJS
; / 6 ALU & DBUS SM0N & BADRESS OPI1
; *****+
; 8463 MAC ,FALSE,TZERO,CRTN
; / 6 ALU ,B0,A0US,M0P,SUR,SUB,DA
; / 6 REG ,R0,1,0,1,0,0
; / 6 DBUS SM0N & CARRYSEL C2ERO
; STATUSPT B010000010000
; ENTRY POINT FOR DIRECT OR DIRECT INDIRECT ADDRESSING
;*****+
; 8464 OPCODEA:: MAC ,FALSE,TZERO,CJS
; / 6 DBUS SM0N & ALU & BADRESS OPI2
; *****+
; 8465 MAC ,CONT,SLU,B0,D0,REG,CF,OD2,REG ,... ,BS ,DBUS SM0N &
; CARRYSEL C2ERO & STATUSPT B0000000000011111
; *****+
; THE LOWER LIMIT IN Q IS SUBTRACTED FROM THE UPPER LIMIT. ALL OF THE MICROSTATUS
; REGISTER BITS ARE LOADED. ONLY THE CARRY BIT OF THE MACHINE
; STATUS REGISTER IS LOADED.
; MAC ,CONT ,ALU ,B0,D0,REG ,... ,BS
; DBUS SM0N & STATUSPT @10000000000000000 & MACSTEN B01101
; CARRYSEL C0NE
; *****+
; RETURN TAKES PLACE IF MICRO STATUS BIT N WAS SET.
; MAC ,TRUE,MUL,C0TN & ALU & DBUS SM0N & STATUSPT B0000000000000000
; *****+
; THE LOWER LIMIT IS SUBTRACTED FROM THE CONTENTS OF CR1.
; THE MACHINE STATUS IS SET ACCORDING TO THE RESULT. CARRY IS SET TO ZERO.
; *****+
; 8468 MAC ,CONT,SLU,B0,D0,REG,CF,OD2,REG ,... ,BS ,DBUS SM0N & DBUS SM0N & CARRYSEL C2ERO
; / 6
; / 6
; / 6
; / 6
; / 6
; / 6
; *****+
; RETURN TAKES PLACE IF THE RESULT WAS NEGATIVE INDICATING THAT THE CONTENTS
; OF CR1 WERE LESS THAN THE LOWER LIMIT.
; MAC ,TRUE,MUL,C0TN & STATUSPT B0000000000000000
; / 6
; / 6
; *****+

```

Appendix D

1991 MA

MDOS/29 AND AS MICRO ASSEMBLER, V1.0  
PROLATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1758. (EMSL)

1 MAY 1961

PAGE 22

1 MAY 1961

PAGE 23

AMDS/29 ANDASM MICRO ASSEMBLER, V1.0  
SIMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (PMSL)

(3) THE INSTRUCTION IN IR0 IS DOWNSHIFTED.  
 MAC ,CONT & ALU ,SUB,REG,OR,7A ,RIG ,,RZFR0,RZERO & CRALU  
 / S DBUS SNOKE & STASHTY 9000000000000000

(4) THE INSTRUCTION IN IR0 IS DOWNSHIFTED.  
 MAC ,CONT & ALU ,RND,OR,8A ,ALU ,RIG ,,RZFR0,RZERO & CRALU  
 / S DBUS SNOKE & STASHTY 8000000000000000

(5) THE INSTRUCTION IN IRW IS MASKED BY 0000000000000000 AND DOWNSHIFTED.  
 MAC ,CONT & ALU ,DBUS,RMD,AND,DA ,REF ,,RWD,RZER,  
 / S DBUS SDATA & DATINSTR DB63 & CRALD

(6) 2 IS ADDED TO THE CONTENTS OF IR0 AND THE RESULT DOWNSHIFTED.  
 MAC ,CONT & ALU ,DBUS,RMD,AD,DA ,REF ,,RZFR0,RZIR,  
 / S DBUS SDPA & DATINSTR DB12 & CRALD

(7) THE POSITIVE INTEFFF NOW OBTAINED IS SUBTRACTED FROM THE CONTENTS OF IR0.  
 MAC ,,,CONT & ALU ,RZABU ,NPF,SDBS,SUS,AL ,PRIS,SALU ,CJNG,  
 / S RCG ,,RZERO & STASHTY 8000000000000000

(8) JUMP TO 'SGENPUR TAKES PLACE IF OVERFLOW WAS NOT SET BY THE PREVIOUS  
 INSTRUCTION.  
 THE CONTENTS OF IR0 ARE PUT BACK IN IR0.

(9) MAC ,FALSE,OVERFL ,& ALU ,ARUS,RAMP,OR,OR,DR & RPT ,,,RZERO,,JP  
 / S DBUS SNOKE & CRALU & PADRFF,OSGENPUR

(10) JUMP SUB TO 'SGENPUR.  
 MAC ,FALSE,OVERFL,CJS & ALU & DBUS SNOKE & PADRFF,OSGENPUR

(11) JUMP TO OVERFLOW TAKES PLACE.  
 MAC ,,,JP & ALU & DBUS SNOKE & BADDRSS OVERFLOW

(12) RETURN TAKES PLACE IF MACHINE STATUS N IS NOT SET.  
 MAC ,FALSE,WRK,CRT & ALU & DBUS SNOKE & STASHTY 0000000010110

(13) THE CONTENTS OF CR2 (RB) ARE NEGATED AND PLACED IN GRI (RA).  
 MAC ,FALSE,12PF0CRTRN & ALU ,B6 ,RAMP ,SUB,SDBS,2A & CRALU  
 / S DBUS SNOKE & STASHTY 0010000010000000

(14) SINGLE PRECISION NEGATE REGISTER  
 RES ,GRI,GR2

(15) ENTRY POINT FOR BASE RELATIVE ADDRESSING

(16) THE CONTENTS OF CR2 (RB) ARE NEGATED AND PLACED IN 2R1 (RA).  
 THE MACHINE STATUS IS SET ACCORDINGLY AND RETURN TAKES PLACE.  
 MAC ,,,CONT & ALU ,B6 ,RAMP ,SUB,SDBS,2A & CRALU  
 / S REG ,GRI ,CJS & DBUS SNOKE & CARRISL CZERO  
 STASHTY F010000000000000

(17) ENTRY POINT FOR OVERFLOW HAS NO BEEN SET.  
 MAC ,FALSE,0WR,CRTN & ALU & DBUS SNOKE

(18) RETURN OCCURS IF OVERFLOW HAS NO BEEN SET.  
 MAC ,FALSE,0WR,CRTN & ALU & DBUS SNOKE

(19) JUMP TO OVERFLOW  
 MAC ,,,JP & ALU & DBUS SNOKE & BADDRSS OVERFLOW

(20) INCLUSIVE LOGICAL OR  
 \*\*\*\*\*

(21) ENTRY POINT FOR REGISTER ADDRESSING

(22) SINGLE PRECISION ABSOLUTE VALUE OF REGISTER  
 \*\*\*\*\*

(23) THE CONTENTS OF CR2 ARE ORED WITH THE CONTENTS OF GRI AND THE RESULT PLACED  
 IN GRI. THE MACHINE STATUS IS LOADED ACCORDING TO THE RESULT.  
 MAC ,PAUSE,TYRCITN & ALU ,B6 ,RAMP ,OR,OR,AB & FEC ,,GRI,CR2

(24) LOADED.  
 MAC ,,,CONT & ALU ,B6 ,RAMP ,CR,OR,ZA ,RFG ,,2R1,7R2  
 / S CRALU & DBUS SNOKE & STASHTY 1000000000000000

(25) ENTRY POINT FOR BASE RELATIVE ADDRESSING

1 MAY 1981

PAGE 24

1 MAY 1981

AMOS/29 AMDASH MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (RMSL)

(1) JUMP SUB TO OP11 : MAC ,FALSE ,TZERO ,CJS & ALU & DBUS SNOKE & ADDRESS OF11

0488 OPCODE30: MAC ,FALSE ,TZERO ,CJS & ALU & DBUS RAMP,OR,DA  
; PLACED IN IR2.

0489 / 6  
MAC ,FALSE ,TZERO ,CRTN & ALU ,B60 ,BUS ,RAMP,OR,DA  
REG B610 ,B610 ,TZZERO ,CRTN & DBUS SNOKE & STATSHIFT B60000000100000

ENTRY POINT FOR BASIC RELATIVE IMMEDIATE ADDRESSING

\*\*\*\*\*

048A IOPD40F: MAC ,FALSE ,TZERO ,CJS & ALU & DBUS SNOKE & ADDRESS OF11

(2) THE DERIVED OPERAND IS ORED WITH THE CONTENTS OF IR2 AND THE RESULT  
; PLACED IN IR2.  
MAC ,FALSE ,TZERO ,CRTN & ALU ,B60 ,BUS ,RAMP,OR,DA  
REG B610 ,B610 ,TZZERO ,CRTN & DBUS SNOKE & STATSHIFT B60000000100000

ENTRY POINT FOR DIRECT OR DIRECT IMMEDIATE ADDRESSING

\*\*\*\*\*

048B IOPD411: MAC ,FALSE ,TZERO ,CJS & ALU & DBUS SNOKE & ADDRESS OF11

(2) THE DERIVED OPERAND IS ORED WITH THE CONTENTS OF IR1 AND THE RESULT PLACED  
; IN GRI.  
MAC ,FALSE ,TZERO ,CRTN & ALU ,B60 ,BUS ,RAMP,OR,DA  
REG ;GRI ,G11 ,RS & DBUS SNOKE & STATSHIFT B60000000100000 & C1ALU

ENTRY POINT FOR IMMEDIATE ADDRESSING

\*\*\*\*\*

048D IOPD446: MAC ,FALSE ,TZERO ,CJS & ALU & DBUS SNOKE & ADDRESS OF11

(2) THE DERIVED OPERAND IS ORED WITH THE CONTENTS OF GRI AND THE RESULT LEFT  
; IN GCI.  
MAC ,FALSE ,TZERO ,CRTN & ALU ,B60 ,BUS ,RAMP,OR,DA  
REG ;GRI ,G11 ,RS & DBUS SNOKE & STATSHIFT B60000000100000 & C1ALU

ENTRY POINT FOR DIRECT AND DIRECT IMMEDIATE ADDRESSING

\*\*\*\*\*

AMOS/29 AMDASH MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (RMSL)

---

LOGICAL AND  
\*\*\*\*\*  
ENTRY POINT FOR REGISTER ADDRESSING  
\*\*\*\*\*  
(1) THE CONTENTS OF GRI (RD) ARE ANDED WITH THE CONTENTS OF GRI (RA).  
THE RESULT IS STORED IN C1ALU (RA).  
0490 OPCODES: MAC ,FALSE ,ZINC,CRTN & ALU ,B60 ,RAMP,AND,RS & REG ,GRI,GR2  
/ 6  
C1ALU & DBUS SNOKE & STATSHIFT B60000000100000  
/ 6  
CARRYSEL CZERO  
ENTRY POINT FOR BASE RELATIVE ADDRESSING  
\*\*\*\*\*  
(1) JUMP SUB TO OP11  
0491 OPCODE31: MAC ,FALSE ,TZERO ,CJS & ALU & DBUS SNOKE & ADDRESS OF11  
(2) THE DERIVED OPERAND IS ANDED WITH THE CONTENTS OF IR2 AND THE RESULT  
LEFT IN IR2.  
0492 / 6  
MAC ,FALSE ,TZERO ,CRTN & ALU ,B60 ,BUS ,RAMP,AND,DA  
REG B610 ,B610 ,TZZERO ,RS & C1ALU & DBUS SNOKE  
/ 6  
CARRYSEL CZERO  
ENTRY POINT FOR BASE RELATIVE IMMEDIATE ADDRESSING  
\*\*\*\*\*  
(1) JUMP SUB TO OP11  
0493 IOPD40F: MAC ,FALSE ,TZERO ,CJS & ALU & DBUS SNOKE & ADDRESS OF11  
(2) THE DERIVED OPERAND IS ANDED WITH THE CONTENTS OF IR2 AND THE RESULT LEFT  
IN IR2.  
0494 / 6  
MAC ,FALSE ,TZERO ,CRTN & ALU ,B60 ,BUS ,RAMP,AND,DA  
REG B610 ,B610 ,TZZERO ,RS & C1ALU & DBUS SNOKE  
/ 6  
STATSHIFT B60000000100000  
/ 6  
CARRYSEL CZERO  
ENTRY POINT FOR DIRECT AND DIRECT IMMEDIATE ADDRESSING  
\*\*\*\*\*  
(1) JUMP SUB TO OP11  
0495 OPCODE22: MAC ,FALSE ,TZERO ,CJS & ALU & DBUS SNOKE & ADDRESS OF11

1 MAY 1981

PAGE 26

1 MAY 1981

PAGE 27

AMDS/29 AMDASH MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (EMSL

(1) THE DERIVED OPERAND IS ANDED WITH THE CONTENTS OF GRI (RA) AND THE RESULT

; PLACED IN GRI (RA).  
0496 / 5 MAC ,FALSE,TZERO,CRTN & ALU ,REG ,ABUS,RAMP,AND,DA  
/ 6 NEG ,GRI ,JR1,RS & CKALU & DBUS SNOKE & STATSHFT B#000000010000  
; CARRYSEL CERO  
; ENTRY POINT FOR IMMEDIATE ADDRESSING  
\*\*\*\*\*

0497 10PCD447 : MAC ,FALSE,TZERO,CJS &amp; ALU &amp; DBUS SNOKE &amp; BADRESS OFIM

; (2) THE DERIVED OPERAND IS ANDED WITH THE CONTENTS OF GRI (RA) AND THE RESULT  
; LEFT IN GRI(RA).  
0498 / 5 MAC ,FALSE,TZERO,CRTN & ALU ,REG ,ABUS,RAMP,AND,DA  
/ 6 REG ,GRI ,JR1,RS & CKALU & DBUS SNOKE & STATSHFT B#000000010000  
; CARRYSEL CERO  
; ENTRY POINT FOR IMMEDIATE ADDRESSING  
\*\*\*\*\*

0499 10PCD448 : MAC ,FALSE,TZERO,CJS &amp; ALU &amp; DBUS SNOKE &amp; BADRESS OFIM

; (1) THE CONTENTS OF GRI (RA) IS EXCLUSIVE ORED WITH THE CONTENTS OF GRI (RB).  
; THE RESULT IS LEFT IN GRI (RA).  
04A0 10PCD449 : MAC ,FALSE,TZERO,CRTN & ALU ,REG ,RAMP,EXOR,AN  
/ 6 REG ,GRI ,JR2 & CKALU & DBUS SNOKE & STATSHFT B#000000010000  
/ 6 CARRYSEL CERO  
; ENTRY POINT FOR DIRECT OR INDIRECT INDEXED ADDRESSING  
\*\*\*\*\*

04A1 10PCD450 : MAC ,FALSE,TZERO,CJS &amp; ALU &amp; DBUS SNOKE &amp; BADRESS OFDL1

; (1) JUMP SUB TO ODL1.  
04A2 10PCD451 : MAC ,FALSE,TZERO,CJS & ALU & DBUS SNOKE & BADRESS OFDL1; (2) THE DERIVED OPERAND IS EXCLUSIVE ORED WITH THE CONTENTS OF GRI (RA) AND  
; THE RESULT LEFT IN GRI (RA).  
04A3 / 5 MAC ,FALSE,TZERO,CRTN & ALU ,REG ,ABUS,RAMP,EXOR,DA  
/ 6 REG ,GRI ,JR1,RS & CKALU & DBUS SNOKE & STATSHFT B#000000010000  
; CARRYSEL CERO  
; ENTRY POINT FOR IMMEDIATE ADDRESSING  
\*\*\*\*\*AMDS/29 AMDASH MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUNSET FOR 1750. (EMSL

;(1) JUMP SUB TO OFIM : MAC ,FALSE,TZERO,CJS &amp; ALU &amp; DBUS SNOKE &amp; BADRESS OFIM

04A4 10PCD452 : MAC ,FALSE,TZERO,CJS & ALU ,REG ,RAMP,EXOR,DA  
; (2) THE DERIVED OPERAND IS X'00' WITH THE CONTENTS OF GRI (RA) AND THE RESULT  
; LEFT IN GRI (RA).  
04A5 / 6 MAC ,FALSE,TZERO,CRTN & ALU ,REG ,ABUS,RAMP,EXOR,DA  
; CARRYSEL CERO  
; ENTRY POINT FOR IMMEDIATE ADDRESSING  
\*\*\*\*\*

Appendix D

f OF SI JL







AD-A114 029

ROYAL AIRCRAFT ESTABLISHMENT FARNBOROUGH (ENGLAND)  
AN IMPLEMENTATION OF MIL-STD-1750 AIRBORNE COMPUTER INSTRUCTION--ETC(U)

F/G 9/2

MAY 81 S J SHRIMPTON


UNCLASSIFIED

RAE-FS-403

DRIC-BR-80502

NL

2 . 2  
5  
RAE-FS-403M



END  
DATE  
FILED  
5-82  
DTIG

1 MAY 1981

PAGE 34

1 MAY 1981

PAGE 35

AMOS/29 AMDASH MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (EMSL)

DOUBLE SHIFT LEFT LOGICAL  
\*\*\*\*\*  
ENTRY POINT  
\*\*\*\*\*  
BACK OPCODES:: MAC 'FALSE,TZERO,CJS  
/ 6 ALU '\$DUS SNOKE'S BADNESS SFTNM  
(2) THE CONTENTS OF REGISTER RB+1 (GR2+1) ARE LOADED INTO THE QREC  
64CP DSLL2:  
/ 6 MAC ''',CONT  
/ 6 ALU ''',QREC,OR,OR,ZA  
/ 6 REC ,B91..GR2 & DBUS SNOKE & C4ALU  
(3) THE CONTENTS OF RA (GR2) AND QREC ARE CONCATENATED AND UPSHIFTED  
LOGICAL.  
64D0 DSLL1:  
/ 6 MAC ''',CONT  
/ 6 ALU '\$A9M0,OR,OR,ZA  
/ 6 REC ''',GR2,GR2  
/ 6 DBUS SNOKE & C4ALU & STATSBPT B9E6611000000000  
(4) 1 IS SUBTRACTED FROM THE CONTENTS OF R99 (THE CARRY INPUT IS SET  
TO 0 BY STATUSPT CAUSING THIS TO HAPPEN)  
64D1 / 6 MAC ''',CONT  
/ 6 ALU ''',AUS,NOP,SUBS,SUBS,D2  
/ 6 REC ''',R9 & DBUS SALU  
/ 6 C4RC & STATSBPT B9E6611000000000  
(5) JUMP TO DSLL1 TAKES PLACE IF ZLSB IS NOT SET  
THE MACHINE STATUS REGISTER IS LOADED ACCORDING TO THE CONTENTS OF  
GR2 (THE MOST SIGNIFICANT HALF OF THE DOUBLE LENGTH  
WORD).  
64D2 / 6 MAC 'FALSE,ZLSB',CJP  
/ 6 ALU '\$DUS SNOKE'S BADNESS DSLL1  
(6) JUMP SUB TAKES PLACE TO ASLSTG2, THE ROUTINE THAT DETERMINES THE  
SETTING OF THE STATUS BITS FOR A DOUBLE LENGTH WORD IN GR2 AND GR2+1.  
64D3 / 6 MAC 'FALSE,TZERO,CJS  
/ 6 ALU '\$DUS SNOKE'S BADNESS ASLSTG2  
(9) RETURN TAKES PLACE.  
64D4 / 6 MAC 'FALSE,TZERO,CJN' & ALU & DBUS SNOKE

AMOS/29 AMDASH MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (EMSL)

DOUBLE SHIFT RIGHT LOGICAL  
\*\*\*\*\*  
ENTRY POINT  
\*\*\*\*\*  
64D5 OPCON66:: MAC 'FALSE,TZERO,CJS  
/ 6 ALU '\$DUS SNOKE'S BADNESS SFTNM  
(2) THE CONTENTS OF REGISTER RB+1 (GR2+1) ARE LOADED INTO THE QREC  
64D6 DSLL2:  
/ 6 MAC ''',CONT  
/ 6 ALU ''',QREC,OR,OR,ZA  
/ 6 REC ,B91..GR2 & DBUS SNOKE & C4ALU  
(3) THE CONTENTS OF RB (GR2) AND QREC ARE CONCATENATED AND UPSHIFTED  
LOGICAL.  
64D7 DSLL1:  
/ 6 MAC ''',CONT  
/ 6 ALU '\$A9M0,OR,OR,ZA  
/ 6 REC ''',GR2,GR2  
/ 6 DBUS SNOKE & C4ALU & STATSBPT B9E6611000000000  
(4) 1 IS SUBTRACTED FROM THE CONTENTS OF R99 (THE CARRY INPUT IS SET  
TO 0 BY STATUSPT CAUSING THIS TO HAPPEN)  
64D8 / 6 MAC ''',CONT  
/ 6 ALU ''',AUS,NOP,SUBS,SUBS,D2  
/ 6 REC ''',R9 & DBUS SALU  
/ 6 C4RC & STATSBPT B9E6611000000000  
(5) JUMP TO DSRL1 TAKES PLACE IF ZLSB IS NOT SET  
64D9 / 6 MAC 'FALSE,ZLSB',CJP  
/ 6 ALU '\$DUS SNOKE'S BADNESS DSRL1  
(6) JUMP SUB TAKES PLACE TO ASLSTG2, THE ROUTINE THAT DETERMINES THE  
SETTING OF THE STATUS BITS FOR A DOUBLE LENGTH WORD IN GR2 AND GR2+1.  
64DA / 6 MAC 'FALSE,TZERO,CJS  
/ 6 ALU '\$DUS SNOKE'S BADNESS ASLSTG2  
(9) RETURN TAKES PLACE.  
64DB / 6 MAC 'FALSE,TZERO,CJN' & ALU & DBUS SNOKE

DOUBLE SHIFT RIGHT ARITHMETIC  
\*\*\*\*\*



1 MAY 1981

PAGE 38

1 MAY 1981

PAGE 39

**AMDS/29 AND MICO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (MSS)**

GR2 (THE MOST SIGNIFICANT HALF OF THE DOUBLE LENGTH WORD).

64P1 MAC ,PAUSE,ZLSB,CJP  
ALU & DBUS SHONE & ADDRESS DSCL1

(6) JUMP SUB TAKES PLACE TO ASLSTC2, THE ROUTINE THAT DETERMINES THE SETTING OF THE STATUS BITS FOR A DOUBLE LENGTH WORD IN GR2 AND GR2+1.

64P2 MAC ,PAUSE,TZERO,CJS  
ALU & DBUS SHONE & ADDRESS ASLSTC2

(9) RETURN TAKES PLACE.  
MAC ,PAUSE,TZERO,CJTW & ALU & DBUS SHONE

**DOUBLE SHIFT LEFT CYCLIC**

\*\*\*\*\*

ENTRY POINT  
64P3 MAC ,PAUSE,TZERO,CJS  
ALU & DBUS SHONE & ADDRESS SHIFTW

(2) THE CONTENTS OF REGISTER R#1 (GR2+1) ARE LOADED INTO THE QREG

64P4 DSCL2: MAC ,,,CONT  
ALU ,,,QREG,OR,OR,2A  
REC ,,,R#1,,GR2,CJP2  
DBUS SHONE & CJKLU & STATSHFT B#001111000000

(3) THE CONTENTS OF AB (GR2) AND QREG ARE CONCATENATED AND DOWNSHIFTED

64P5 DSCL1: MAC ,,,CONT  
ALU ,,,HAMOD,OR,OR,2A  
REC ,,,R#1,,GR2,CJP2  
DBUS SHONE & CJKLU & STATSHFT B#001111000000

(4) 1 IS SUBTRACTED FROM THE CONTENTS OF R#9 (THE CARRY INPUT IS SET

64P6 DSCL1: MAC ,,,CONT  
ALU ,,,HAMOP,OR,OR,2A  
REC ,,,R#2,QI2  
DBUS SHONE & CJKLU & STATSHFT B#001111000000

(4) 1 IS SUBTRACTED FROM THE CONTENTS OF R#9 (THE CARRY INPUT IS SET

64P7 DSCL1: MAC ,,,CONT  
ALU ,,,QREG,NOP,SUPS,SUPS,D2  
REC ,,,R#1,,GR2,CJP2  
DBUS SHONE & CJKLU & STATSHFT B#001111000000

(5) JUMP TO DSCL1 TAKES PLACE IF ZLSB IS NOT SET

64P8 DSCL1: MAC ,,,CONT  
ALU ,,,QREG,NOP,SUPS,SUPS,D2  
REC ,,,R#1,,GR2,CJP2  
DBUS SHONE & CJKLU & STATSHFT B#001111000000

(5) JUMP TO DSCL1 TAKES PLACE IF ZLSB IS NOT SET  
THE MACHINE STATUS REGISTER IS Toggled ACCORDING TO THE CONTENTS OF

(8) JUMP SUB TAKES PLACE TO ASLSTC2, THE ROUTINE THAT DETERMINES THE SETTING OF THE STATUS BITS FOR A DOUBLE LENGTH WORD IN GR2 AND GR2+1.

**AMDS/29 AND MICO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (MSS)**

GR2 (THE MOST SIGNIFICANT HALF OF THE DOUBLE LENGTH WORD).

64P1 MAC ,PAUSE,ZLSB,CJP  
ALU & DBUS SHONE & ADDRESS DSCL1

(8) JUMP SUB TAKES PLACE TO ASLSTC2, THE ROUTINE THAT DETERMINES THE SETTING OF THE STATUS BITS FOR A DOUBLE LENGTH WORD IN GR2 AND GR2+1.

64P2 MAC ,PAUSE,TZERO,CJS  
ALU & DBUS SHONE & ADDRESS ASLSTC2

(9) RETURN TAKES PLACE.  
MAC ,PAUSE,TZERO,CJTW & ALU & DBUS SHONE

**DOUBLE SHIFT RIGHT CYCLIC**

\*\*\*\*\*

(2) THE CONTENTS OF REGISTER R#1 (GR2+1) ARE LOADED INTO THE QREG

64P4 DSCL2: MAC ,,,CONT  
ALU ,,,QREG,OR,2A  
REC ,,,R#1,,GR2,CJP2  
DBUS SHONE & CJKLU & STATSHFT B#001111000000

(3) THE CONTENTS OF AB (GR2) AND QREG ARE CONCATENATED AND DOWNSHIFTED

64P5 DSCL1: MAC ,,,CONT  
ALU ,,,HAMOD,OR,OR,2A  
REC ,,,R#1,,GR2,CJP2  
DBUS SHONE & CJKLU & STATSHFT B#001111000000

(4) 1 IS SUBTRACTED FROM THE CONTENTS OF R#9 (THE CARRY INPUT IS SET

64P6 DSCL1: MAC ,,,CONT  
ALU ,,,HAMOP,OR,OR,2A  
REC ,,,R#2,QI2  
DBUS SHONE & CJKLU & STATSHFT B#001111000000

(4) 1 IS SUBTRACTED FROM THE CONTENTS OF R#9 (THE CARRY INPUT IS SET

64P7 DSCL1: MAC ,,,CONT  
ALU ,,,QREG,NOP,SUPS,SUPS,D2  
REC ,,,R#1,,GR2,CJP2  
DBUS SHONE & CJKLU & STATSHFT B#001111000000

(5) JUMP TO DSCL1 TAKES PLACE IF ZLSB IS NOT SET

64P8 DSCL1: MAC ,,,CONT  
ALU ,,,QREG,NOP,SUPS,SUPS,D2  
REC ,,,R#1,,GR2,CJP2  
DBUS SHONE & CJKLU & STATSHFT B#001111000000

(5) JUMP TO DSCL1 TAKES PLACE IF ZLSB IS NOT SET

THE MACHINE STATUS REGISTER IS Toggled ACCORDING TO THE CONTENTS OF

(8) JUMP SUB TAKES PLACE TO ASLSTC2, THE ROUTINE THAT DETERMINES THE SETTING OF THE STATUS BITS FOR A DOUBLE LENGTH WORD IN GR2 AND GR2+1.

## Appendix D

1 MAY 1961

PAGE 49

1 MAY 1961

AMOS/29 ANDASH MICRO ASSEMBLER, V1.0  
INITIATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1759. (BMSL)

0478 / 6  
MAC 'FALSE',ZZERO,CPTN & ALU & DDUS SHONE

0479 / 6  
ALU & DDUS SHONE & ADDRESS ADDSTC2

(1) RETURN TAKES PLACE  
MAC 'FALSE',TZERO,CPTN & ALU & DDUS SHONE

SUBTD16 -- SUBROUTINE USED FOR DETERMINING DIRECTION AND NUMBER OF SHIFTS  
FOR SINGLE SHIFT COUNT IN REGISTER INSTRUCTIONS.

PLACES MODULUS OF GR2 IN ER9 SETS ER9 AS FOLLOWS:

0 17 ZERO SHIFT

1 17 POSITIVE SHIFT

2 17 NEGATIVE SHIFT

3 17 OVFION.

(1) THE CONTENTS OF GR2 ARE PLACED IN ER9. MICROSTATUS IS LOADED ACCORDING  
TO GR2.  
Registers: MAC 'CONT' & ALU REG, MOP, OR, ZA & REC ...GR2, RD & CREG  
/ 6  
DDUS SALU & STATSHIFT ~~0000000000000000~~

(2) RETURN TAKES PLACE IF MICRO 2 IS SET INDICATING A ZERO SHIFT. 0 IS PLACED  
IN ER9  
MAC 'TRUE',MUL,CPTN & ALU & MOP,AND,DDUS SALU & REC ...RD  
CREG & STATSHIFT ~~0000000000000000~~

(2A) 1 IS SUBTRACTED FROM GR2 AND THE RESULT PLACED IN THE QREG.  
Registers: MAC 'CONT' & ALU REG, QREG, SUB, SQR2 & REC ...GR2  
/ 6  
STATSHIFT ~~0000000000000000~~

(3) QREG CONTENTS ARE MASKED WITH 11111111110000. MICROSTATUS IS LOADED  
ACCORDING TO A SHIFT. IF THE MASK PATTERN NEEDED IS COINCIDENTLY THE SAME  
AS A STATUS AND SHIFT PATTERN THAT WILL LOAD THE MICROSTATUS REGISTER.  
Registers: MAC 'CONT' & ALU REG, DDUS, MOP, AND, DDUS DATA  
/ 6  
BARIANT D65520

(4) RETURN TAKES PLACE IF MICROSTATUS 0 IS SET. THIS IS THE CASE IF THE  
CONTENTS OF THE REGISTER INDICATING SHIFT MAGNITUDE AND DIRECTION WAS  
POSITIVE AND NOT GREAT THAN 16.  
Registers: MAC 'TRUE',MUL,CPTN & ALU REG, MOP, ADD, DDUS, REC ...RD  
/ 6  
DDUS SALU & STATSHIFT ~~0000000000000000~~

(5) GR2 IS NEGATED AND PLACED IN ER9.

Registers: MAC 'CONT' & ALU REG, MOP, SUB, SQR2, RD & CREG

AMOS/29 ANDASH MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1759. (BMSL)

0478 / 6  
DDUS SALU & STATSHIFT ~~0000000000000000~~

(6) 1 IS SUBTRACTED FROM THE CONTENTS OF ER9 AND THE RESULT  
IS PLACED IN QREG.  
Registers: MAC 'CONT' & ALU REG, QREG, SUB, SQR2, RD & CREG  
/ 6  
STATSHIFT ~~0000000000000000~~

(7) CONTENTS OF QREG ARE MASKED WITH 11111111110000 AND THE MICROSTATUS  
REGISTER SET ACCORDING TO THE RESULT.  
Registers: MAC 'CONT' & ALU REG, DDUS, MOP, ADD, DDUS, REC  
/ 6  
STATSHIFT ~~0000000000000000~~

(8) RETURN TAKES PLACE IF MICROSTATUS ZERO IS SET. 1 IS ADDED TO THE CONTENTS  
OF ER9.  
Registers: MAC 'TRUE',MUL,CPTN & ALU REG, MOP, ADD, DDUS, REC  
/ 6  
REC ...RD & STATSHIFT ~~0000000000000000~~

(9) RETURN TAKES PLACE. 1 IS ADDED TO ER9.  
Registers: MAC 'FALSE',ZERO,CPTN & ALU REG, MOP, ADD, DDUS, REC  
/ 6  
REC ...RD & STATSHIFT ~~0000000000000000~~

SFTND32 -- SUBROUTINE USED FOR DETERMINING DIRECTION AND NUMBER OF SHIFTS  
FOR DOUBLE SHIFT COUNT IN REGISTER INSTRUCTIONS.

PLACES MODULUS OF GR2 IN ER9 SETS ER9 AS FOLLOWS:

0 17 ZERO SHIFT

1 17 POSITIVE SHIFT

2 17 NEGATIVE SHIFT

3 17 OVFION.

(1) THE CONTENTS OF GR2 ARE PLACED IN ER9. MICROSTATUS IS LOADED ACCORDING  
TO GR2.  
Registers: MAC 'CONT' & ALU REG, MOP, OR, ZA & REC ...RD  
/ 6  
DDUS SALU & STATSHIFT ~~0000000000000000~~

(2) RETURN TAKES PLACE IF MICRO 2 IS SET INDICATING A ZERO SHIFT. 0 IS PLACED  
IN ER9  
MAC 'TRUE',MUL,CPTN & ALU REG, MOP, AND, DDUS SALU & REC ...RD  
CREG & STATSHIFT ~~0000000000000000~~

(2A) 1 IS SUBTRACTED FROM GR2 AND THE RESULT PLACED IN THE QREG.  
Registers: MAC 'CONT' & ALU REG, QREG, SUB, SQR2, RD & CREG  
/ 6  
STATSHIFT ~~0000000000000000~~

(3) QREG CONTENTS ARE MASKED WITH 11111111110000. MICROSTATUS IS LOADED

1 MAY 1961

1 MAY 1961

PAGE 42

AMOS/29 ANDASH MICRO ASSEMBLER V1.0  
PULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (BMSL)

ACCORDING TO BYSLT. NB THE MASK PATTERN NEEDED IS COINCIDENTALLY THE SAME AS A STATUS AND SHIFT PATTERN THAT WILL LOAD THE MICROSTATUS REGISTER.

0507 MAC :CONT & ALU REG ,DRUS,REG,AND,AND,DQ \$ DRUS S DATA / 6 DARTINITY DECODEA

(4) RETURN TAKES PLACE IF MICROSTATUS M IS SET. THIS IS THE CASE IF THE CONTENTS OF THE REGISTER INDICATING SHIFT MAGNITUDE AND DIRECTION WAS POSITIVE AND NOT GREATER THAN 16.

0508 MAC :TRUE,MUL,CATN 6,ALU :ABUS,MUL,ADD,ADD,DZ \$ REG ...,REG / 6 DRUS,REG,AND,AND,DRUS,REG,AND,AND,DQ \$ DRUS S DATA

(5) QRE2 IS NEGATED AND PLACED IN E99.

0509 MAC :CONT & ALU :ABUS,QREG,SUBS,SUBS,ZA & REG ...,QRE2,REG & CREG / 6 DRUS,REG,AND,AND,DRUS,REG,AND,AND,DQ \$ DRUS S DATA

(6) 1 IS SUBTRACTED FROM THE CONTENTS OF E99 AND THE RESULT

0510 MAC :CONT & ALU :ABUS,QREG,SUBS,SUBS,DZ & REG ...,REG & CREG / 6 SHIFT LOGICAL COUNT IN REGISTER \*\*\*\*\*

(7) CONTENTS OF QREG ARE MASKED WITH 1111111111000000 AND THE MICROSTATUS

0511 MAC :CONT & ALU REG ,DRUS,REG,AND,AND,DQ \$ DRUS S DATA / 6 REGISTER SET ACCORDING TO THE RESULT.

(8) RETURN TAKES PLACE IF MICROSTATUS ZERO IS SET. 1 IS ADDED TO THE CONTENTS

0512 MAC :OP,EBS / 6 DRUS,REG,AND,AND,DQ \$ DRUS S DATA

(9) RETURN TAKES PLACE IF MICROSTATUS ZERO IS SET. 1 IS ADDED TO THE CONTENTS

0513 MAC :CONT & ALU :ABUS,MUL,ADD,ADD,DZ & DRUS S DATA / 6 DRUS,REG,AND,AND,DRUS,REG,AND,AND,DQ \$ DRUS S DATA

(10) RETURN TAKES PLACE IF MICROSTATUS ZERO IS SET. 1 IS ADDED TO THE CONTENTS

0514 MAC :CONT & ALU :ABUS,MUL,ADD,ADD,DZ & DRUS S DATA / 6 DRUS,REG,AND,AND,DRUS,REG,AND,AND,DQ \$ DRUS S DATA

(11) THE CONTENTS OF IR0 ARE SHOVED WITH THE CONTENTS OF IR0

0515 MAC :CONT & ALU :ABUS,MUL,OR,OR,DZ & REG ...,REG / 6 DRUS,REG,AND,AND,DRUS,REG,AND,AND,DQ \$ DRUS S DATA

(12) THE CONTENTS OF IR0 ARE DOWN SHIFTED.

0516 MAC :CONT & ALU :DRUS,REG,AND,AND,DQ \$ DRUS S DATA / 6 DRUS,REG,AND,AND,DRUS,REG,AND,AND,DQ \$ DRUS S DATA

(13) THE CONTENTS OF IR0 ARE DOWN SHIFTED.

0517 MAC :CONT & ALU :DRUS,REG,AND,AND,DQ \$ DRUS S DATA / 6 DRUS,REG,AND,AND,DRUS,REG,AND,AND,DQ \$ DRUS S DATA

(14) JUMP TO SLL1 TAKES PLACE IF LS RITE OF REG WAS ZERO AFTER SUBTRACTION IN

0518 MAC :CONT & ALU :DRUS,REG,AND,AND,DQ \$ DRUS S DATA / 6 DRUS,REG,AND,AND,DRUS,REG,AND,AND,DQ \$ DRUS S DATA

(15) INDICATING POSITION (IF LEFT SHIFT,

0519 MAC :CONT & ALU :DRUS,REG,AND,AND,DQ \$ DRUS S DATA / 6 DRUS,REG,AND,AND,DRUS,REG,AND,AND,DQ \$ DRUS S DATA

(16) 1 IS SUBTRACTED FROM E99

0520 MAC :CONT & ALU :DRUS,REG,AND,AND,DQ \$ DRUS S DATA / 6 DRUS,REG,AND,AND,DRUS,REG,AND,AND,DQ \$ DRUS S DATA

AMOS/29 ANDASH MICRO ASSEMBLER V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (BMSL)

; (3) THE CONTENTS OF IR0 ARE DOWNSHIFTED.  
0510 / 6 MAC :CONT & ALU :DRUS,REG,AND,AND,DQ \$ DRUS S DATA

; (4) THE CONTENTS OF IR0 ARE DOWNSHIFTED.  
0511 / 6 MAC :CONT & ALU :DRUS,REG,AND,OR,OR,DZ & REG ...,REG,REG & CREG

; (5) THE CONTENTS OF IR0 ARE DOWNSHIFTED.  
0512 / 6 MAC :CONT & ALU :DRUS,REG,AND,OR,OR,DZ & REG ...,REG,REG & CREG

; (6) THE CONTENTS OF IR0 ARE DOWNSHIFTED.  
0513 / 6 MAC :CONT & ALU :DRUS,REG,AND,OR,OR,DZ & REG ...,REG,REG & CREG

; (7) THE CONTENTS OF IR0 ARE DOWNSHIFTED.  
0514 / 6 MAC :CONT & ALU :DRUS,REG,AND,OR,OR,DZ & REG ...,REG,REG & CREG

; (8) THE CONTENTS OF IR0 ARE DOWNSHIFTED.  
0515 / 6 MAC :CONT & ALU :DRUS,REG,AND,OR,OR,DZ & REG ...,REG,REG & CREG

; (9) THE CONTENTS OF IR0 ARE DOWNSHIFTED.  
0516 / 6 MAC :CONT & ALU :DRUS,REG,AND,OR,OR,DZ & REG ...,REG,REG & CREG

; (10) THE CONTENTS OF IR0 ARE DOWNSHIFTED.  
0517 / 6 MAC :CONT & ALU :DRUS,REG,AND,OR,OR,DZ & REG ...,REG,REG & CREG

; (11) THE CONTENTS OF IR0 ARE DOWNSHIFTED.  
0518 / 6 MAC :CONT & ALU :DRUS,REG,AND,OR,OR,DZ & REG ...,REG,REG & CREG

; (12) THE CONTENTS OF IR0 ARE DOWNSHIFTED.  
0519 / 6 MAC :CONT & ALU :DRUS,REG,AND,OR,OR,DZ & REG ...,REG,REG & CREG

; (13) THE CONTENTS OF IR0 ARE DOWNSHIFTED.  
0520 / 6 MAC :CONT & ALU :DRUS,REG,AND,OR,OR,DZ & REG ...,REG,REG & CREG

## Appendix D

101

1 MAY 1981

PAGE 44

1 MAY 1981

AMOS/20 ANDASH MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (BMSL)

0510 MAC .C0NT & ALU & SUBS .N0P.SCS.SUBS.D2 & REC ...RS SALU  
/ C  
;(7) JUMP TO SLLA TAKES PLACE IF LS BYTE OF RS8 WAS ZERO AFTER THE SUBTRACTION  
; MEANING A NEGATIVE SHIFT (IF RIGHT) IS REQUIRED.  
0511 MAC .TRUE.2LSB.CJP & ALU & DBUS SH0NE & BADNESS SLAL  
;(8) IN THE EVENT THAT RS8 IS STILL NONZERO, JUMP TO OVERFLOW TAKES PLACE.  
0512 MAC ...JP ALU & DBUS SH0NE & BADNESS OVERFLOW

SHIFT ARITHMETIC COUNT IN REGISTER  
\*\*\*\*\*  
ENTRY POINT

0513 OPCODES: : MAC .FALSE.TZERO.CJS & ALU & DBUS SH0NE & BADNESS SHIFTND16

(2) JUMP TAKES PLACE TO PIC16R250 SO THAT THE GS1 FIELD IN THE INSTRUCTION  
REGISTER IS TRANSFERRED TO THE GS2 FIELD SO THAT THE INSTRUCTIONS SLL,SL,SLA  
SLL,BSL,BSR,BSLC CAN BE USED. THIS RESULTS IN A LARGE SAVING IN  
CODE ALTHOUGH THERE IS A TIME PENALTY INCURRED BY USING THIS SUBROUTINE.

0514 MAC .FALSE.TZERO.CJS & ALU & DBUS SH0NE & BADNESS PIC16R250  
(3) THE CONTENTS OF RS8 ARE PASSED THROUGH THE ALU.

0515 MAC ...C0NT & ALU ...N0P.M0P.OR.O2 & DBUS SH0NE & REC ...RS  
;(4) RETURN TAKES PLACE IF LS BYTE OF RS8 IMPATING NO SHIFT.

0516 MAC .TRUE.2LSB.CJP & ALU .N0P.SUP.SUBS.D2 & REC ...RS  
/ C  
;(5) JUMP TO SLLA TAKES PLACE IF LS BYTE OF RS8 WAS ZERO AFTER THE SUBTRACTION  
; MEANING A NEGATIVE SHIFT (IF RIGHT) IS REQUIRED.  
0517 MAC .TRUE.2LSB.CJP & ALU & DBUS SH0NE & BADNESS SLAL  
;(6) 1 IS SUBTRACTED FROM RS8

0518 MAC .TRUE.2LSB.CJP & ALU .N0P.SUP.SUBS.D2 & REC ...RS & DBUS SALU  
/ C  
;(7) JUMP TO SH0NE TAKES PLACE IF LS BYTE OF RS8 WAS ZERO AFTER THE SUBTRACTION  
; MEANING A NEGATIVE SHIFT (IF RIGHT) IS REQUIRED.  
0519 MAC .TRUE.2LSB.CJP & ALU & DBUS SH0NE & BADNESS SLAL  
;(8) IN THE EVENT THAT RS8 IS STILL NONZERO, JUMP TO OVERFLOW TAKES PLACE.

AMOS/20 ANDASH MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (BMSL)

0523 MAC ...JP & ALU & DBUS SH0NE & BADNESS OPERATION

SHIFT CYCLIC COUNT IN REGISTER  
\*\*\*\*\*

ENTRY POINT

0524 OPCODES: : MAC .FALSE.TZERO.CJS & ALU & DBUS SH0NE & BADNESS SHIFTND16

(2) JUMP TAKES PLACE TO PIC16R250 SO THAT THE GS1 FIELD IN THE INSTRUCTION  
REGISTER IS TRANSFERRED TO THE GS2 FIELD SO THAT THE INSTRUCTIONS SLL,SL,SLA  
SLL,BSL,BSR,BSLC CAN BE USED. THIS RESULTS IN A LARGE SAVING IN  
CODE ALTHOUGH THERE IS A TIME PENALTY INCURRED BY USING THIS SUBROUTINE.

0525 MAC .FALSE.TZERO.CJS & ALU & DBUS SH0NE & BADNESS PIC16R250  
;(3) THE CONTENTS OF RS8 ARE PASSED THROUGH THE ALU

0526 MAC ...C0NT & ALU .N0P.M0P.OR.O2 & DBUS SH0NE & REC ...RS  
/ C  
;(4) RETURN TAKES PLACE IF LS BYTE OF RS8 WAS ZERO IMPATING NO SHIFT.

0527 MAC .TRUE.2LSB.CJP & ALU .N0P.SUP.SUBS.D2 & REC ...RS  
/ C  
;(5) JUMP TO SLCL TAKES PLACE IF LS BYTE OF RS8 WAS ZERO AFTER THE SUBTRACTION  
; MEANING A NEGATIVE SHIFT (IF RIGHT) IS REQUIRED.  
0528 MAC .TRUE.2LSB.CJP & ALU & DBUS SH0NE & BADNESS SLCL  
;(6) 1 IS SUBTRACTED FROM RS8

0529 MAC ...C0NT & ALU .N0P.M0P.OR.O2 & DBUS SH0NE & REC ...RS  
/ C  
;(7) JUMP TO SLCL TAKES PLACE IF LS BYTE OF RS8 WAS ZERO AFTER THE SUBTRACTION  
; MEANING A NEGATIVE SHIFT (IF RIGHT) IS REQUIRED.  
0530 MAC .TRUE.2LSB.CJP & ALU & DBUS SH0NE & BADNESS SLCL  
;(8) IN THE EVENT THAT RS8 IS STILL NONZERO, JUMP TO OVERFLOW TAKES PLACE.

SHIFT LOGICAL COUNT IN REGISTER  
\*\*\*\*\*  
ENTRY POINT

1 MAY 1981

PAGE 46

1 MAY 1981

AMOS/29 AMDASH MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (EMSL)

052C OPCODED:: MAC ,FALSE,TZERO,CJS & ALU & DBUS SNOKE & ADDRESS SHFTND32  
 (12) JUMP TAKES PLACE TO PICRIGR2 SO THAT THE GR1 FIELD IN THE INSTRUCTION  
 REGISTER IS TRANSFERRED TO THE GR2 FIELD SO THAT THE INSTRUCTIONS SLL,SR1,SR4  
 SIC,DLL,DS1,DS4,DSIC CAN BE USED. THIS RESULTS IN A LACK SAYING IN  
 CODE ALTHOUGH THERE IS A TIME PENALTY INCURRED BY USING THIS SUBROUTINE.  
 MAC ,FALSE,TZERO,CJS & ALU & DBUS SNOKE & ADDRESS PICRIGR2  
 (13) THE CONTENTS OF ERB ARE PASSED THROUGH THE ALU  
 MAC ,CONT ,JMP ,OP,CR,OR,DR,DS1 & DBUS SNOKE & REG ... ,RS  
 (14) RETURN TAKES PLACE IF LS FITE WAS ZERO IMPLYING NO SHIFT.  
 MAC ,TRUE,ZLS,CJTNS ,ALU ,ABUS,NOP,SUBS,DR & DBUS SNOKE & REG ... ,RS  
 CREG & STATUSHT DSAR00000000 & DBUS SALU  
 /  
 (15) JUMP TO DS1A TAKES PLACE IF LS RITE OF ERB WAS ZERO AFTER THE SUBTRACTION  
 (16) INDICATING POSITIVE (IE LEFT SHIFT)  
 MAC ,TRUE,ZLS,CJTNS ,ALU ,ABUS,NOP,SUBS,DR & DBUS SNOKE & REG ... ,RS  
 (17) JUMP TO DS1B TAKES PLACE IF LS RITE OF ERB WAS ZERO AFTER THE SUBTRACTION  
 MEANING A NEGATIVE SHIFT (IE RIGHT SHIFT)  
 MAC ,TRUE,ZLS,CJTNS ,ALU ,ABUS,NOP,SUBS,DR & DBUS SNOKE & ADDRESS DSRA?  
 /  
 (18) IN THE EVENT THAT ERB IS STILL NONZERO, JUMP TO OVERFLOW TAKES PLACE.  
 MAC ,JPS ,ALU & DBUS SNOKE & ADDRESS OVERFLOW

---

(19) JUMP TO DS1P TAKES PLACE IF LS RITE OF ERB WAS ZERO AFTER THE SUBTRACTION  
 MEANING A NEGATIVE SHIFT (IE RIGHT SHIFT)  
 MAC ,TRUE,ZLS,JPS ,ALU ,ABUS,NOP,SUBS,DR & DBUS SNOKE & ADDRESS DSRL2  
 /  
 (20) IN THE EVENT THAT ERB IS STILL NONZERO, JUMP TO OVERFLOW TAKES PLACE.  
 MAC ,JPS ,ALU & DBUS SNOKE & ADDRESS OVERFLOW

---

DOUBLE SHIFT ARITHMETIC COUNT IN REGISTER  
 \*\*\*\*\*  
 ENTRY POINT  
 \*\*\*\*\*

0534 OPCODEG:: MAC ,FALSE,TZERO,CJS & ALU & DBUS SNOKE & ADDRESS SHFTND32  
 (21) JUMP TAKES PLACE TO PICRIGR2 SO THAT THE GR1 FIELD IN THE INSTRUCTION  
 REGISTER IS TRANSFERRED TO THE GR2 FIELD SO THAT THE INSTRUCTIONS SLL,SR1,SR4  
 SIC,DLL,DS1,DS4,DSIC CAN BE USED. THIS RESULTS IN A LACK SAYING IN  
 CODE ALTHOUGH THERE IS A TIME PENALTY INCURRED BY USING THIS SUBROUTINE.

0535 MAC ,FALSE,TZERO,CJS & ALU & DBUS SNOKE & ADDRESS PICRIGR2  
 (13) THE CONTENTS OF ERB ARE PASSED THROUGH THE ALU  
 MAC ,CONT ,JMP ,OP,CR,OR,DR & DBUS SNOKE & REG ... ,RS  
 (14) RETURN TAKES PLACE IF LS FITE WAS ZERO IMPLYING NO SHIFT.  
 MAC ,TRUE,ZLS,CJTNS ,ALU ,ABUS,NOP,SUBS,DR & DBUS SNOKE & REG ... ,RS  
 CREG & STATUSHT DSAR00000000 & DBUS SALU  
 /  
 (15) JUMP TO DS1A TAKES PLACE IF LS RITE OF ERB WAS ZERO AFTER THE SUBTRACTION  
 (16) INDICATING POSITIVE (IE LEFT SHIFT)  
 MAC ,TRUE,ZLS,CJTNS ,ALU ,ABUS,NOP,SUBS,DR & DBUS SNOKE & REG ... ,RS  
 (17) JUMP TO DS1B TAKES PLACE IF LS RITE OF ERB WAS ZERO AFTER THE SUBTRACTION  
 MEANING A NEGATIVE SHIFT (IE RIGHT SHIFT)  
 MAC ,TRUE,ZLS,CJTNS ,ALU ,ABUS,NOP,SUBS,DR & DBUS SNOKE & ADDRESS DSRA?  
 /  
 (18) IN THE EVENT THAT ERB IS STILL NONZERO, JUMP TO OVERFLOW TAKES PLACE.  
 MAC ,JPS ,ALU & DBUS SNOKE & ADDRESS OVERFLOW

---

DOUBLE SHIFT CYCLIC COUNT IN REGISTER  
 \*\*\*\*\*  
 ENTRY POINT  
 \*\*\*\*\*

053C OPCODEG:: MAC ,FALSE,TZERO,CJS & ALU & DBUS SNOKE & ADDRESS SHFTND32  
 (21) JUMP TAKES PLACE TO PICRIGR2 SO THAT THE GR1 FIELD IN THE INSTRUCTION  
 REGISTER IS TRANSFERRED TO THE GR2 FIELD SO THAT THE INSTRUCTIONS SLL,SR1,SR4  
 SIC,DLL,DS1,DS4,DSIC CAN BE USED. THIS RESULTS IN A LACK SAYING IN  
 CODE ALTHOUGH THERE IS A TIME PENALTY INCURRED BY USING THIS SUBROUTINE.

## Appendix D

1 MAY 1961

PAGE 48

PAGE 49

AMDS/20 ANDASH MICRO ASSEMBLER; V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (BMSZ)

(5) JUMP TO DSRC2 TAKES PLACE IF 15 BYTE OF RRS WAS ZERO AFTER SUBTRACTION IN  
 (5) INDICATING POSITIVE (IE. LEFP) SHIFT.  
 6548 MAC ,TRUE,ZERO,CAP & ALU & DRUS SHONE & ADDRESS DSRC2

(6) 1. IS SUBTRACTED FROM RRS  
 NAC ,CONT & ALU ,ADUS, NOP, SUBS, DZ & REC ...,RS & DRUS SALU  
 / CARRY & STATUSPT DS0000000000000000

(7) JUMP TO DSRC2 TAKES PLACE IF 15 BYTE OF RRS WAS ZERO AFTER THE SUBTRACTION  
 MEANING A NEGATIVE SHIFT (IE RIGHT) IS REQUIRED.  
 6542 MAC ,TRUE,ZERO,CAP & ALU & DRUS SHONE & ADDRESS DSRC2

(8) IN THE EVENT THAT RRS IS STILL NONZERO, JUMP TO OVERLOW TAKES PLACE.  
 6543 MAC ...,JP6 ALU & DRUS SHONE & ADDRESS OVERLOW

## SINGLE PRECISION LOAD

DS00000000000000000000000000000000

## ENTRY POINT FOR REGISTER ADDRESSING

\*\*\*\*\*

(1) THE CONTENTS OF CR2 (RS) ARE PLACED IN CR1 (RA)  
 6544 OPCODE01: MAC ,FALSE,TZERO,CAP & ALU ,BNU ,RAMP ,OR ,OR ,ZA  
 / RRS ,CR1,CR2 & CR4U & DRUS SHONE & CARRYSL,CZERO  
 / STATUSPT DS00000000000000000000000000000000

## ENTRY POINT FOR ISP ADDRESSING

\*\*\*\*\*

(1) JUMP SUB TAKES PLACE TO OPISP  
 6545 OPCODE02: MAC ,FALSE,TZERO,CAP & ALU & DRUS SHONE & ADDRESS OPISP  
 (2) THIS DERIVED OPERAND IS PLACED IN CR1. MACHINE STATUS IS LOADED AND  
 RETURN TAKES PLACE.  
 6546 MAC ,FALSE,TZERO,CAP & ALU ,BNU ,RAMP ,OR ,OR ,DZ & REC ,CR1 ,RS  
 / CARRYSL,CZERO  
 / CARRYSL,CZERO

## ENTRY POINT FOR ISP ADDRESSING

\*\*\*\*\*

(1) JUMP SUB TO OP011  
 6547 OPCODE03: MAC ,FALSE,TZERO,CAP & ALU & DRUS SHONE & ADDRESS OP011  
 (2) THE DERIVED OPERAND IN RS5 IS LOADED INTO CR1 (RA). THE MACHINE STATES  
 : REGISTER IS LOADED ACCORDING TO ITS VALUE. RETURN TAKES PLACE.  
 6548 MAC ,FALSE,TZERO,CAP & ALU ,BNU ,RAMP ,OR ,OR ,DZ

AMDS/20 ANDASH MICRO ASSEMBLER; V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (BMSZ)

\*\*\*\*\*  
 (1) JUMP SUB TO OP111  
 6547 OPCODE03: MAC ,FALSE,TZERO,CAP & ALU & DRUS SHONE & ADDRESS OP111  
 (2) THE DERIVED OPERAND IN RS5 IS PLACED IN CR1. MACHINE STATUS IS LOADED  
 ; AND RETURN TAKES PLACE.  
 NAC ,FALSE,TZERO,CAP & ALU ,BNU ,RAMP ,OR ,OR ,DZ & REC1 ,RS5  
 CR4U & CARRYSL,CZERO & STATUSPT DS0000000000000000

ENTRY POINT FOR BASE RELATIVE IMPLIED ADDRESSING

\*\*\*\*\*  
 (1) JUMP SUB TAKES PLACE TO OP011  
 6548 OPCODE03: MAC ,FALSE,TZERO,CAP & ALU & DRUS SHONE & ADDRESS OP011  
 (2) THE DERIVED OPERAND IS PLACED IN RS2. THE MACHINE STATUS REGISTER IS  
 : LOADED ACCORDING TO THE ALU OUTPUT. RETURN TAKES PLACE.  
 NAC ,FALSE,TZERO,CAP & ALU ,BNU ,RAMP ,OR ,OR ,DZ  
 REC ,RS2 ,RS5 ,CR4U & CARRYSL,CZERO  
 / STATUSPT DS0000000000000000

ENTRY POINT FOR BASE RELATIVE IMPLIED ADDRESSING

\*\*\*\*\*  
 (1) JUMP SUB TAKES PLACE TO OP011  
 6549 OPCODE03: MAC ,FALSE,TZERO,CAP & ALU & DRUS SHONE & ADDRESS OP011  
 (2) THE DERIVED OPERAND IN RS5 IS LOADED INTO CR1 (RA). THE MACHINE STATES  
 : REGISTER IS LOADED ACCORDING TO ITS VALUE. RETURN TAKES PLACE.

\*\*\*\*\*

\*\*\*\*\*

\*\*\*\*\*

\*\*\*\*\*

\*\*\*\*\*

\*\*\*\*\*

\*\*\*\*\*

\*\*\*\*\*

1 MAY 1981

PAGE 50

1 MAY 1981

PAGE 51

AMOS/29 ANDAM MICRO ASSEMBLY, V1.0  
INITIALIZATION SUBROUTINES FOR SINGLE LENGTH SPLITTER FOR 1750. (PMSL)

/6 MAC ,C1L1,RS & C1ALU DBUS SHONE & CARRYSEL C2ZERO  
/6 STATUSPT BYPASS00000000

ENTRY POINT FOR INDIRECT AND INDIRECT INDEXED ADDRESSING

\*\*\*\*\*  
0551 JUMP SUB TO OPD11 : MAC ,PAUSE,T2ZERO,CJS & ALU & DBUS SHONE & BADDRSS OF D11  
0552 OPCODE04H: MAC ,PAUSE,T2PRO,CJS & ALU & DBUS SHONE & CARRYSEL C2ZERO  
/6 THE DERIVED OPERAND IN RNS IS PLACED IN GRI. THE MACHINE STATUS  
REGISTER IS LEANTH AND RETURN TAKES PLACE.

REGISTERS MAC ,PAUSE,T2ZERO,CJS & ALU & DBUS SHONE ,OR,D2  
/6 STATUSPT BYPASS00000000

ENTRY POINT FOR IMMEDIATE ADDRESSING

\*\*\*\*\*  
0553 JUMP SUB TO PTDADD : MAC ,PAUSE,T2ZERO,CJS & ALU & DBUS SHONE & BADDRSS PTDIADD  
0554 THE INITIATE SPRING IN RNS IS LOADED INTO GRI. THE MACHINE STATUS REGISTER  
IS LOADED ACCORDING TO ITS VALUE. RETURN TAKES PLACE.

REGISTERS MAC ,PAUSE,T2ZERO,CJS & ALU & DBUS SHONE ,NAME,OR,CR,D2  
/6 STATUSPT BYPASS00000000

LOAD FROM UPPER BIT

\*\*\*\*\*  
ENTRY POINT FOR DIRECT OR DIRECT INDEXED ADDRESSING

\*\*\*\*\*  
0555 JUMP SUB TO OPD11 : MAC ,PAUSE,T2ZERO,CJS & ALU & DBUS SHONE & BADDRSS OPD11  
0556 OPCODE04H: MAC ,PAUSE,T2PRO,CJS & ALU & DBUS SHONE & CARRYSEL C2ZERO  
/6 THE DERIVED OPERAND IN RNS IS SHIFTED WITH THE CONTENTS OF GRI.  
REGISTERS MAC ,PAUSE,T2ZERO,PUSH ,ALU & DBUS ,NAME,OR,OR,D2 & REG ,GRI,GRI,RS

(3) THE CONTENTS OF GRI ARE SHIFTED & PLACES DOWN.

AMOS/29 ANDAM MICRO ASSEMBLY, V1.0  
EMULATION SUBROUTINES FOR SINGLE LENGTH SPLITTER FOR 1750. (PMSL)

SEQUENCE FOR SINGLE LENGTH SPLITTER  
0555 MAC ,PAUSE,COUNT,RCPT & ALU ,RAMD,OR,OR,ZA  
/6 C1ALU & DBUS SHONE & REG ,GRI,GRI,OR,STATSPY ,BUSES,RS00000000

(3A) A MASK (1111111000000000) IS PLACED IN QREG  
0556 /6 MAC ,PAUSE,COUNT,RCPT ,QREG ,OR,OR,D2  
DBUS SHON & DATINSR,DW5280 & C1ALU

(4) THE CONTENTS OF DRS (ORIGINALLY THE CONTENTS OF GRI) ARE MASKED BY  
THE CONTENTS OF QREG (1111111000000000) AND PLACED IN QREG.  
0557 /6 MAC ,PAUSE,COUNT & ALU ,DBUS,REG,AND,AND,DO,REG ,... ,RS & C1ALU  
DBUS SHONE

(5) THE CONTENTS OF DRG (MS HALF OF ORIGINAL RA) ARE COMBINED WITH THE  
CONTENTS OF GRI. THE RESULT IS PLACED IN GRI AND THE STATUS REGISTER  
IS LOADED. RETURN TAKES PLACE.

0558 /6 MAC ,PAUSE,T2ZERO,CJS & ALU ,B0,B1,RAMP,OR,OR,AQ  
RTG ,GRI,GRI & C1ALU & DBUS SHONE & CARRYSEL C2ZERO  
/6 STATUSPT BYPASS0000000000000000

ENTRY POINT FOR INDIRECT AND INDIRECT INDEXED ADDRESSING

\*\*\*\*\*  
0559 OPCODE04H: MAC ,PAUSE,T2ZERO,CJS & ALU & DBUS SHONE & BADDRSS OF I11  
/6 JUMP SUB TO OF11  
055A OPCODE04H: MAC ,PAUSE,T2PRO,CJS & ALU & DBUS SHONE & BADDRSS OF I11  
/6 JUMP TO START OF SEQUENCE FOR DIRECT ADDRESSING.  
MAC ,... ,JP ,... ,JP & DBUS SHONE & BADDRSS I11

LOAD FROM LOWER BYTE

\*\*\*\*\*  
ENTRY POINT FOR DIRECT OR DIRECT INDEXED ADDRESSING

\*\*\*\*\*  
055B JUMP SUB TO OPD11 : MAC ,PAUSE,T2ZERO,CJS & ALU & DBUS SHONE & BADDRSS OPD11  
055C OPCODE04H: MAC ,PAUSE,T2PRO,CJS & ALU & DBUS SHONE & CARRYSEL C2ZERO  
/6 THE DERIVED OPERAND IS PLACED IN THE QREG  
055C L11, /6 MAC ,... ,COUNT & ALU ,... ,BUSES,REG,OR,OR,D2 & REG ,... ,RS & C1ALU  
DBUS SHONE





1 MAY 1981

PAGE 56

1 MAY 1981

PAGE 57

AMDS/29 AND ASR MICRO ASSEMBLED VI.0 SUBSET FOR 1750. (BMSL  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (BMSL

; ENTRY POINT FOR BASE RELATIVE INDIRECT ADDRESSING

\*\*\*\*\*  
0572 LDCH402: MAC \*\*'CONT & ALU ..'NOP,OR,ZA & REG ,B010,,RZERO,RS & CREG

/ 6 DBUS SALU

(12) JUMP TO APPROPRIATE OPERAND SEND ROUTINE  
MAC ...JPF & DBUS SHOME & ADDRESS OS111

ENTRY POINT FOR DIRECT AND DIRECT INDIRECT ADDRESSING  
\*\*\*\*\*

0580 OPCODE001: MAC \*\*'CONT & ALU ..'NOP,OR,OR,ZA & REG ...B011,RS & CREG  
/ 6 DBUS SALU

(12) JUMP TO OPERAND SEND ROUTINE.

0581 MAC ...JPF & ALU & DBUS SHOME & ADDRESS OS111

ENTRY POINT FOR INDIRECT AND INDIRECT INDIRECT ADDRESSING

0582 OPCODE004: MAC \*\*'CONT & ALU ..'NOP,OR,OR,ZA & REG ...B011,RS & CREG  
/ 6 DBUS SALU

(12) JUMP TO APPROPRIATE OPERAND SEND ROUTINE

0583 MAC ...JPF & ALU & DBUS SHOME & ADDRESS OS111

ENTRY POINT FOR DIRECT AND DIRECT INDIRECT ADDRESSING  
\*\*\*\*\*

(11) JUMP SUB TO STC1 -- STC1 TAKES THE CONSTANT FROM THE FIELD WITHIN THE  
INSTCTION AND PLACES IT IN R15

0584 OPCODE011: MAC ,FALSE,TZERO,CJS & ALU & DBUS SHOME & ADDRESS STC1

(12) JUMP TO THE APPROPRIATE OPERAND SEND ROUTINE (OS111)  
MAC ...JPF & DBUS SHOME & ALU & ADDRESS OS111

ENTRY POINT FOR INDIRECT AND INDIRECT INDIRECT ADDRESSING  
\*\*\*\*\*

AMDS/29 AND ASR MICRO ASSEMBLED VI.0  
IMULATION SUBSEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (BMSL

(11) JUMP SUB TO STC1

0586 OPCODE022: MAC ,FALSE,TZERO,CJS & ALU & DBUS SHOME & ADDRESS STC1

(2) JUMP TO APPROPRIATE OPERAND SEND ROUTINE. (OS111)

0587 MAC ...JPF & ALU & DBUS SHOME & ADDRESS OS111

(1) THE CONTENTS OF IRO ARE PLACED IN IRS  
0588 STC1: MAC \*\*'CONT & ALU ..'NOP,OR,OR,ZA & REG ...RZERO,RS & CREG  
/ 6 DBUS SALU

(2) THE INSTRUCTION IN R11 IS SHIFTED DOWN AND PLACED IN IRS  
0589 / 6 MAC \*\*'CONT & ALU ,ARM,DR,OR,DZ & REG ..RZERO,RS & CREG  
DBUS SHOME & STASHPT 3466666666666666

(3) THE CONTENTS OF IRO ARE DOWNSHIFTED

058A / 6 MAC \*\*'CONT & ALU ,ARM,DR,OR,ZA & CREG ..RZERO,RS &  
DBUS SHOME & STASHPT 3426466666666666

(4) THE CONTENTS OF IRO ARE DOWNSHIFTED  
058B / 6 MAC \*\*'CONT & ALU ,ARM,DR,OR,ZA & CREG ..RZERO,RS &  
DBUS SHOME & STASHPT 3466666666666666

(5) THE CONTENTS OF IRO ARE MASKED BY 0000000000000000 AND DOWNSHIFTED.  
058C / 6 MAC \*\*'CONT & ALU ,ARM,DR,IND,DA & CREG ..RZERO,RS &

DEUS DATA & DATINST DS11

(6) THE CONTENTS OF IRS ARE SHIPPED WITH THE CONTENTS OF RRS. RETURN  
TAKES PLACE.  
058D / 6 MAC ,FALSE,TZERO,CJS & ALU ,ABUS,NAMA,OR,OR,ZA & CREG & CREG  
REG ..RZERO,RS & DBUS SALU

STORE REGISTER THROUGH MASK  
\*\*\*\*\*

058A \*\*\*\*\*  
058B \*\*\*\*\*  
058C \*\*\*\*\*  
058D \*\*\*\*\*

ENTRY POINT FOR DIRECT AND DIRECT INDIRECT ADDRESSING  
\*\*\*\*\*

(1) THE CONTENTS OF REGISTER OR1 (RA) ARE ANDED WITH THE CONTENTS OF  
REGISTER OR1+1 AND THE RESULTS PLACED IN R15.

058E OPCODE031: MAC ...JPF & ALU ..'NOP,AND,IND,AD & REG ,B001,OR1,CR1,RS

1 MAY 1981

PAGE 58

AMOS/29 ANDASH MICROASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (PMSI)

/ 6 DBUS SALU & CIRIC & BADRESS OS111

ENTRY POINT FOR DIRECT OR DIRECT INDEXED ADDRESSING:  
\*\*\*\*\*

(1) JUMP TO OPERAND PULLING ROUTINE FOR DIRECT OR DIRECT INDEXED ADDRESSING  
0587 OPCODED1 : MAC .PULSE,TZERO,CJS & ALU > DBUS SNONE & BADRESS OS111  
SUBROUTINE TO HARRY OUT THE NECESSARY SHIFTING AND MASKING COMMON TO BOTH  
ADDRESSING MODES.

(2) JUMP SUB T. JUMP:

MAC .PULSE,TZERO,CJS & ALU & DBUS SNONE & BADRESS STUB1

(3) THE RESULT IN EPS IS PLACED IN MEMORY AT THE SAME ADDRESS AS  
12 CARR FROM USING OSCENPUR.  
MAC .JP & DBUS OSCENPUR

0591

ENTRY POINT FOR INDIRECT AND INDIRECT INDEXED ADDRESSING:  
\*\*\*\*\*

(1) JUMP SUB TO OF111

0592 OPCODED1 : MAC .PULSE,TZERO,CRTN & ALU & DBUS SNONE & BADRESS OF111

(2) JUMP SUB TO STUB1

0593 MAC .PULSE,TZERO,CJS & ALU & DBUS SNONE & BADRESS STUB1

(3) JUMP TO OSCENPUR

0594 MAC .JP & ALU & DBUS SNONE & BADRESS OSCENPUR

(1) A MASK (1111111111111111) IS PLACED IN QRG.  
0595 STUB1: MAC .CONT & ALU > DBUS.QRG.OR.DR,DZ & DBUS SDATA  
/ & DATINSIT DR525

(3) THE DERIVED OPERAND IN EPS IS MASKED AND LEFT IN THE QRGZ.

0596 MAC .CONT & ALU > DBUS.QRGZ.AND.DQ & REG ...RS & CKALU  
/ & DBUS SNONE

1 MAY 1981

PAGE 59

AMOS/29 ANDASH MICROASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (PMSI)

(4) THE CONTENTS OF CR1 ARE PLACED IN EPS

THE NEXT LOCATION IS PUSHED ONTO THE STACK AND THE COUNTER IS LOADED WITH

THE VALUE 6.

NAC .FALSE,TZERO,PUSH & ALU ...MOP,OR,OR,2A & REG ..,CR1,RC & CKRC

0597 / & DBUS SALU & DATINSIT DR5

(5) THE CONTENTS OF CR1 ARE SHIFTED UPWARDS 8 TIMES

NAC .PULSE,COUNT,FACT & ALU > MAC,OR,2A & REG ..,CR1,OR,1

CKALU & DBUS SNONE & STABSHF DATINSIT DR5

(6) THE CONTENTS OF CR1 ARE ORED WITH THE CONTENTS OF CR1 AND THE

RESULT LEFT IN CR1.

NAC .CONT & CR1 > MAC,OR,2A & REG ..,CR1,CR1 & CKALU

0598 / & DBUS SNONE

(7) THE CONTENTS OF CR1 ARE CLEARED WITH EPS.

RETURN TAKES PLACE.

NAC .FALSE,TZERO,PUSH & ALU ...DBUS.RAM,OR,OR,02 & CKALU & CKRC

0599 / & CR1,CR1,RS & DBUS SALU

STORE INTO LOWER BYTE

\*\*\*\*\*

ENTRY POINT FOR DIRECT OR DIRECT INDIRECT ADDRESSING

\*\*\*\*\*

(1) JUMP SUB TO OF111

0590 OPCODEC1 : MAC .PULSE,TZERO,CJS & ALU & DBUS SNONE & BADRESS OF111

(2) JUMP SUB TO STUB1

0591 MAC .PULSE,TZERO,CJS & ALU & DBUS SNONE & BADRESS STUB1

(3) JUMP TO OSCENPUR

0592 MAC ...JP & ALU & DBUS SNONE & BADRESS OSCENPUR

(1) A MASK (1111111111111111) IS PLACED IN QRG.

0593 STUB1: MAC .CONT & ALU > DBUS.QRG.OR,DR,DZ & DBUS SDATA  
/ & DATINSIT DR525

(2) THE DERIVED OPERAND IN EPS IS MASKED AND THE RESULT LEFT IN EPS.

0594 MAC .CONT & ALU > DBUS.QRGZ.AND.DQ & REG ...RS & CKRC  
/ & DBUS SLU



MAY 1991

• 10 •

29

Page 63

AMPS/20 AND ASYMMETRIC MICRO ASSEMBLIES: VI.<sup>a</sup>  
TRANSLATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1759. (EWSI)

卷之三

THEATRE OF THEATRE

1 MAY 1981

PAGE 64

AMOS/29 ANDASH MICRO ASSEMBLER, V1.0  
SIMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (BASIC)

05C5 HAC ..,JP & ALU & DBUS SHOME & ADDRESS PUSHEM1

05C5 POP MULTIPLE REGISTERS OFF STACK

(1) THE NUMBER 15 IS LOADED INTO THE INSTRUCTION REGISTER  
05C5H. HAC ..,CONT & ALU & DBUS SHOME & DATINST D15

(3) THE CONTENTS OF IR15 (THE STACK POINTER) ARE PLACED  
IN R15. HAC ..,CONT & ALU ..,HOP,OR,OR,JA & REG ..,002,012 & CREG  
05C7 / 6 DBUS SHOME

(4) THE CONTENTS OF R15 ARE SHIFTED ONE PLACE RIGHT AND PLACED IN IR15.  
HAC ..,CONT & ALU & DBUS RAND,ON,ON,D2 & REG ..,002,..,01 & CREG  
05C8 / 6 DBUS SHOME & STASHTF .0000000000000000

(5) THE CONTENTS OF IR15 ARE SHIFTED ONE PLACE RIGHT. HAC ..,CONT & ALU ..,JAH,OR,OR,JA & REG ..,002,002 & CREG  
05C9 / 6 DBUS SHOME & STASHTF .0000000000000000

(6) THE CONTENTS OF IR15 ARE SHIFTED ONE PLACE RIGHT.  
HAC ..,CONT & ALU ..,JAH,OR,OR,JA & REG ..,002,002 & CREG  
05CA / 6 DBUS SHOME & STASHTF .0000000000000000

(7) THE CONTENTS OF IR15 ARE MASKED BY .0000000000000000 AND SHIFTED ONE  
PLACE RIGHT. THE VALUE OF N NOW OCCUPIES THE LEAST SIG FOUR BITS  
OF THE WORD. THE REST BEING 2880.  
HAC ..,CONT & ALU & DBUS RAND,AND,AND,DA & REG ..,002,002 & CREG  
05CB / 6 DBUS SHOME & DATINST D03

(8) THE CONTENTS OF IR15 IS LOADED INTO R05.  
HAC ..,CONT & ALU ..,HOP,OR,OR,JA & REG ..,002,002 & CREG & DBUS SHOME

(10) THE LOADING OF THE INSTRUCTION REGISTER TAKES PLACE. JUMP SUB TO  
ORGAPEN.

05CC / 6 HAC ..,CONT & ALU ..,JAH,OR,OR,JA & REG ..,002,002 & CREG  
05CD / 6 HAC ..,CONT & ALU ..,HOP,OR,OR,JA & REG ..,002,002 & CREG  
DBUS SHOME

EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (BASIC)

05C7 : (13) THE CONTENTS OF R05 ARE PASSED THROUGH THE ALU.  
HAC ..,CONT & ALU ..,ABUS,MOP,OR,OR,D2 & REG ..,002 & DBUS SHOME

05D0 : (14) JUMP TO P0M2 TAKES PLACE IF THE PREVIOUS OPERATION GAVE 715B.  
HAC ..,PTRU,Z33,CJP & ALU & DBUS SHOME & BUSINESS POP#2.

05D1 : (15) THE CONTENTS OF R05 ARE DECARMENTED.  
HAC ..,CONT & ALU ..,ABUS,MOP,SDBS,DR & DBUS SHOME & REG ..,002

05D2 : (16) THE CONTENTS OF R01 ARE INCREMENTED.  
HAC ..,CONT & ALU ..,ABUS,MOP,ADD,DR & DBUS SHOME & REG ..,002 ..,01

05D3 : (17) THE CONTENTS OF R02 ARE INCREMENTED.  
HAC ..,CONT & ALU ..,ABUS,MOP,ADD,DR & DBUS SHOME & REG ..,002 ..,02

05D4 : (18) JUMP TAKES PLACE TO P0M1.  
HAC ..,JP & ALU & DBUS SHOME & BUSINESS POP#1

05D5 P0M2 : (12) THE INSTRUCTION REGISTER IS LOADED WITH 15.  
HAC ..,CONT & ALU & DBUS SHOME & DATINST 2015

05D6 : (13) THE CONTENTS OF R02 ARE INCREMENTED AND PLACED IN IR15. RETURN TAKES  
PLACE. HAC ..,PALS,STERO,CJP & ALU ..,ABUS,1A7T,ABD,ABD,DR & REG ..,002 ..,02

05D7 / 6 CREG & DBUS SHOME & STASHTF .0000000000000000

05D8 : (14) THE CONTENTS OF IR15 ARE SHIFTED ONE PLACE RIGHT.  
STACK 1C AND JUMP TO SUPPORTING  
SEQUENCE. .0000000000000000

05D9 : (15) JUMP TAKES PLACE TO P0M1.  
HAC ..,PALS,STERO,CJP & ALU & DBUS SHOME & BUSINESS POP#2

05E0 : (16) THE CONTENTS OF R01 (RA) ARE DECARMENTED AND LEFT IN DR.  
HAC ..,CONT & ALU ..,JAH,SHR,30H,TA & CREG & REG ..,001,001

05E1 / 6 DBUS SHOME & STASHTF .0000000000000000

PAGE 65

PAGE 65

1 MAY 1961

1 MAY 1961

PAGE 66

PAGE 67

AMOS/20 ANDASH MICRO ASSEMBLER, V1.0  
INSTRUCTION SEQUENCES FOR SINGLE INSTR SUBSET FOR 1758. (BMSL)

AMOS/20 ANDASH MICRO ASSEMBLER, V1.0  
INSTRUCTION SEQUENCES FOR SINGLE INSTR SUBSET FOR 1758. (BMSL)

(3) THE CONTENTS OF G11 ARE SHIPPED WITH THE CONTENTS OF R12.  
 0580 / 6 MAC ''COPY & ALU ..ABUS, RAMA, OR, DZ & REG ..CBL1,CBL1,R2 & CKALU  
 CKALU & DBUS SALU

(4) THE CONTENTS OF R10 (PC) ARE SHIPPED WITH THE CONTENTS OF G11.  
 0581 / 6 MAC ''COPY & ALU ..ABUS, RAMA, OR, DZ & REG ..OR1,OR1,R2 & CKALU  
 CKALU & DBUS SALU

(5) THE CONTENTS OF G11 ARE PLACED IN R15 (THE PC CONTENTS) SO THAT THEY  
 CAN BE STORED AT THE NEW STACK ADDRESS.  
 0582 / 6 MAC ''FALSE, TIEQ, CJS & ALU ..MOP, OR, OR, ZA & REG ..CBL1,R2 & CKIEC  
 DBUS SALU & ADDRESS DISSEMPUR

(6) THE CONTENTS OF R12 (NEW STACK POINTER) AND PLACED IN G11. RETURN TAKES  
 PLACE.  
 0583 / 6 MAC ''FALSE,TIEQ,CJS & ALU ..ABUS, RAM1,OR,OR,DZ & REG ..OR1,R2  
 CKALU & DBUS SHOFF

UNSTACK IC AND RETURN FROM SUBROUTINE

INPUT POINT  
 .....

(1) THE CONTENTS OF G12 ARE PLACED IN R12.  
 0584 / 6 MAC ''COPY & ALU ..ABUS, ADD, DZ & REG ..CBL1,R2  
 THE INCREMENTED CONTENTS ARE ALSO RETURNED TO G12 (RA).  
 JUMP SEP TAKES PLACE TO OPCODEP WHICH WILL FETCH THE OPERAND POINED TO  
 BY THE STACK POINTER TO R12.  
 0585 / 6 MAC ''COPY & ALU ..ABUS, ADD, DZ & REG ..CBL1,R2  
 CKALU & CKIEC

(2) JUMP SEP TAKES PLACE TO OPCODEP WHICH FETCHES THE CONTENTS OF THE  
 MEMORY LOCATION POINTED TO BY THE STACK POINTER (ORIGINAL) NOW IN R12.  
 THE MEMORY DATA WILL BE PLACED IN R15.  
 0586 / 6 MAC ''FALSE,TIEQ,CJS & ALU & DBUS SHOFF & BARMSS OSERFOR  
 CKALU

(3) THE REGISTER IS LOADED WITH THE CONTENTS OF R15  
 0587 / 6 MAC ''COPY & ALU ..ABUS, QUES, OR, OR, DZ & CKALU & REG ..CBL1  
 DBUS SHOFF

(4) THE CONTENTS OF THE QUES (THE NEW PROGRAM COUNTER) IS PLACED IN R15  
 0588 / 6 MAC ''FALSE,TIEQ,CJS & ALU ..MOP, OR, OR, DZ & DBUS SALU & CKIEC

EMULATION SEQUENCES FOR SINGLE INSTR OPERATIONS.

SKBLIT - SELECTS THE BIT FOR OPERATION BY USING THE BSI FIELD OF THE  
 INSTRUCTION WORD AND PRODUCING A MASK IN R15 WHICH HAS ONLY THE SIGNIFICANT END - 0 TO 15  
 BIT SET TO ONE. THE BITS ARE NUMBERED FROM THE MOST SIGNIFICANT END - 0 TO 15

(1) THE CONTENTS OF R10 ARE PLACED TEMPORARILY IN R15.  
 0589 / 6 MAC ''COPY & ALU ..MOP, OR, OR, ZA & REG ..ABZERO, ABZERO, AB & CKIEC  
 CKALU  
 DRUS SALU

(1A) R15 IS LOADED WITH 16.  
 0590 / 6 MAC ''COPY & ALU & DRUS SDATA & DATISRT R15 & R20 ...R19 & CKIEC

(2) R16 IS LOADED WITH A ONE IN ITS LEAST SIGNIFICANT BIT AND @ EVERYWHERE  
 ELSE.  
 0591 / 6 MAC ''COPY & ALU, RAMP, OR, OR, DZ & DRUS SDATA & DATISRT R15

(3) A MASK 00000000000000000000000000000000 IS PLACED IN THE Q REG.  
 0592 / 6 MAC ''COPY & ALU ..DRUS, QREC, OR, OR, DZ & DRUS SDATA & DATISRT R15  
 CKALU

(4) THIS INSTRUCTION IN R15 IS MASKED AND LEFT IN Q REG.  
 THE NEXT ADDRESS IS PUSHED ONTO THE MICRO-SOURCE STACK. THE COUNTER IS  
 NOT LOADED. THE MICROSTATES REGISTER IS LOADED FROM THE ALU.  
 0593 / 6 MAC ''TRUE, TIEQ, CJS & ALU ..ABUS, QIEC, OR, OR, DZ & DRUS SDATA & DATISRT R15  
 CKALU

(5) THE CONTENTS OF R15 ARE SHIFTED DOWN CYCLIC.  
 0594 / 6 MAC ''COPY & ALU ..ABUS, RAMP, OR, OR, DZ & DRUS SDATA & DATISRT R15  
 DRUS SHOFF

(6) 16 IS SUBTRACTED FROM THE CONTENTS OF THE REGISTER.  
 R15 FROM THE LOOP TAKES PLACE IF  
 IF MICROSTATES 2 WAS SET ON THE PREVIOUS LOADING. (LITER STEP (4) OR PREVIOUS  
 IF MICROSTATES 2 WAS SET ON THE PREVIOUS LOADING.

1 MAY 1981

PAGE 68

1 MAY 1981

PAGE 69

AM2901/29 AMDAM MICRO ASSEMBLER V1.0  
INITIALIZATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (BMSL)

0537 : RECEPTION OF STEP (6).  
 MAC TRUE, MUL, LOOP  
 ALU AND, INP, QDR, SUB, JDR, PQ & CRALU & DBUS SHONE  
 / 6  
 STATUT 00000000000000000000000000000000

(7) THE CONTENTS OF I00 AND I01 ARE SWAPPED -- RETURN TAKES PLACE.  
 MAC FALSE, PZERO, CJS & ALU & DBUS SHONE OR OR DZ  
 RCG ..,PZERO, MZERO, PQ & CRALU & DBUS SALU  
 / 6

ABILITY -- THIS ROUTINE LOADS I00 WITH A MASK TO INDICATE THE BIT FOR OPERATION. THE BIT POSITION IS DETERMINED FROM THE COUNT IN THE LEAST SIGNIFICANT FOUR BIT POSITIONS OF CR2 (I00).  
 0539 INABILITY: MAC ..,CONT & ALU & DBUS, QDR, AND, AND, DA & RCG ..,CR1 & CRALU  
 DBUS SDATA & DATAINT MSB

(12) THE CONTENTS OF Q10 ARE MASKED BY ADDRESSABILITY AND PLACED IN THE QREG.  
 0540 MAC ..,CONT & ALU & DBUS, QDR, AND, AND, DA & RCG ..,CR1 & CRALU  
 / 6

THE CONTENTS OF Q11 ARE MASKED BY ADDRESSABILITY AND PLACED IN THE QREG.  
 0541 INABILITY: MAC ..,CONT & ALU & DBUS, QDR, OR, OR, DZ & RCG ..,CR1 & CRALU  
 / 6

THE CONTENTS OF Q12 ARE MASKED BY ADDRESSABILITY AND PLACED IN THE QREG.  
 0542 INABILITY: MAC ..,CONT & ALU & DBUS, QDR, OR, OR, DZ & RCG ..,CR1 & CRALU  
 / 6

THE CONTENTS OF Q13 ARE MASKED BY ADDRESSABILITY AND PLACED IN THE QREG.  
 0543 INABILITY: MAC ..,CONT & ALU & DBUS, QDR, OR, OR, DZ & RCG ..,CR1 & CRALU  
 / 6

THE CONTENTS OF Q14 ARE MASKED BY ADDRESSABILITY AND PLACED IN THE QREG.  
 0544 INABILITY: MAC ..,CONT & ALU & DBUS, QDR, OR, OR, DZ & RCG ..,CR1 & CRALU  
 / 6

THE CONTENTS OF Q15 ARE MASKED BY ADDRESSABILITY AND PLACED IN THE QREG.  
 0545 INABILITY: MAC ..,CONT & ALU & DBUS, QDR, OR, OR, DZ & RCG ..,CR1 & CRALU  
 / 6

THE CONTENTS OF Q16 ARE MASKED BY ADDRESSABILITY AND PLACED IN THE QREG.  
 0546 INABILITY: MAC ..,CONT & ALU & DBUS, QDR, OR, OR, DZ & RCG ..,CR1 & CRALU  
 / 6

AM2901/29 AMDAM MICRO ASSEMBLER V1.0  
INITIALIZATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (BMSL)

0547 : ENTRY POINT FOR REGISTER ADDRESSING  
 \*\*\*\*\*  
 0548 OPCODE51: MAC ,FALSE, PZERO, CJS & ALU & DBUS SHONE & BADRESS SELBY  
 / 6  
 SET BIT  
 zeroes  
 ENTRY POINT FOR REGISTER ADDRESSING  
 \*\*\*\*\*

(2) THE MASK IN I00 IS ORED WITH THE CONTENTS OF CR2. THE RESULT IS LEFT IN CR2 AND RETURN TAKES PLACE.  
 0549 MAC ,FALSE, PZERO, CJS & ALU & DBUS SHONE & BADRESS ORBY  
 / 6  
 RCG ,CR2, RCG & DBUS SHONE

ENTRY POINT FOR DIRECT OR INDIRECT INDIRECT ADDRESSING  
 \*\*\*\*\*  
 0550 OPCODE52: MAC ,FALSE, PZERO, CJS & ALU & DBUS SHONE & BADRESS ORBY  
 / 6  
 RCG ,CR2, RCG & DBUS SHONE

(2) JUMP SUB TO SELBY  
 0551 MAC ,FALSE, PZERO, CJS & ALU & DBUS SHONE & BADRESS SELBY  
 / 6  
 RCG ,CR2, RCG & DBUS SHONE  
 (4) THE DRIVEN OPERAND IN I00 IS ORED WITH THE CONTENTS OF THE Q REGISTER  
 AND THE RESULT LEFT IN I00.  
 0552 MAC ..,CONT & ALU ..,DBUS, MOP, OR, OR, DZ ..,R5 & DBUS SALO  
 / 6  
 CREG ..,CONT & ALU ..,DBUS, MOP, OR, OR, DZ ..,R5 & DBUS SHONE  
 CREG / 6

(5) UNCONDITIONAL JUMP TAKES PLACE TO OSCEMPUR THE RETURN WILL MARK THE END  
 ; OF THE EVALUATION SEQUENCE WITH THE STACK CORRECTLY PRESERVED.  
 0553 MAC ..,JP ..,CR1 & CRALU & DBUS SHONE  
 / 6

ENTRY POINT FOR INDIRECT AND INDIRECT INDIRECT ADDRESSING  
 \*\*\*\*\*  
 0554 OPCODE52: MAC ,FALSE, PZERO, CJS & ALU & DBUS SHONE & BADRESS ORBY  
 / 6  
 RCG ,CR2, RCG & DBUS SHONE  
 (2) JUMP SUB TO SELBY  
 0555 MAC ,FALSE, PZERO, CJS & ALU & DBUS SHONE & BADRESS SELBY  
 / 6  
 RCG ,CR2, RCG & DBUS SHONE

(3) THE CONTENTS OF I00 IS PLACED IN THE QREG (MASK)  
 0556 MAC ..,CONT & ALU ..,DBUS, QDR, OR, OR, DZ & RCG ..,R5 & DBUS SHONE

0557 MAC ..,JP ..,CR1 & CRALU & DBUS SHONE

(3) THE CONTENTS OF I00 IS PLACED IN THE QREG

0558 MAC ..,CONT & ALU ..,DBUS, QDR, OR, OR, DZ & RCG ..,R5 & DBUS SHONE



1 MAY 1981

PAGE 72

1 MAY 1981

AM29020 ANDASH MICRO ASSEMBLER, V1.0  
INSTRUCTION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (BMSL)

/ 6 CARRYSHL C2R0

- MATRIX POINT FOR INDIRECT AND INDIRECT INDIRECT ADDRESSING
- \*\*\*\*\*  
**0000 OPCODES01:** MAC ,FALSE,TZERO,CJS & ALU & DBUS SHONE & ADDRESS OFII;  
 (12) JUMP SUB TO SBBIT  
 MAC ,FALSE,TZERO,CJS & ALU & DBUS SHONE & ADDRESS SELBIT  
 0001 / (3) THIS DERIVED OPERAND IN ERS IS PLACED IN QREG  
 0002 MAC ...CONT S, ALU ..ABUS ,PQRC,OR,OR,D & CHAL0 & REG ...,RS  
 DBUS SHONE  
 (4) THE MASK IN ERS IS ANDED WITH THE DERIVED OPERAND IN THE QREG.  
 MACHINE STATUS IS LOADED ACCORDING TO THE RESULT  
 RETURN TAKES PLACE.  
 MAC ,FALSE,TZERO,CRTN & ALU ,ABUS,MOP,AND,DQ & DBUS SHONE  
 0003 / 6 RNE ,RS & STATUSHT before00010000  
 CARRYSHL C2R0  
 / 6

TEST AND SET B1T  
oooooooooooo

MATRIX POINT FOR DIRECT AND DIRECT INDIRECT ADDRESSING

- \*\*\*\*\*  
**0000 OPCODES01:** MAC ,FALSE,TZERO,CJS & ALU & DBUS SHONE & ADDRESS OFII;  
 (12) JUMP SUB TO SBBIT  
 MAC ,FALSE,TZERO,CJS & ALU & DBUS SHONE & ADDRESS SELBIT  
 0001 / (3) THE MASK IN ERS IS PLACED IN QREG.  
 MAC ...CONT S, ALU ..ABUS ,QREG,OR,OR,D & CHAL0 & REG ...,RS  
 DBUS SHONE  
 (4) THE DERIVED OPERAND IN ERS IS ANDED WITH THE MASK IN QREG. THE MACHINE  
 STATUS IS LOADED ACCORDING TO THE RESULT.  
 MAC ,CONT C2R0 ,ABUS,MOP,AND,DQ & REG ...,RS & DBUS SHONE  
 0011 / 6 STATUSHT before00010000  
 CARRYSHL C2R0  
 / 6
- (5) THE DERIVED OPERAND IN ERS IS ANDED WITH THE MASK IN THE QREG. THE RESULT  
 IS PLACED IN ERS. JUMP PIPELINE TAKES PLACE TO OC2R0PUR  
 MAC ...JR & ALU ..ABUS,MOP,OR,OR,DQ & REG ...,RS & CHAL0 & DBUS SHONE  
 0012 / 6

AM29020 ANDASH MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (BMSL)

/ 6 ADDRESS OSCENPUR

SET VARIABLE BIT IN REGISTER  
ooooooooooooENTRY POINT  
\*\*\*\*\*

- (1) JUMP TAKES PLACE TO REGSELELT WHICH PROVIDES A MASK IN ERS WHICH  
 SELECTS THE REQUIRED BIT ACCORDING TO THE CONTENTS OF GR1.  
**0013 OPCODES01:** MAC ,FALSE,TZERO,CJS & ALU & DBUS SHONE & ADDRESS REGSELBT  
 (2) THE MASK IN ERS IS ORED WITH THE CONTENTS OF REGISTER GR2. RETURN TAKES  
 PLACE.  
 MAC ,FALSE,TZERO,CRTN & ALU ..ABUS ,PAMP,OR,OR,DA & REG ...,GR2,GR2,RS  
 / 6 CHAL0 & DBUS SHONE

RESET VARIABLE BIT IN REGISTER  
ooooooooooooENTRY POINT  
\*\*\*\*\*

- (1) JUMP SUB TO REGSELBT (DESCRIBED ABOVE).  
**0015 OPCODES01:** MAC ,FALSE,TZERO,CJS & ALU & DBUS SHONE & ADDRESS REGSELBT  
 (2) THE NOT OF THE MASK IN ERS IS ANDED WITH THE CONTENTS OF REGISTER GR2.  
 THE RESULT IS PLACED IN GR2.  
 RETURN TAKES PLACE.  
 MAC ,FALSE,TZERO,CRTN & ALU ..ABUS ,PAMP,NOTS,NOTS,DA & REG ...,GR2,GR2,RS  
 / 6 CHAL0 & DBUS SHONE

TEST VARIABLE BIT IN REGISTER  
ooooooooooooENTRY POINT  
\*\*\*\*\*

- (1) JUMP SUB TO REGSELBT  
**0017 OPCODES01:** MAC ,FALSE,TZERO,CJS & ALU & DBUS SHONE & ADDRESS REGSELBT



1 MAY 1981

PAGE 76

PAGE 77

AMOS/29 AMDASH MICRO ASSEMBLER V1.0  
INSTRUCTION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (BMSL)

(1) JUMP TO PTRDIADD. THIS PECURES THE SECOND WORD OF THE TWO WORD INSTRUCTION.  
 Two R2's. The result is then loaded by the contents of the index register  
 IP register. The program counter contents in the AR are incremented to take  
 account of the word instruction. No the program counter will already  
 point to the memory location after the current instruction since it is  
 incrementing once in the PTR sequence.

0029 OPCODE72 : MAC ``CONT S ALU ``ABUS.NOP.SUBS.DUBS.DQ & CKREC & DBUS SALO  
 / 6 REC ...R0 & STATSHFT ~~0000000000000000~~

(2) THE CONTENTS OF ER1 ARE DECREMENTED.  
 0027 OPCODE74 : MAC ``CONT S ALU ``ABUS.NOP.SUBS.DUBS.DQ & CKREC & DBUS SALO  
 / 6 REC ...R0 & STATSHFT ~~0000000000000000~~

(3) THE CONTENTS OF ER1 (RA) ARE SHIPPED WITH THE CONTENTS OF ER0. RETURN  
 TO THIS PLACE.  
 0028 MAC ``FALSE,TZERO,CATN 6 ALU ..ABUS.RAMA.OR.OR,D2 & REC .JRI,GRI,RE  
 / 6 CKREC & CHALD & DBUS SALO

(4) THE CONTENTS OF ER2 ARE LOADED INTO THE INDEX REGISTER.  
 0027 MAC ``CONT & ALU ..DBUS.NOP.AND.AND,DQ & DBUS S DATA  
 / 6 DATINSR DR128

(5) THE CONTENTS OF ER1 IS PLACED IN QREC.  
 0027 MAC ``CONT & ALU ..DBUS.SHOW & BADRESS BRI  
 / 6 DBUS SHOW

(6) THE CONTENTS OF QREC ARE MASKED WITH ~~0000000000000000~~ BUT NO REGISTERS  
 ARE LOADED.  
 0030 MAC ``CONT & ALU ..DBUS.NOP.AND.AND,DQ & DBUS S DATA  
 / 6 DATINSR DR128

(7) THE CONTENTS OF ER1 IS PLACED IN THE MASKED B1 BIT WAS SET (IE LSD NOT =0)  
 0031 MAC ``FALSE,ZLSA,CJP & ALU & DBUS SHOW & BADRESS BRI

(8) CONTINUE KNOWING THAT THE INSTRUCTION COUNTER RELATIVE OPERAND IS POSITIVE.  
 0032 MAC ``CONT & ALU ..DBUS.QREC.AND.AND,DQ & CKALU & DBUS S DATA  
 / 6 DATINSR DR127

(9) THE CONTENTS OF QREC ARE ADDED TO ER0 (PC). RETURN TAKES PLACE.  
 0033 MAC ``FALSE,TZERO,CATN & ALU ``ABUS.NOP.ADD,ADD,DQ & CKREC  
 / 6 REC ...R0 & DBUS SALO & STATSHFT ~~0000000000000000~~

(10) CONTINUE KNOWING THAT THE INSTRUCTION COUNTER RELATIVE OPERAND MUST BE  
 THREE AND FALSE.  
 THE CONTENTS OF QREC ARE ORED WITH ~~(1111111100000000)~~. THIS CONVERTS THE  
 8 BIT 2'S COMPLEMENT NEGATIVE NUMBER TO A 16 BIT 2'S COMPLEMENT NEGATIVE  
 NUMBER.  
 0034 MAC ``CONT & ALU ..DBUS.QREC.OR.OR,DQ & CKALU & DBUS S DATA  
 / 6 DATINSR DR03280

(11) THE CONTENTS OF QREC ARE ADDED TO THE CONTENTS OF ER0 (PC). RETURN  
 TAKES PLACE.  
 0035 MAC ``FALSE,TZERO,CATN & ALU ``ABUS.NOP.ADD,ADD,DQ & DBUS SALO  
 / 6 CKREC & REC ...R0 & STATSHFT ~~0000000000000000~~

(12) BRANCH IF EQUAL TO ZERO

AMOS/29 AMDASH MICRO ASSEMBLER V1.0  
INSTRUCTION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (BMSL)

(1) JUMP TO PTRDIADD. THIS PECURES THE SECOND WORD OF THE TWO WORD INSTRUCTION  
 Two R2's. The result is then loaded by the contents of the index register  
 IP register. The program counter contents in the AR are incremented to take  
 account of the word instruction. No the program counter will already  
 point to the memory location after the current instruction since it is  
 incrementing once in the PTR sequence.

0029 OPCODE72 : MAC ``CONT S ALU ``ABUS.NOP.SUBS.DUBS.DQ & CKREC & DBUS SALO  
 / 6 REC ...R0 & STATSHFT ~~0000000000000000~~

(2) THE PROGRAM COUNTER CONTENTS ARE DECREMENTED.  
 0027 OPCODE74 : MAC ``CONT S ALU ``ABUS.NOP.SUBS.DUBS.DQ & CKREC & DBUS SALO  
 / 6 REC ...R0 & STATSHFT ~~0000000000000000~~

(3) THE CONTENTS OF QREC ARE MASKED WITH ~~0000000000000000~~ BUT NO REGISTERS  
 ARE LOADED.  
 0030 MAC ``CONT & ALU ..DBUS.NOP.AND.AND,DQ & DBUS S DATA  
 / 6 DATINSR DR128

(4) THE CONTENTS OF ER1 IS PLACED IN THE MASKED B1 BIT WAS SET (IE LSD NOT =0)  
 0031 MAC ``FALSE,ZLSA,CJP & ALU ..DBUS SHOW & BADRESS BRI

(5) CONTINUE KNOWING THAT THE INSTRUCTION COUNTER RELATIVE OPERAND IS POSITIVE.  
 0032 MAC ``CONT & ALU ..DBUS.QREC.AND.AND,DQ & CKALU & DBUS S DATA  
 / 6 DATINSR DR127

(6) CONTINUE KNOWING THAT THE INSTRUCTION COUNTER RELATIVE OPERAND MUST BE  
 THREE AND FALSE.  
 THE CONTENTS OF QREC ARE ORED WITH ~~(1111111100000000)~~. THIS CONVERTS THE  
 8 BIT 2'S COMPLEMENT NEGATIVE NUMBER TO A 16 BIT 2'S COMPLEMENT NEGATIVE  
 NUMBER.  
 0034 MAC ``CONT & ALU ..DBUS.QREC.OR.OR,DQ & CKALU & DBUS S DATA  
 / 6 DATINSR DR03280

(7) THE CONTENTS OF QREC ARE ADDED TO THE CONTENTS OF ER0 (PC). RETURN  
 TAKES PLACE.  
 0035 MAC ``FALSE,TZERO,CATN & ALU ``ABUS.NOP.ADD,ADD,DQ & DBUS SALO  
 / 6 CKREC & REC ...R0 & STATSHFT ~~0000000000000000~~

(8) RETURN TAKES PLACE.  
 0036 MAC ``FALSE,TZERO,CATN & ALU ..NOP.OR.OR,TQ & REC ...R0 & CKREC  
 / 6 DBUS SALO

1 MAY 1981

PAGE 78

PAGE 79

AMDS/29 ANDASH MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (EMSL)

\*\*\*\*\*  
EMPTY POINT

```
*****  

0636 QCODE75: MAC .,CONT & ALU ..DBUS,QREG,OR,OR,DZ & DBUS SSSTATUS & CRALU  

/ 6   STATUSBT #eeeeeeeeeeeeeeee  

(1) THE STATUS REGISTER CONTENTS ARE LOADED INTO THE QREG  

0637 QCODE75: MAC .,CONT & ALU ..DBUS,QREG,OR,OR,DZ & DBUS SSSTATUS & CRALU  

/ 6   STATUSBT #eeeeeeeeeeeeeeee  

(2) THE CONTENTS OF THE QREG ARE MASKED WITH (0010000000000000) SO THAT  

0637 / 6   DATINSTR D1128  

; ONLY THE ZERO BIT IS LEFT.  

; (1) THE Q REGISTER ARE MASKED BY (0010000000000000) SO THAT  

0637 / 6   MAC .,CONT & ALU ..DBUS,MOP,AND,AND,DQ & DBUS SSDATA  

; (3) RETURN TAKES PLACE IF THE BIT WAS ZERO (IE ZMSR IS SET).  

0638 MAC .,TRUE,ZMSB,CRTN & ALU & DBUS SSNONE  

; (4) JUMP TO QCODE74  

0639 MAC .,JP & ALU & DBUS SSNONE & BADDRESS QCODE74  

BRANCH IF GREATER THAN ZERO  

*****  

0640 QCODE75: MAC .,CONT & ALU ..DBUS,QREG,OR,OR,DZ & DBUS SSSTATUS & CRALU  

/ 6   STATUSBT #eeeeeeeeeeeeeeee  

(1) THE STATUS REGISTER CONTENTS ARE LOADED INTO THE QREG.  

0641 QCODE75: MAC .,CONT & ALU ..DBUS,QREG,OR,OR,DZ & DBUS SSSTATUS & CRALU  

/ 6   STATUSBT #eeeeeeeeeeeeeeee  

(2) THE CONTENTS OF THE QREG ARE MASKED WITH (0010000000000000) SO THAT  

0641 / 6   DATINSTR D1128  

; ONLY THE NEGATIVE BIT IS LEFT.  

; (1) THE QREGISTER ARE MASKED BY (0010000000000000) SO THAT  

0641 / 6   MAC .,CONT & ALU ..DBUS,MOP,AND,AND,DQ & DBUS SSDATA  

; (3) RETURN TAKES PLACE IF THE BIT WAS ZERO (IE ZMSR IS SET.)  

0642 MAC .,JP & ALU & DBUS SSNONE & BADDRESS QCODE74  

BRANCH IF NOT EQUAL TO ZERO  

*****  

0643 QCODE75: MAC .,CONT & ALU ..DBUS,QREG,OR,OR,DZ & DBUS SSSTATUS & CRALU  

/ 6   STATUSBT #eeeeeeeeeeeeeeee  

(1) THE STATUS REGISTER CONTENTS ARE LOADED INTO THE QREG.  

0644 QCODE75: MAC .,CONT & ALU ..DBUS,QREG,OR,OR,DZ & DBUS SSSTATUS & CRALU  

/ 6   STATUSBT #eeeeeeeeeeeeeeee  

(2) THE CONTENTS OF THE QREG ARE MASKED WITH (0010000000000000) SO THAT  

0644 / 6   DATINSTR D1128  

; ONLY THE NEGATIVE AND POSITIVE BITS ARE LEFT.  

; (1) THE STATUS REGISTER CONTENTS ARE LOADED INTO THE QREG.

```

1 MAY 1981

## AM003/29 AMBASH MICRO ASSEMBLER, V1.0

EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (BMSL)

PAGE 68

```
/ 6 DATIN38T De2848
; (3) RETURN TAKES PLACE IF NEITHER OF THESE TWO BITS WERE SET. IC ZMSB IS SET.
6048 MAC .TRUE,ZMSB,CINW & ALU & DMSB SHONE
; (4) JUMP TO OPCODE74
6049 MAC ...JP & ALU & DMSB SHONE & DADDY OPCODE74

-----
```

BRANCH IF GREATER THAN OR EQUAL TO ZERO

```
6050 MAC .TRUE,ZMSB,CINW & ALU & DMSB SHONE
; (1) THE CONTENTS OF TAR STATUS REGISTER ARE LOADED INTO THE QREG
6051 OPCODE73: MAC ...CINT & ALU ..DMSB,QREG,OR,OR,D2 & CKALU & DBUS $STATUS
/ 6 STATUSITY BBBBBBBBBB
```

(2) THE CONTENTS OF THE QREG ARE MASKED BY (0000000000000000) SO THAT ONLY THE POSITIVE AND ZERO BITS ARE LEFT.

```
6052 MAC .CINT & ALU ..DMSB,NOP,AND,AND,DQ & DBUS $DATA
/ 6 DATIN38T De2848
```

(3) RETURN TAKES PLACE IF BOTH BITS WERE ZERO. IC ZMSB IS SET.

```
6053 MAC .TRUE,ZMSB,CINW & ALU & DMSB SHONE
; (4) JUMP TO OPCODE74
6054 MAC ...JP & ALU & DMSB SHONE & DADDY OPCODE74
```

-----

THIS IS THE END OF THE EMULATION SEQUENCES.

END

REFERENCES

<u>No.</u>	<u>Author</u>	<u>Title, etc</u>
1	USAF	MIL-STD-1730 Airborne computer instruction set architecture. USAF Memorandum AFM 1730, Washington DC 20330, 1 March 1980
2	A.A. Callaway S.J. Shrimpton	RAE contact with the USAF MIL-STD-1730 instruction set architecture standardisation programme. RAE Technical Memorandum FS 286 (1979)
3	Advanced Micro Devices	Microprocessor design and applications
4	Advanced Micro Computers	Design and development of a microprocessor system.

REPORTS, DESIGN AND DEVELOPMENT,  
AND PUBLICATIONS OF PUBLIC  
ORGANISATIONS

Fig 1




Fig 2




Fig 3




Fig 4





Fig 4

Fig 5



5

Fig 6




Fig 7




Fig 7

Fig 8




Fig 9




Fig 9

Fig 10





Fig 10

Fig 11



卷之四

Fig 12




Fig 12

Fig 13




Fig 14




Fig 14

Fig 15




Fig 16




Fig 16

Fig 17




Fig 18




Fig 10




Fig 20





Fig 20

Fig 21



ENFS 4(1) 3

Fig 22




Fig 22



CABLE NO. 3CABLE NO. 4

Fig 23

Fig 23

Fig 24




Fig 25




Fig 25

Fig 26




Fig 26





Fig 28



288

Fig 29




Fig 29

**REPORT DOCUMENTATION PAGE**

Overall security classification of this page

**UNCLASSIFIED**

As far as possible this page should contain only unclassified information. If it is necessary to enter classified information, the box above must be marked to indicate the classification, e.g. Restricted, Confidential or Secret.

1. DRIC Reference (to be added by DRIC)	2. Originator's Reference RAE TM FS 403	3. Agency Reference N/A	4. Report Security Classification/Marking <b>UNCLASSIFIED</b>
5. DRIC Code for Originator 7673000W	6. Originator (Corporate Author) Name and Location Royal Aircraft Establishment, Farnborough, Hants, UK		
5a. Sponsoring Agency's Code N/A	6a. Sponsoring Agency (Contract Authority) Name and Location N/A		
7. Title An implementation of Mil-Std-1750 airborne computer instruction set architecture			
7a. (For Translations) Title in Foreign Language			
7b. (For Conference Papers) Title, Place and Date of Conference			
8. Author 1. Surname, Initials Shrimpton, S.J.	9a. Author 2	9b. Authors 3, 4 ....	10. Date May 1981   Pages   Refs. 149   4
11. Contract Number N/A	12. Period N/A	13. Project	14. Other Reference Nos.
15. Distribution statement (a) Controlled by – (b) Special limitations (if any) –			
16. Descriptors (Keywords) (Descriptors marked * are selected from TEST) Bit slice. Mil-Std-1750.			
17. Abstract  This Memorandum describes the design of a processor implementing the Mil-Std-1750 Airborne Computer Instruction Set Architecture, using Advanced Micro Devices 2901 bit-slice microprocessor devices. The aspects of the hardware design and microcode specific to Mil-Std-1750 are discussed and reviewed in the light of the experience gained. A full listing of the AMD 'AMDASM' micro assembler definition file and microcode source text is included, together with full hardware documentation.			

F5910/