



AD A114029

ROYAL AIRCRAFT ESTABLISHMENT

Technical Memorandum FS 403

Received for printing 1 May 1981

AN IMPLEMENTATION OF MIL-STD-1750 AIRBORNE COMPUTER  
INSTRUCTION SET ARCHITECTURE

by

S. J. Shrimpton

SUMMARY

This Memorandum describes the design of a processor implementing the Mil-Std-1750 Airborne Computer Instruction Set Architecture, using Advanced Micro Devices 2901 bit-slice microprocessor devices. The aspects of the hardware design and microcode specific to Mil-Std-1750 are discussed and reviewed in the light of the experience gained. A full listing of the AMD 'AMDASM' micro assembler definition file and microcode source text is included, together with full hardware documentation.



Copyright  
©  
Controller HMSO London  
1981

Accession For	
NTIS GRA&I	<input checked="" type="checkbox"/>
DTIC TAB	<input type="checkbox"/>
Unannounced	<input type="checkbox"/>
Justification	
By _____	
Distribution/	
Availability Codes	
Dist	Avail and/or Special
A	

LIST OF CONTENTS

	<u>Page</u>
1 INTRODUCTION	3
1.1 The Mil-Std-1750 standardisation exercise	3
1.2 RAE/FS5 implementation programme	3
1.3 Current status	4
2 SYSTEM DESIGN PHILOSOPHY	4
2.1 Hardware design	4
2.2 Microcode word definition	8
2.3 Firmware design	8
3 DESIGN REVIEW	9
3.1 Instruction decode features	9
3.2 Arithmetic operations	10
3.3 Microcode word formatting	11
3.4 Interrupt system	11
4 CONCLUDING REMARKS	12
Appendix A Central processor hardware description	13
Appendix B Hardware/microcode interface definition	29
Appendix C AMD 'AMDASM' definition file	37
Appendix D Microcode source text	45
References	120
Illustrations	Figures 1-29
Report documentation page	inside back cover

## 1 INTRODUCTION

### 1.1 The Mil-Std-1750 standardisation exercise

Mil-Std-1750, the current version of which is Mil-Std-1750A<sup>1</sup>, is an Airborne Computer Instruction Set Architecture standard published by USAF and intended to be applicable to all avionics applications with a few exceptions. Recognised examples of such exceptions are those cases where a very specialised architecture is required such as, for example, in signal processing, and those cases where a single chip microprocessor can fulfil the computing requirement. The need for computer standardisation is well established and need not be set out here.

The approach to standardisation implied by Mil-Std-1750 carries with it several advantages in that it is an instruction set standard rather than a computer standard. This makes it technology independent since it may be implemented using currently available devices to performance specifications defined by the project. The instruction set itself is not proprietary to any private company, being freely available for general use and is thus vendor independent.

The approach taken by USAF in publishing 1750 seems to be similarly enlightened in that the participation of all defence contractors has been actively sought and a mechanism in the form of a User Group has been established to enable input from these companies to materially effect the development of Mil-Std-1750. Indeed, changes to Mil-Std-1750 put forward by participants in the User Group and accepted by the group in a democratic manner have been agreed by the USAF Instruction Set Architecture Control Board and represent the differences between the original 1750 and 1750A.

RAE together with British Industry have been invited to participate in the User Group and RAE has also been invited to sit on the USAF Control Board. This participation is described in an RAE Technical Memorandum<sup>2</sup> which discussed the potential impact 1750 could have on domestic standardisation policies. It is also felt that 1750 represents a useful starting point for standardisation debates in NATO and ASCC.

### 1.2 RAE/PSS implementation programme

The practical work on implementing 1750, described in this Memorandum, has been undertaken by RAE in view of the importance of 1750 both as a standard for possible adoption in the UK and also because of its relevance to British Avionic Companies wishing to bid into the American defence market. The objectives of RAE's work can be summarised as follows:

(i) To gain an appreciation of the features of 1750 from the point of view of implementation and thus to establish a base of specific expertise which will make subsequent implementation by private industry a lower risk enterprise.

(ii) To investigate the areas of computer architecture that remain undefined by 1750, such as internal bus structures and input/output mechanisms, and to assess the relevance of such features in standardisation policy.

(iii) To investigate airborne computer architecture in general and look towards the development of advanced system architectures and bus systems for application to more distant projects.

(iv) To gain general experience in microprogrammed systems and assess their applicability within the wider avionic system to fulfil such intelligent functions as, for example, Mil-Std-1553B data bus control.

This Memorandum describes the development of what is hopefully the first in a range of Mil-Std-1750 computers and which is referred to as the Mk 1 processor. This processor is constructed using AMD 2900 series bit-slice devices<sup>3</sup> and exists at present in the form of a development rig constructed around a 'System 29'<sup>4</sup> development system marketed by Advanced Micro Computers specifically for microprogram development. This is referred to as the Mk 1A rig.

### 1.3 Current status

The publication of this Memorandum has been unavoidably delayed by circumstances beyond the control of the author who has since left RAE. The continued monitoring of Mil-Std-1750A has led to the development of a single-card Mk 2 processor with considerable enhancement to the Mk 1A design described herein. This work will be reported in due course by Mr D.K. Marshall, Flight Systems Division 5.

## 2 SYSTEM DESIGN PHILOSOPHY

### 2.1 Hardware design

The design of an efficient mechanism for implementing an instruction set such as 1750 is almost certain to be an iterative process, starting with the design of a system based on an 'Educated Guess' as to the necessary hardware facilities. Having defined a starting point in terms of hardware and microcode field definitions, the exercise would proceed with the writing of some of the critical areas of microcode, such as the machine instruction fetch cycle and the more commonly used machine instruction implementation sequences. This would result in an understanding of where inadequacies are present and where the hardware design needed to be modified to enable the performance goals to be reached.

In the case of the implementation described in this document however, it was felt that the achievement of a successful, although perhaps inefficient, implementation at an early date was highly desirable in order to provide a facility for the testing of software written for 1750.

In view of this, it was decided to proceed with construction of the hardware and commissioning of a laboratory rig at an early stage and also develop microcode to a full 1750 implementation. Both of these phases of the project represent considerable effort although the use of the 'System 29' development system greatly reduced the manpower investment in the microcode development. For example, at the present time microcode exists to implement all but the double precision and floating point sections of the instruction set. The manpower investment to write this code, implementing actually about 60% of the instruction set, was probably little more than two man months.

The rest of this section will discuss the decisions that were made during the design of the system. The next section will critically examine the design in the light

of further experience, particularly after writing microcode, and identify areas of possible improvement.

At an early stage in the design of the system, decisions were necessary regarding which of the defined 1750 operations would be implemented mainly in microcode and which in hardware. In order to reduce the hardware development time it was decided that the system functions would be implemented mainly by microcode operating in hardware designed to be as versatile as possible. This was felt to be a wise decision in view of the partially undefined state of 1750 at that time. For example, no dedicated floating point hardware was designed into the system, a coded approach being preferred in view of the particular uncertainty of floating point format. For similar reasons, the input/output (I/O) instructions were all code implemented including the interpretation by the machine of the I/O command.

On the other hand, it was decided that it would be impractical for the majority of instructions to implement the selection of registers by code. Dedicated logic was therefore included to unpack the appropriate fields from the instruction register and present them to the 2901 array to address the registers. Also, for efficiency reasons, it was decided to include a mapping PROM to decode the basic 8-bit 1750 opcode and generate a microcode start address. Such an approach combines both versatility and speed.

The handling of opcode extensions (including the I/O command) represented a slight problem since the mapping PROM would have to have been unacceptably deep to accommodate them and the uncertainty in the definition of the I/O command made dedicated logic undesirable. Eventually, the problem was resolved in a way which resulted in reduced performance in these areas of the instruction set but maintained versatility. The method was to use the 'OR' inputs of the 2909 microprogram sequencer to modify a jump address according to a 4-bit field taken from the same unpack logic that selects registers. It was therefore possible to select either of the two defined opcode extension fields of the instruction and also, by shifting and loading of the I/O command into the instruction register to select any of its 4-bit fields.

Turning now to the arithmetic facilities of the machine, it was decided to implement the 16 defined registers in 1750 as the 16 registers internal to the 2901. This meant that register to register operations could be carried out in one micro-instruction. It also meant that those instructions involving a derived operand and a register, with the result to be left in a register, could be accommodated in one cycle provided the derived operand was available at the 'D' input to the 2901.

The need for additional registers was recognised early in the design to fulfill such functions as holding derived operands and providing microcode working space for complex operations. An array of four 29705  $16 \times 4$  register file devices was therefore included which provided ample space for such purposes. These are referred to as external registers and numbered ERO to ER15. The registers internal to the 2901 chips are referred to as internal registers and are numbered IRO to IR15.

The availability now of spare registers prompted the placing of the machine instruction counter in the external register file as ERO. Also, ER1 and ER2 were

allocated to holding the first and second words of the current machine instruction, ER3 was allocated as the fault register and ER4 was specified as a 'State' register holding bits available only to the microcode and indicating various hardware conditions. ER5, 6 and 7 were specified as holding the first, second and third word respectively of a one, two or three word derived operand. ER8, 9, 10 and 11 were designated as microprogram work space and ER15 was designated for use as a holding register for the interrupt mask.

The bus structure within the Central Processor came about as a result of the desirability of being able to take data from a register within the external file, operate on it within the arithmetic logic unit (ALU) and return it to the same register. This function enables an operation between a 1750 register and a derived operand with the result left in the derived operand, to be carried out in one micro-instruction. Two buses were therefore defined: the A-bus and the D-bus. Only the external register file can drive the A-bus which is used to carry the address when accessing a memory-like device external to the CPU. The D-bus can be driven by a number of devices including the external register file, the 2901 array and the memory data register and is used to carry data when accessing a device on the memory bus.

This brings us to a discussion of the memory/IO bus itself which was specified as a standard interface between the 1750 processor and the rest of the computer system. It was recognised that the 1750 processor should be a versatile device for inclusion within a larger processing system, involving perhaps, other processors, memory systems and intelligent I/O controllers. It was felt, however that it would be inappropriate to choose a multiplex, multi-source, multi-sink parallel bus as the basic interface to the 1750 processor. It was felt that such an approach would make the processor both complicated and inflexible.

Rather, a bus was specified with separate address and data lines, with a simple handshake protocol intended for the exclusive use of the processor. Such a bus, it was felt, would act as a standard interface allowing processor development to go ahead in the absence of any definite multiplex bus policy, whilst leaving the way clear for the processor to be coupled to a multiplex bus via a specialised linker unit.

The memory for the processor was defined with multiple access ports, each conforming to the specification of the processor bus and prioritised by hardware within the memory. This gave another mechanism by which multiple processors could be linked, via common memory block.

When considering the implementation of the status register defined within 1750, it was felt that the AMD 2904, while not ideal for the job, did handle the shift linkage of the ALU neatly and offered the usual benefits of large-scale integration (LSI). Both the 4-bit micro-status register and the 4-bit machine status register are loadable from the D-bus, each other and the 2901 status outputs. Some logic was included on the 2901 outputs to provide the carry, negative, positive and zero status bits defined within 1750. Additional micro-status bits (*viz* most sig byte = 0, least sig byte = 0, overflow and carry) are held within an auxilliary micro-status register. The carry-in multiplexer



within the 2904 is used to select the carry input to the 2901 array. The signals logic 0, logic 1, aux, carry, machine carry and micro carry are available for selection.

The outputs of the auxiliary status register and the output of the test condition multiplexer within the 2904 are available as test conditions for the microprogram sequencer.

The rest of the bits of the status register defined in 1750 are implemented by three AM 2918 devices which are loadable from and may drive onto the D-bus.

Other devices which may drive the D-bus are the fault flag register, the data insertion driver which allows constants from microcode to be inserted as data, the status registers within the machine and micro-interrupt units and the mask registers within the same units.

The interrupt system is arranged on two levels, the micro-interrupt system and the machine interrupt system. When a micro-interrupt is generated, a test condition available to the microprogram sequencer is taken low. This can be tested at a suitable point within the microcode and a conditional jump to a service sequence executed. The micro-interrupts produce a vector that is used as the next microprogram address in a jump vector operation. A vector jump is thus used in the microprogram to go to the appropriate microprogram sequence for each micro-interrupt. At present, micro-interrupts are allocated as follows:

- Level 0 Spare
- Level 1 Machine Interrupt Request (lowest priority group)
- Level 2 Machine Interrupt Request (highest priority group)
- Level 3 Fault Flag Interrupt
- Level 4 Spare
- Level 5 CPU Control Panel Service Request
- Level 6 Spare
- Level 7 Spare.

It can thus be seen that the machine interrupts are divided into two groups each of which provide a micro-interrupt. The 16 machine interrupts are implemented by two 2914 devices, each handling a group of 8. The vectors from these units are available to drive onto the D-bus so that the different actions for each are implemented by firmware rather than hardware. This decision was made because the action for each of the machine interrupts is the same, with the exception of the address at which the present status is stored and the address from which the new status is fetched. It would thus have been extravagant in code to have hardware vectoring to a different sequence in each case.

An additional hardware vectoring mechanism is provided to differentiate between CPU control panel service requests from the 12 push buttons.

The fault interrupt is the OR of all the bits in the fault flag register and enables a code routine to set the appropriate bit in the fault register (ER3) and generate a machine interrupt at the level defined for machine error. Because the fault register is firmware maintained, faults can be set by the microcode which do not involve the fault micro-interrupt.

To generate machine interrupts internally, there is a facility for the data on the D-bus to drive the machine interrupt inputs via an open collector 'Machine Interrupt Bus'.

## 2.2 Microcode word definition

The microcode word length was chosen as 64 bits which was the longest that could be accommodated using the writable control store that was available. The fields within the word are described in detail in Appendix B and it can be seen that there is considerable sharing of bits between fields. In Appendix B there is a qualifying condition specified for each field interpretation for a group of bits. The qualifying condition must be true before the field contents will have the effects described, thus enabling the bit positions to be shared. For example, the data insertion field is shared with the branch address field and thus a jump to the branch address cannot be carried out at the same time as an arithmetic operation involving the use of a constant from microcode (unless the constant happens to be the same as the branch address, which is very unlikely).

The decisions as to which fields share bits are perhaps some of the most important that have to be made, since the speed of the code is very dependent on which operations can be done in parallel. In the processor described here, no iterations in design were performed in this respect. In other words, experience in writing sections of code was not used to redesign the formatting of the microcode word. As a result, there are a number of fairly glaring deficiencies which give rise to longer code than might perhaps be obtainable with reformatting. It is perhaps doubtful however, if much improvement can be obtained without redesigning parts of the hardware to make control fields shorter or increasing the length of the microcode word. This will be discussed more fully in section 3.

## 2.3 Firmware design

The aims in writing the firmware (used in this Memorandum to mean microcode) were both to achieve minimum depth (total number of micro-instructions) and minimum number of micro-instructions per machine instruction. The second of these criteria is clearly the most important as far as performance is concerned and the first is important to reduce chip count. In addition, it was thought to be important to make the firmware as structured as possible, in order to make it readily understandable and easily changeable. It should be realised however, that along with these requirements came the constraints imposed by limited programmer resources and the desire for early operation of the system.

Once the hardware has been designed, the microprogrammer is working within constraints. Any deficiencies in the design may cause gross inefficiency in the final complete product in spite of the efforts of the microprogrammer. In the hardware described here there turned out to be a number of defects, but programming technique was still important to achieve the best possible performance within the hardware constraints.

One technique that the microprogrammer has at his disposal is the use of sub-routines. These are instrumental, as in machine code, in reducing depth of code and programmer time. The 2909 microprogram sequencer does not allow nesting to greater than four deep which is a definite constraint on the use of subroutines. Also, the subroutine

call may involve an additional micro-instruction if the call cannot be paralleled with another essential operation. In a sequence involving a small number of micro-instructions the extra one has a significant effect on performance.

Each case must therefore be considered on its merits, taking into account such factors as how much code can be saved, the time penalty involved by the call in the particular instruction and the weighting of that instruction in the mix used to calculate performance. In no way, for example, would one consider putting a subroutine call in an instruction fetch sequence if that call resulted in an additional micro-instruction.

In the 1750 processor the whole of the instruction implementation routines formed a single subroutine. This had the advantage that conditional return statements could be used extensively which did not require the use of the branch address field in the micro-instruction, thus freeing it for use by other fields. Also, the implementation subroutine (execute, as it is called) could be called either from the running state of the machine, or from the halted state via the control panel initiated 'Single Step' function.

The other area in which subroutines were used extensively is the operand fetch sections of the code. Here there was a very distinct advantage since these operations are common to so many instruction implementation sequences.

Turning to structuring, it may be said that to some extent the microcode has intrinsic structure since the route will always be from instruction fetch to one of the instruction execute routines, then back to fetch with perhaps a branch to an interrupt service sequence. The code for the 1750 Mk 1A processor divides naturally into two parts, the instruction implementation sequences and the machine service functions. The machine service functions comprise those functions concerned with the basic machine cycle such as instruction fetch, interrupt service, control panel service, stop, start, single step, etc. The implementation sequences, on the other hand comprise those areas of code that are specific to the implementation of each instruction. A third group perhaps may be defined as the operand fetch routines, although these are called only from the implementation sequences.

### 3 DESIGN REVIEW

#### 3.1 Instruction decode features

On the whole it is felt that the method of decoding machine level instructions chosen, has worked fairly well and has resulted in a reasonably quick instruction decode. Of course, the method used to accommodate opcode extensions results in an extra two micro-instructions which reduces the speed of these machine instructions. It is mainly base relative indexed and immediate operand instructions that fall into this group and if higher performance for these were required, additional hardware would need to be added to accomplish the decode in a more efficient manner.

The most blatant example of inefficient decoding in the system is clearly the I/O operation commands, where each 4-bit field in the 16-bit command has to be handled separately. Clearly some additional thought is needed to tidy up this situation now that the I/O commands are standardised.

Other parts of the instruction that require handling are the register select fields, the bit select fields, the shift place number fields and the relative branch addresses. These will now be discussed.

On the whole, the register select method was successful although it would have been useful to be able to address all of the registers directly from microcode rather than just the bottom three. In particular it was often required that the stack pointer (R15) be addressed directly from microcode and it was necessary to load the appropriate bit pattern into the instruction register each time this was required. Often it was then necessary to reload the instruction, the whole procedure requiring two extra micro-instructions.

The decoding of the bit position indicator field for single bit operations was particularly inefficient since it required the generation of a bit mask from the 4-bit field. This was done by loading the field into a register, then shifting a mask and decrementing the value of the field until zero was reached. An obvious improvement would be to add a hardware 4 to 16 decoder which would enable this operation to be performed in one micro-instruction.

In order to accomplish multiple shifts using the 4-bit shift place number field, it was necessary to load the field into a register and carry out a shift and decrement sequence, each operation taking two micro-instructions. If the architecture had allowed the loading of the counter in the micro-sequence section from the D-bus, the shift and decrement operation could have been accomplished in one micro-instruction. A further improvement might be to include a multiple shifter programmable from a 4-bit field.

Some difficulty was experienced in sign extending the 8-bit relative address in branch instructions and this turned out to be rather inefficient; some further hardware might make an improvement.

### 3.2 Arithmetic operations

The single precision Add and Subtract functions were quite straightforward to implement but Multiply involved two micro-instructions for each shift and Add operation. This was because an extra micro-instruction was required to test the least significant bit (LSB). The amount of logic required to carry out the conditional shift or shift and add dependent on the value of the LSB would be quite small, requiring simply an ALU function defined in the appropriate field of the microcode word that would cause the 2901 function control to be dependent on the LSB in the correct way. Similarly logic could be included to reduce the number of micro-instructions required on each cycle of the divide routine.

The AM 2903 presents an attractive way of achieving these aims while also introducing some further useful features such as dual input ports. This latter feature would enable the internal bus system to be configured somewhat differently to enable operations to be performed between two external registers directly. This, in effect gives the external registers the same status as those internal to the bit-slice chip. This would save such time consuming adjustments as placing words from scratch registers temporarily in internal registers in order to use the ALU shifter.

The setting of the status bits and the determination of overflow status required extra micro-instructions in the case of double length operations. Again some micro-programmable hardware to determine how the lines from the ALU generate the status bits would possibly solve the problem.

Although at the present time, the double precision and floating point operations in 1750 have not been implemented, it is apparent that the code to carry them out will be long. This is because of the need to handle the two halves of the operands separately. In the case of the floating point operands, the exponent will need to be masked off and treated separately. The extended precision floating point will require the mantissa to be split into three, and each section, plus the exponent, handled separately. Clearly to make these operations fast, dedicated floating point hardware is required although some improvement would be apparent if the ALU were extended to 32-bits.

### 3.3 Microcode word formatting

As stated, the choice of a microcode word length of 64 bits was dictated initially by the width of the writable control store available, and it was soon discovered that considerable sharing of bit fields within the word would have to take place in order to accommodate all the control fields required. The problems that subsequently arose were mainly because of the necessity to share various status register control fields (required by the 2904) with the condition select field and the branch address field. This resulted in extra micro-instructions in many places throughout the code. The problem was further compounded by the necessity to share the same field with the data insertion field. This meant that one could not do arithmetic operations with a constant from code at the same time as a branch instruction involving a pipeline address. Neither was it possible to control the status register and shift linkage when the data insertion field was used.

The sharing of the branch address with the 2904 control field also meant that the condition multiplexer within the 2904 could not be used to select the condition for a conditional branch involving a pipeline address. Conditional return and conditional test end-of-loop operations, defined by the 29811 could, however, be carried out. This state of affairs led to the use of the auxiliary status register bits to determine many conditional branches.

This problem can only really be overcome either by simplifying the status register control, perhaps not using the 2904, or by increasing the width of the microcode word. Perhaps the 2904 is not very suitable for the implementation of the 1750 status register.

### 3.4 Interrupt system

The machine interrupt system, being implemented using 2914 has several shortcomings that have arisen as a result of changes to the 1750 standard due to User Group activity.

The first is the need to be able to load and read the pending interrupt register. Originally, the interrupt lines were connected directly to the 2914 interrupt inputs. However when the requirement to load from code arose, an open collector bus was added at these inputs which could be driven either from devices requesting interrupts or from the D-bus via open collector buffers which would be enabled when a particular bit in the auxiliary clock field was set.

There is no clear way of reading the pending interrupt register from software and this currently remains unimplemented.

Another problem arose because of the requirement not to be able to disable the power down interrupt. 2914 provides interrupt disable facilities but these could not be used since they disable all interrupts. Instead, a dummy interrupt mask was loaded which masked all but power down, the real interrupt mask being stored in one of the 29705 registers. It was necessary therefore, in all instructions referencing the interrupt mask, and in the servicing of interrupts, to test whether the machine was in the enabled or disabled state before carrying out changes to the interrupt mask.

The interrupt system thus became more complicated both in terms of hardware and microcode and the use of the 2914 in the circuit should, perhaps now be questioned.

#### 4 CONCLUDING REMARKS

On the whole it is felt that the work described here has achieved what was planned, that is, to arrive at a working 1750 processor and gain experience on the way. The comments made in section 3 indicate how the use of the various bit slice devices and support chips in the 2900 series has led to a greater understanding of their capabilities and most suitable areas of application.

Of course, bit slice technology is a developing field and new devices are constantly appearing in manufacturers' literature. It is felt that great benefit would accrue from undertaking a complete redesign of the system in the light of experience and making use of the latest developments.

For example, the comments regarding AM 2903, made in the previous section make this a likely contender for inclusion in the design. Also the use of PLA devices to implement some of the MSI logic should be considered along with the use of higher density PROMs for the storage of microcode.

Clearly this represents a major piece of development, a simpler task is the re-partitioning of the present hardware onto perhaps 5U circuit boards to form a self-contained unit, independent of the System 29 Development Rig. It is hoped that this will be carried out in the near future.

## Appendix A

### CENTRAL PROCESSOR HARDWARE DESCRIPTION

#### A.1 General description

The Mil-Std-1750 Mk 1A processor occupies two System 29 prototyping boards which slot into the 'User Prototype' area of the System 29 development system.

The two prototype boards are designated CPU board 1 and CPU board 2. CPU board 1 contains the arithmetic unit and general registers, the memory and I/O control logic, the interrupt system and the CPU control box push button implementation logic.

CPU board 2 contains the computer control unit that is responsible for providing during each micro-cycle, the microcode word whose individual bits control all the other sections of the processor. The computer control unit incorporates a microcode sequencer that provides, on each micro-instruction a 12-bit address which is applied to the microcode PROM to derive the 64-bit wide micro-instruction. On CPU board 2 is accommodated 2K words of RAM, 64-bits wide, but the micro-address is available at a connector on this board so that additional PROM or WCS may be connected and control the machine. This facility may be used either to extend the facilities of the machine by writing additional code or during development of the basic 1750 implementation code.

The Mk 1A rig actually uses an AMD writable control store for this purpose, the microcode word passing through an additional board, the pipeline board, before driving onto the micro-instruction bus.

In addition to the micro-sequencer and PROM, CPU board 2 also contains some driver and latches which interface with the CPU control box.

#### A.2 Central processor board 1

##### A.2.1 Arithmetic section

###### A.2.1.1 Bus structure

The arithmetic section is built around a two bus architecture, one being used as the address bus in memory operations and the other being used to carry data. Within the CPU these buses will be referred to as the A-bus and D-bus respectively. Many of the ICs within the CPU can supply data onto the D-bus but only the AM 29705 register file can supply data onto the A-bus, this device being permanently enabled onto this bus.

The control of the D-bus is vested in a 4-bit field in the microcode word which may have 16 possible bit patterns. Each of these patterns causes a particular part of the system to have its output enabled, and thus supply data onto the D-bus. The 4-bit field is decoded on each CPU board and causes an output enable line to the selected part of the system to become active (low) if that part is to supply data. The D-bus runs between boards on the system motherboard and, in order to preserve signal integrity, transceivers are provided (74LS245) at the interface between the section of D-bus on each board and on the motherboard. The 74LS245 has two control lines: pin 1, the direction control determines the direction in which the transceiver will operate; pin 19, the

enable line determines whether the buffers within the transceiver are enabled at all. In the Mk 1A rig, the enable lines of all transceivers are driven via an inverter from the bus control field decoder and are inactive (high) when the bus control field in the micro-code word contains all zeros. The direction line of the transceivers are driven from Nand gates on each board that have as inputs the enable lines to all ICs on that board that are capable of driving the bus. This means that when any IC on a particular board is enabled onto the D-bus, the transceiver on that board will have its direction line held so that it conducts data outwards from that board onto the section of the D-bus on the backplane.

On CPU board 1 the bus control field is decoded by IC5 which supplies enable lines to all the chips on the board capable of driving the bus. IC6 supplies the direction line to the transceivers IC56 and IC70. Since only pit patterns up to 1000 are used on CPU board 1, only a 3-8 line decoder is used, the output for the 1000 pattern being produced from IC3 and IC4.

#### A.2.1.2 AM 2901 Array

Central to the arithmetic section is the array of four AM 2901 chips which contain an eight function ALU, a 16 deep register file, a general purpose register called the Q register and ALU source and destination data routing logic including single bit left and right shifting facilities for the RAM and Q register inputs.

The 'D' input to the 2901 array comes from a 2-input multiplexer made up from four 748157 chips, the 'select' input to these chips coming from a single bit field in the microprogram word. The inputs to this 2-1 multiplexer come from the D-bus and the A-bus so that the data from either of these two buses may be selected as the 'D' input to the 2901 array.

The 'Y' outputs of the 2901 array are connected directly to the D-bus and can act as source to this bus.

The carry connections between the 2901 chips are handled by a 2902 wired to the 2901s in the conventional manner as outlined in AMD literature. The carry input at the least significant end of the array (IC39 pin 13 and IC58 pin 29) comes from a multiplexer in the AM 2904 (IC43). This multiplexer is controlled by part of the status and shift control field in the microprogram word and can select as its output either logic '0', logic '1', the auxiliary carry latch in IC8 (Cx), the micro-status carry bit in the 2904, the machine status carry bit or the inverse of the latter two alternatives. Control of this multiplexer is described in the 2904 data sheet. The carry output at the most significant end of the 2901 array is one of eight inputs to a multiplexer (IC42) the output of which goes to the auxiliary carry latch in IC8 and to the IC input of the 2904. This input will be loaded into either or both the machine and micro-status registers within the 2904 as determined by the status and shift control field of the microprogram word. Other inputs to this carry select multiplexer are logic '1', logic '0', the RAM shifter MSB output, the Q shifter MSB output, the RAM shifter LSB output and the RAM and Q shifter midpoint outputs. The latter two are provided to facilitate byte



length operation. This carry select multiplexer is controlled by a 3-bit field of the microprogram word.

The shift linkage for the 2901 array is carried out by the 2904 wired in conventional manner as described in the relevant data sheet and thus provides the variety of shift linkages described in the 2904 data sheet by application of the appropriate bit patterns to the status and shift control field in the microprogram word.

Control of the 2901 array is carried out by the application of bit patterns to four separate sets of inputs:

(a) Source control. This is a 3-bit field taken directly from a field in the microprogram word that selects the sources for the two inputs (R and S) to the ALU internal to the 2901 chip. The pairs of sources available are described in the 2901 data sheet and need not be repeated here.

(b) Function control. Again this is a 3-bit field taken directly from the microprogram word that selects one of eight functions to be performed by the ALU internal to the 2901 chips. This is also described in the 2901 data. There are in fact two fields in the microprogram word, each of 3-bits, one supplying function control to the most significant two 2901 chips, the other supplying control to the least significant pair. This division of control facilitates byte operations within the ALU.

(c) Destination control. Again this is supplied directly from a field in the microprogram word and controls the destination within the 2901 chips of the data coming from the ALU output. Details of this can also be found in 2901 data sheets.

(d) Register file output select. These are 4-bit fields which select one of the 16 registers within the 2901 register file for each output of the register file. The outputs of the register file can be selected as ALU sources within the chip by the source control. The register file select fields are not supplied directly from the microprogram word but come from the Mil-Std-1750 instruction stored in the instruction register (IC21 and IC34).

Eight 4-input multiplexers (IC36, IC 35, IC23, IC22) are used to select each 4-bit group from various fields of the 1750 instruction. IC37 and IC38 are used to add a 2-bit modifier to the output of the multiplexers before applying them to the 2901 array. The register select multiplexer inputs are (i) a zero field, (ii) a field made from bits 6 and 7 of the 1750 instruction placed in the least significant 2-bits of the field and 0 and 1 respectively in the most significant and next most significant bit of the field, (iii) the GR1 field - bits 8 through 11 and (iv) the GR2 field - bits 12 through 15.

This logic enables the 2901 internal registers to be selected in a number of different ways to suit the various 1750 instruction formats. The adders enable 0, 1, 2 or 3 to be added to the register address so that 1750 operations referring to RA, RA + 1, RA + 2 and RA + 3 can be accommodated. This facility is necessary for the implementation of double length and floating point instructions.

The register select multiplexers are controlled from a pair of 2-bit fields in the microprogram word, one for register file port A and one for port B. A and B modifiers are supplied from another pair of 2-bit fields in the microprogram word.

#### A.2.1.3 Scratch registers

In the Mk 1A CPU, the 16 registers defined by Mil-Std-1750 are implemented as the 16 registers in the file internal to the 2901 chips. In the design stage of the CPU, it became clear that extra space would be required by the microcode to hold data that would be invisible at machine level. It was therefore decided to include an array of four AM 29705 chips to provide a 16 deep file of 16-bit wide registers to fulfil this requirement. The 29705 has two ports for which any of the 16 registers may be selected by applying a control field to each of two 4-bit register select inputs. In the Mk 1A CPU, these are connected together and connected directly to a 4-bit field in the microprogram word. The same register is thus always selected to both outputs.

One of the outputs is permanently enabled onto the A-bus and the other may be enabled onto the D-bus.

#### A.2.1.4 The status register

The machine status register defined in 1750 is implemented partly by the 2904 machine status register and partly by three AM 2918s. The four most significant bits (stored in the 2904) may be loaded, under microprogram control either from the micro-status register, from the D-bus or from four direct inputs from the 2901 array. These inputs are designated carry, positive, zero and negative.

The zero bit is derived simply by adding the MSB = 0 and LSB = 0 lines from the 2901 array. The negative bit comes directly from the F3 output of the most significant 2901 of the array. The carry bit comes from the carry out line of the most significant ALU and the positive bit comes from NORing the negative and zero lines. The other 12 status bits are loadable only from the D-bus.

The 2904 is controlled by a 13-bit field which is described fully in the 2904 data sheet. Twelve of these bits are supplied directly from a field in the microcode word, the other bit, called I10, being taken from a bit in the 2901 destination control field. I10 in fact, determines the direction of shift and is thus determined by 17 of the ALU destination control field.

Writing into either the machine or the micro-status register within the 2904 only occurs when CEm and/or CEmicro respectively are held low. These lines are taken directly from bits in the microprogram word. In addition, writing into the machine status register is also controlled by the individual bit enable lines Ez, Ec, Em, Eovr which are, again, taken from bits in the microcode word. It should be noted that the bit designated as overflow in the 2904 data sheet is, in fact, used as 'positive' bit. Pin 37 of the 2904, called SE (Shift Enable), when taken low, allows the shift linkage outputs of the 2904 to become active and also allows the machine carry bit to be loaded when the appropriate shift linkages are selected. This input to the 2904 is taken from 18 of the 2901

destination control field, which is taken high during shift operations. The signal is inverted by IC50 before being applied to pin 37 of the 2904.

The other 12-bits of the 1750 machine status register are loaded from the D-bus when the bit in the microcode word called 'ENAUACK' is taken high at the same time as the appropriate bit of the auxiliary clock in the microcode word is taken high (called CKSTATUS).

It can thus be seen that the implementation of the 1750 machine status register is somewhat complicated by the use of the 2904 chip although the arrangement has proved workable.

#### A.2.1.5 Data insertion from microcode

A 16-bit field in the microcode word is designated as a data insertion field and is enabled onto the D-bus via IC11 and IC12 when the appropriate bus control bit pattern (1000) is present in the microprogram word.

#### A.2.1.6 Memory/IO interface

In the Mk 1A implementation, IO operations and memory accesses are carried out on the same bus, being differentiated by the holding of the line 'IOreq' low for IO operations. The memory/IO bus has separate sets of lines for address and data together with two command lines which specify the type of bus cycle required and two handshake lines, J and K, that establish the protocol. In the Mk 1A rig there is no provision for devices other than the CPU to request cycles on the bus, DMA from peripherals being handled by the multiport architecture of the memory.

Three-bits in the microcode word are designated to control of the memory/IO bus. These are 'CKPORT' a bit which, when high, causes a bus cycle to take place, C0 and C1 which are bits in the microcode word that drive the command lines of the bus directly.

The protocol and the way in which the CPU circuitry implements this protocol is described fully in other sections. At the appropriate point in any cycle in which the CPU is to write data to the memory or an IO device, the D-bus is enabled onto the memory data bus via IC20 and 33. The address is placed onto the memory address bus via IC24 and 25 from the A-bus. When the cycle is one in which data from the memory or IO device is being delivered to the CPU, the data from the memory data bus is clocked, at the appropriate point in the cycle, into the memory data register made up of IC7 and 32.

#### A.2.1.7 Fault flag register

IC55, 69, 67 and 53 make up a 16-bit register intended to hold bits supplied by hardware devices indicating the presence of faults as defined in 1750. In the Mk 1A rig only four of the fault bits are implemented by hardware and these lines go to the 'set' inputs of IC29. IC29 therefore acts as a negative pulse catcher, responding to any pulses on the four fault lines long enough to set the latches. The outputs from the latches go to the appropriate bit positions in the fault flag register which is clocked on each system clock pulse. The outputs of the fault flag register may be sourced onto the D-bus when the appropriate bit pattern is present in the bus control field of the

microcode word. The outputs are also ORed together and generate the machine error micro-interrupt.

The fault register defined within 1750 is actually one of the registers within the 29705 register file. Bits may therefore be set or cleared by microcode operations. Some of these operations are initiated by exception conditions arising in the execution of microcode for a particular machine instruction (such as illegal IO command). Others are initiated by the machine error micro-interrupt already mentioned and involve interrogation of the fault flag register to determine which bit is to be set.

#### A.2.2 Memory/IO bus control section

##### A.2.2.1 General description

This section comprises the sequencer that controls the protocol that takes place on the memory/IO bus when the microcode requests a bus cycle by setting the CKPORT bit in the microcode word. Because the system clock is affected by the carrying out of a memory/IO bus cycle (in future referred to as simply a memory bus cycle), the circuitry of the memory bus sequencer and the clock generation are somewhat entwined. It will therefore be sensible to describe these areas of the circuitry together.

As is described in the section on bus protocol, there are defined four types of bus cycle:

Read cycle (CO = 1, C1 = 0)  
 Write cycle (CO = 0, C1 = 1)  
 Read-modify-write cycle (CO = 1, C1 = 1)  
 Refresh cycle (CO = 0, C1 = 0).

In the Mk 1A rig, neither the read-modify-write cycle nor the refresh cycle are used. The RMW cycle should, in fact, be used for certain operations where DMA must not be allowed between reading from a memory location to the CPU and writing data back to the location.

At the present time, the read-modify-write cycle is not fully implemented.

We now proceed to discuss the operation of the memory access sequencer in detail.

Master oscillator signal, a square wave, enters CPU board 1 at P2/55 at a frequency four times the system clock frequency. The signal is divided by four by IC2 and IC27 produces a pulse which is low for a quarter of a cycle and high for the rest of the time. As long as CKPORT remains low, IC17 remains in the clear state with pin 6 high. This means that the signals at IC27 pin 11 and IC63 pin 3 are inverted versions of the signal at IC27 pin 8. This is the inverted system clock that is distributed throughout the system, along the backplane to each board that requires it. On a given board, the signal must pass through one Schottky gate delay before being used to clock any register. This rule ensures that all set-up and hold times are observed by causing all registers to be clocked at the same time (probably within a couple of nanoseconds, i.e. the spread of delays in two Schottky gates in series). By distributing an inverted system clock and allowing one gate delay before clocking a register, we make it possible to gate the system clock with any given clock enable bit of the microcode word.

If a memory access cycle is to be carried out, CKPORT will be high well before the signal at IC27 pin 8 goes low and thus, when this signal does go low, IC17 will toggle causing the level at pin 6 to go low. Thus although the signal at IC27 pin 8 will go high again after a quarter of a system clock cycle, the inverted system clock distributed around the system will remain high.

If the present input to IC17 were to remain high, IC17 would toggle back on the next negative going edge of the signal at its pin 1 and the system clock would continue as normal having produced one double length cycle. However, with CKPORT high, the positive going edge of inverted system clock at IC27 pin 11 causes a negative pulse to occur at IC65 pin 2 causing the counter, IC1 to be loaded with a value determined by the logical levels of C0 and C1. The counter, IC1 and the 4-16 line decoder, IC19A together form a 16 step sequencer.

The value loaded into the counter is the start address for the sequence required for the type of cycle specified by C0 and C1 and is produced by the logic made up of IC50 and IC28.

Once the sequencer has left step 0, IC19A pin 1 goes high so that the memory address buffers, IC24 and 25 are enabled. These remain enabled until the end of the access cycle although protocol only demands that the address remain valid until K has been taken low by the memory.

Another action that begins whenever the sequencer leaves state 0 is the time out mechanism. When IC19A pin 1 goes high, IC51 pin 12 goes low so that the signal on the cathode of the diode is taken high. During the period when the cathode was low, the 0.01 micro-farad capacitor will have charged. This now begins to discharge through the input resistance of the next inverter and after a few microseconds, the Schmitt inverters change state and the signal at IC64 pin 6 goes high. The latch made up of the two NOR gates in IC64 changes state so that IC30 pin 1 goes low and thus a clear pulse is generated at IC30 pin 3. Once the sequencer has returned to state 0, IC64 pin 3 goes high and the latch resets, ending the clear pulse. Also, the cathode of the diode is taken low so that the capacitor charges to its initial state once again.

Because this time-out circuit begins to operate whenever the sequencer is not on state 0, it also acts as a power-on reset whenever the system powers up on a state other than state 0. The circuitry implementing the time out function just described must be said to be of a temporary nature. It is clear that some redesign work can be carried out to reduce the number of integrated circuits needed to implement the function.

The start addresses for the various types of cycle are as follows:

Read	1001	9
Write	0010	2
RMW	0110	6 (not currently implemented)
RFRSH	0000	0 (not implemented).

Having been loaded with a start address, the sequencer proceeds through a series of steps appropriate to the type of memory access cycle requested, movement from one

point in the sequence to the next being initiated by either a transition of the 'K' line from the memory or by a transition of the system clock coincident with a high value of CKPORT. Which of these events is acceptable as the event initiating stepping is determined by which step the sequencer is moving from. The table gives the characteristics of each step in the sequence including the event needed to trigger stepping on and the value of 'J' and 'K' during the period in which the sequencer waits on each step.

On a step where the memory access sequencer is waiting for a response from the memory, the system clock is held, that is, the signal at IC27 pin 11 and IC63 pin 3 remains high. This is accomplished by the generation of a high at IC19 pin 8 when any of its inputs are low (*ie* when states 1, 2, 4, 6, 8 or 9 are active) which causes the 'preset' input to IC17 to be low so that this flip flop is prevented from toggling back to its normal state (*ie* with pin 6 high) on the next negative going edge at IC17 pin 1. Thus on any state of the sequencer when the CPU is waiting for memory response, the CPU remains on the same micro-instruction until the memory has responded.

The sequencer made up of IC1 and IC19A can be made to change its state in one of three ways:

- (a) By application of a negative pulse to the 'load' input (pin 11), an action that only takes place at the beginning of a memory access cycle.
- (b) By application of a positive edge to the clock input of IC1 (pin 4), an action that is normally used to step the sequencer on.
- (c) By the application of a positive pulse to the clear input of IC1 (pin 14). This is used at the end of the read sequence.

These signals are generated when appropriate by combining signals derived from the K handshake line or the system clock with the outputs of the 4-16 line decoder IC19A. These signals are therefore derived with a knowledge of sequencer state as well as external circumstances.

Let us now examine, in detail, the actions taking place during the execution of the three types of memory access cycle.

#### A.2.2.2 Detailed description of read cycle

The read cycle begins when, after the new microcode word is loaded into the pipeline register, a high appears on P3/46 the CKPORT line, a low appears on P4/23, the C1 line and a high appears on P4/31, the CO line. These logic levels are established soon after the upward edge of SYSCK that marks the end of the previous cycle. At a point three-quarters of the way through the cycle, the signal at IC27 pin 8 goes low causing IC17 to toggle into the 'clock hold' state. Very soon after, the edge from IC27 propagates through IC27 and IC50 and, since IC30 pin 5 is high, and IC52 pin 2 is low (due to the sequencer being in state 0), a negative pulse appears at IC65 pin 2 whose length is determined by the delay from IC51 pin 1 to IC30 pin 6. This negative pulse causes the counter (IC1) to be loaded as already described. After the delay through IC19A, its pin 1 goes high and its pin 10 goes low since it will have been loaded with binary value

1001. Since IC19A pin 10 is now low, IC27 pin 3 will be held low so that the preset input of IC17 is held low so that the 'hold clock' state remains as long as the sequencer is at this position.

It can be seen that whenever a memory access cycle takes place, the system clock period is doubled and then extended by the signal from IC27 pin 3 for as long as is necessary. The initial doubling of the system clock period is to allow for the delay from IC50 pin 1 to IC27 pin 3 (via through IC1 and 19A plus the other gates) which otherwise would be too long for the hold clock state to be established before the next clock edge.

To continue the description of the read cycle, the fact that IC19A pin 1 is now high as are all the other inputs to IC18, results in the J handshake line to the memory going low. The low on IC19A pin 10 causes IC28A pin 12 to go high and thus, when the memory responds by taking its K line low, so that IC30 pin 10 is also high, IC30 pin 8 goes low so that a high appears on IC28A pin 8 causing the sequencer to be counted down to the next state. The high on IC28A pin 8 lasts until the sequencer has moved to its next state (state 8) but the delay in the various gates is sufficient to give a long enough clock pulse.

On state 8, IC19A pin 9 is low so that IC19 pin 5 and 12 are low and the clock hold state continues. As IC19A pin 10 goes high, the data on the memory data bus which was declared by the memory to be stable when J was taken low, is clocked into the memory data register. Also, coincident with the transition from state 9 to state 8, J is taken high as a result of IC18 pin 5 and 12 going low. This is the signal to the memory that the data has been taken and may now be removed.

Since IC19A pin 9 is now low and therefore IC30 pin 13 is high, when the memory takes K high to indicate the completion of the cycle and thus causes IC30 pin 12 to go high, IC30 pin 11 goes low causing IC30 pin 3 to go high. A clear pulse therefore is presented to the counter IC1 and the sequencer returns to state 0. The clear pulse only lasts until the sequencer has left state 8, but the delays are sufficient to ensure that the pulse is long enough to cause the transition. Once the sequencer is back on state 0, the signal at IC27 pin 3 goes high and so the preset input to IC17 is removed. On the next negative edge of the signal at IC27 pin 8 IC17 toggles and the held clock state is relinquished.

#### A.2.2.3 Detailed description of write cycle

Initially, the only difference between the write cycle and the read cycle is that C0 is low and C1 is high rather than the other way around. The cycle therefore begins in the same manner but the counter is loaded with the binary number 0010 so that the sequencer begins on state 2.

Once in this state, IC19A pin 3 is low so that IC19 pin 2 is low and the same 'clock held' state is established. The fact that all the inputs to IC18 are now high, cause J to go low and indicate to the memory that the cycle has begun. The low on IC19A pin 3 also causes IC20 and 33 to be enabled so that the data on the D-bus appears on the memory data bus.

The stepping of the sequence to the next state takes place when K goes low indicating that the memory has accepted the data. This is because the low on IC19A pin 3 causes a high on IC28A pin 12 and thus on IC30 pin 9 so that the transition is accomplished in the same way as from step 9 to step 8 in the read cycle.

Once on step 1, the low on IC19A pin 2 results in a low on IC18 pin 2 and thus causes J to go high. The memory responds by taking its K line high to indicate the completion of its cycle. Since on step 1 IC31 pin 4 is low, IC31 pin 6 is high placing a high on IC31 pin 13, thus when K goes high taking IC31 pin 12 high, IC31 pin 11 goes low taking IC28A pin 8 high and so clocking the counter. The cycle therefore finishes and the 'clock held' state is relinquished.

#### A.2.2.4 Detailed description of read-modify-write cycle

The read-modify-write circuitry currently needs some modification and cannot therefore be described here.

Table A1

Table of sequencer states

Step number	Description	Transition event	J value	K value
0	Inactive	Positive edge of system CK when CKPORT is high	High	High
1	Awaiting end of cycle signal from memory	Positive transition of K	High	Low
2	Write cycle has begun. Data has been placed on memory bus by CPU. CPU waits for data taken signal from memory	Negative transition of K	Low	High
3	The read section of the read-modify-write cycle is complete. The memory sequencer is waiting for microcode initiation of step on	Positive transition of system clock with CKPORT high	High	High
4	CPU has signalled that it has finished with the data, CPU is waiting for end of cycle signal from memory	Positive transition of K	High	Low
5	The data from the memory is on bus, memory access sequence is waiting for microcode initiation of step on	Positive transition of system clock with CKPORT high	Low	Low
6	A read-modify-write cycle has started. CPU is waiting for memory to signal data ready by taking K low	Negative transition of K	Low	High
7	Not used			
8	CPU is awaiting end of cycle signal from memory	Positive transition of K	High	Low



Table A1 (concluded)

Step number	Description	Transition event	J value	K value
9	Read cycle has begun. CPU is waiting for memory to indicate data available on bus. When this occurs data is clocked into memory data register and sequencer steps on	Negative transition of K	Low	High
10-15	Not used			

NOTE: At the present time the read-modify-write cycle defined above does not operate correctly as constructed in the Mk 1A rig. This is because it was intended that the data from memory should remain on the memory bus until the microcode requested its removal by using CKPORT. In the Mk 1A rig, this is not required since the data from the memory is clocked into the memory data register at the appropriate time and the read cycle completed before the CPU continues with its microcode.

### A.2.3 Interrupt control section

#### A.2.3.1 General description

The interrupt structure of the Mk 1A rig can be divided into two sections, the micro-interrupt system and the machine interrupt system. The micro-interrupt system is invisible to the machine language programmer and is incorporated to enable such occurrences such as engineering control panel service requests and hardware error situations to be dealt with. In fact, the machine interrupt is implemented as a special kind of micro-interrupt.

The machine interrupt is that interrupt system defined in Mil-Std-1750 and has 16 levels, some of which are defined for machine functions such as error conditions and overflow occurrences.

#### A.2.3.2 The micro-interrupt system

The micro-interrupt system is constructed around IC44, an AM 2914 vectored priority interrupt encoder. Full details of this device are given in the appropriate AMD data. The control field for the chip is taken directly from the microcode word but does not become effective unless the instruction enable line on the 2914 is taken low. This occurs if the CKMICINT bit in the microcode word is a 1 (this signal occurs at P3/44).

The 3-bit vector output of IC44 is connected to the least significant 3-bits of a 'vector bus' which supplies the address input to the mapping PROM on the AMD computer control unit card. The most significant bit of this 5-bit bus is connected so that it carries the inverse of CKMICINT so that this bit is always zero when IC44 is enabled onto the bus in a RDVC operation. The next most significant bit, bit 3 comes from IC13 pin 4 and is always zero when CKMICINT is high. This means that whenever the vector from IC44 is read, the vector bus carries the pattern 00XXX, where XXX is the vector supplied by the 2914.

The interrupt inputs to IC44 come from:

- (a) IC47 which handles the eight top priority machine interrupts.
- (b) IC48 which handles the eight lower priority machine interrupts.
- (c) IC61 pin 8 which is a signal which indicates that a fault flag has been set.
- (d) IC60 pin 8 which is a negative pulse produced when a button is pressed on the engineering control panel of the machine.

The buttons on the engineering control panel are debounced by IC14, 15 and 16 which are each quad latches. The switches on the buttons are two-way and are wired so that when a button is pressed the reset input of the latch is connected to ground and when the button is released, the set input is connected to ground. A long negative pulse is therefore produced from the output of each latch when its button is pressed. IC76 and 77 are used to produce a 4-bit encoded vector indicating which button was pressed. The outputs are tristate and either IC76 or 77 is enabled when IC44 vector output is not enabled. IC76 and 77 are wired so that only one can have its vector output enabled at any one time, IC76 taking precedence if two buttons are inadvertently pressed together. Bit 3 of the vector bus indicates which of IC76 and 77 the vector is, in fact, coming from. The vector on the bus is thus 11YYY, where YYY is a vector produced by IC76 or 10ZZZ where ZZZ is a vector produced by IC77.

When handling service requests from the engineering control panel, two vector jumps are used: the first is to jump to the sequence that handles the micro-interrupt from the control panel, the second is to jump to the appropriate sequence for the button that has been pressed.

When any button on the control panel is depressed, a high is produced at either IC76 pin 19 or IC77 pin 19. A low is therefore produced at IC13 pin 10 for as long as the button remains depressed. This signal is ORed with a delayed and inverted version in IC13 so that a short positive pulse is produced at IC13 pin 13. This is inverted and applied to IC44 as a level 5 micro-interrupt. When IC44 subsequently executes a read vector (RDVC) command, the vector placed on the vector bus will be 001Q1.

The 'interrupt request' output of IC44 is treated as a test condition for the microprogram sequencer and is examined by the microcode during each machine instruction fetch cycle, a conditional vector jump being executed to the appropriate micro-interrupt service sequence if the 'interrupt request' line is found to be active, *ie* low.

#### A.2.3.3 Machine interrupt system

The machine interrupt system defined in Mil-Std-1750 has 16 levels of interrupt each of which may be masked or disabled by specialised machine instructions. The response to an interrupt that is not masked or disabled consists of storing the machine status at an area in memory defined by a pointer in the interrupt pointer table and then loading the new machine status from another area of memory defined by a second pointer. The machine status, for this purpose, is defined to be the interrupt mask, the machine status word and the program counter.

The machine interrupt system is implemented by the two AM 2914 ICs, IC47 and 48, the interrupt process itself and the various support instructions being implemented by microcode. IC48 handles the eight highest priority machine interrupts and IC47 the eight lowest. The interrupt request outputs from each of these chips go to separate micro-interrupt inputs on IC44 and hence are handled by separate pieces of microcode. IC48, of course produces a higher priority micro-interrupt than IC47 so that its machine interrupts are serviced first.

The instruction fields for IC47 and 48 come directly from the microcode word and share a field within the word. The instruction does not affect either chip unless its instruction enable line is low, this occurs when the microcode word bit called ENAUXCK is high and the bit in the auxiliary clock field allocated to that IC is high.

The interrupt inputs to both IC47 and IC48 come directly from P5 and have pull up resistors.

The M-bus input/outputs on IC47 and 48 are connected directly to the D-bus such that IC47 occupies the least significant 8-bit positions and IC48 the most significant. The vector output of both these chips is connected to the three least significant bit positions of the D-bus as are the status input/output connections. It is thus important to remember that if either of these ICs is clocked (by enabling via the auxiliary clock field) and the instruction is such as to cause either of these input/output connections to output data, there is an implicit sourcing of either, or both, of these chips onto the D-bus. This action is independent of the bit pattern present in the D-bus control field of the microcode word and it is thus possible to drive the D-bus with two outputs at the same time. To avoid this, and also to be sure that the D-bus transceiver on CPU board 1 does not drive the section of the bus on that board, it is important that the bit pattern 0000 is applied to the bus control field of the microcode word whenever the outputs from IC47 and 48 are active.

### A.3 CPU board 2

#### A.3.1 Control panel latches and drivers

##### A.3.1.1 Data display latches

The data display latches drive data to the LEDs on the engineering control panel via buffers within the control box. The latches on CPU board 2 are IC5 and IC6 which are AM 2920 chips. The inputs to these come directly from the D-bus section on this board. The latches are clocked simultaneously when the microcode bit ENAUXCK is high together with CKDISP.

##### A.3.1.2 State display latch

This is IC7 which is a 74S175 and is loaded directly from the D-bus four most significant bits when ENAUXCK and CKSTDISP are both high. The loading actually occurs, of course, on the positive going edge of system clock.

##### A.3.1.3 Data drivers

These are IC4 and 3 which are octal tristate drivers and enable the output from the data switch field in the control box onto the D-bus when the appropriate bit pattern

is present in the bus control field of the microcode word. IC9 decodes the 4-bit pattern and provides active low outputs which enable devices to be sourced onto the D-bus on this board. The outputs relevant to devices on this board are also ANDed and used to define the direction input to the D-bus transceivers (IC1 and 2), at pin 1, so that they send data outwards from the board when a device on the board is enabled.

#### A.3.1.4 Register select driver

This is IC8 which simply enables the output from the register select switch field in the control box onto the most significant 4-bits of the D-bus when the appropriate bit pattern is present in the D-bus control field of the microcode word.

#### A.3.2 Microcode sequencer

The microcode sequencer is built around two AM 2911 and one AM 2909 chips providing a micro-address 12 bits wide. The 2909/11 chips provide the micro-address from the output of a four input multiplexer which can select its output from four micro-address sources. The first is a microprogram counter register which can be loaded on each micro-cycle with the output of the multiplexer incremented by one. A straight sequencing through the code can therefore be accomplished by selecting the output of the program counter at the address multiplexer.

The second input to the multiplexer is the output of a LIFO stack which can be loaded from the microprogram counter output. Selection of the stack output at the address multiplexer causes a return from subroutine.

The third input is the output of an auxiliary register and the fourth is a direct input to the 2909/11 chip. The control lines to the 2909/11 chips come from an AM 29811 which has a 4-bit control field. The bit pattern on this field selects a particular next micro-address generation mechanism and comes directly from the 4-bit next address control field in the microprogram word.

The direct address input to the 2909/11 chips is a tristate bus that has several potential sources, the source of the direct address is controlled by outputs from the AM 29811 which are dependent on the next address control field.

The first source of a direct address is the least significant 12-bits, or branch address field of the microcode word. This may be sourced onto the direct address bus via the drivers IC18 and 1/2 IC20. The second possibility is the output of the mapping PROM (IC19, 36, 38) which generates a microcode address directly from the eight most significant bits of the machine instruction word in the instruction register IC35. IC35 is loaded from the D-bus when P4/41 is taken low, this is connected directly to a bit in the micro-instruction. The third, and last source of the direct address is the 5-bit micro-interrupt vector which may be enabled onto the direct address bus via IC37 and 1/2 IC20.

The control lines coming from IC14 (AM 29811), as well as being dependent on the next address control field, are also dependent on a test condition which is selected by the 16 input multiplexer IC34. The polarity of the test condition may be reversed by the 74S86 so that either the true or false state of the condition may be selected as the requirement for the conditional operation to proceed. The polarity is controlled by a single-bit field in the micro-instruction.

The condition selected by IC34 is determined by a 4-bit field P4/32 through P4/35 and can be one of the following list although others could be added:

- (a) The carry bit stored in the auxilliary status register.
- (b) The MS byte = 0 bit in the same register.
- (c) The LS byte = 0 bit in the same register.
- (d) The overflow bit in the same register.
- (e) Condition multiplexer output of the 2914.
- (f) The interrupt request output of IC44 the micro-interrupt controller.
- (g) The output of IC21 which flags the zero state of a counter.

The counter mentioned above consists of IC22, 23, 24 forming a 12-bit counter that can be loaded from the branch address field of the microcode word. The counter is loaded and decremented under control of lines from IC14 (29811) so that the 29811 instructions which reference a counter are implemented.

When IC14 pins 6 and 7 are low and high respectively, IC13 pin 5 will go low which will cause pin 11 on IC22, 23, 24 to be taken low during the last quarter of system clock cycle. This causes the counter to be loaded from the microcode and also, since the PRESET input of IC21 is taken low, will impose a high on the Q output from this device (the counter zero test line).

Each time pins 6 and 7 on IC14 are held high and low respectively during a micro-cycle, pin 6 of IC13 will be held low. This causes the system clock waveform to appear at pin 4 of IC22 (the count down clock input) so that the counter is decremented on the rising edge of system clock. When the count in IC22 reaches zero, the borrow output (pin 13) is taken low so that when, on the next decrement, the count goes to 1111 and borrow goes high, IC23 will be counted down. Thus the three counters are cascaded. When all the counters are at zero and a further counter enable action takes place, a low appears at IC24 pin 13 so that IC21 is loaded with zero. This then appears as a test condition at the test condition multiplexer. Thus a low on this test condition indicates that in the last micro-instruction the counter was decremented below its zero state. It should be noted that if the repeat file counter equals zero instruction is used with the 29811, the instruction pointed to by the branch address will be repeated twice more than the value previously loaded into the counter.

### A.3.3 Microcode PROM

On the CPU board 2, 2K words of PROM are provided, 64-bits wide. This is made up of an array of 32 AM 29775 512 × 8 PROMS with output registers. These PROMS are arranged in groups of eight, each group implementing 512 words of the microcode memory. The appropriate group is enabled by a low level on a line from a 74S139 2-4 line decoder, its inputs being taken from bits 9 and 10 of the micro-address. Bit 11 of the micro-address is applied to the 'G' input of the 74S139 so that none of the four groups of PROMS are enabled if the micro-address is above the 2K word range.

Since the PROMS have registers on their outputs to pipeline the micro-instruction from the PROM, it is necessary that the output enable signals to the PROMS should also be pipelined. This is accomplished by using the D-type flip flop within the 29775, that pipelines the E2 input.

Appendix BHARDWARE/MICROCODE INTERFACE DEFINITIONB.1 Introduction

This Appendix described what is effectively the interface between the microcode (or firmware) and the hardware, the interface through which control of all the hardware takes place. In subsection 2 all the fields in the microcode word will be described in detail and the exact operations defined by the various bit patterns will be defined.

As well as defining the bit position within the microcode word for each field, the next section also describes the function of each field and a feature called the qualifying condition. This is the condition that must be satisfied by certain other bits within the microcode word before the field will perform the function described. It is necessary that fields should be controlled by such qualifying conditions in order that bit positions within the microcode word can be used for several fields, only one usually being qualified during any particular micro-cycle.

In section 2, in order to avoid confusion, bit positions within fields and within the microcode word are numbered 0, 1, 2, etc from the least significant end, fields being placed within the microcode word with their least significant end pointing towards the least significant end of the microcode word. Bit position numbers within the microcode word as opposed to within a field are distinguished by prefixing with the letter M.

B.2 Detail definition of field within microcode wordB.2.1 Branch address field

Bit position: M0 through M11.

Function: this field is used to supply a 12-bit branch address (sometimes called the 'pipeline' address) which is used as the next microcode address when either a CJS, CJP, JSRP, JRP, RPCT, CJPP or JP instruction is obeyed by the 2909, 2911 array. It is also used as the data to be loaded into the counter within the AMD computer control unit board in either a PUSH or LDCT instruction is obeyed by the 2909, 2911 array.

Qualifying condition: CJS, CJP, JSRP, JRP, RPCT, CJPP, JP, PUSH or LDCT instruction applied to 'next address control' field.

B.2.2 Status and shift control field

Bit position: M0 through M11.

Function: this field controls the AM 2904 status and shift unit by supplying directly the inputs 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, I11, I12 from the bits within the field.

10 = bit 0  
11 = bit 1  
12 = bit 2  
13 = bit 3  
14 = bit 4

15 = bit 5  
 16 = bit 6  
 17 = bit 7  
 18 = bit 8  
 19 = bit 9  
 I11 = bit 10  
 I12 = bit 11.

Qualifying condition: this field is effective is any of the following conditions are true:

- (a) Bit M53 is low meaning that the micro-status register within the 2904 will be loaded.
- (b) Bit M52 is low and any of bits M20 through M23 are low meaning that some or all of the section of the machine status register within the 2904 will be loaded.
- (c) A shift instruction is being executed by the 2901 array.
- (d) An arithmetic operation is being executed by the 2901 array so that the carry in selected by the multiplexer in the 2904 is applicable.
- (e) The output of the test condition multiplexer in the 2904 has been selected as the test condition for a conditional jump by applying the appropriate bit pattern to the condition test select field.
- (f) The tristate output of the 2904 has been enabled onto the D-bus by applying the appropriate pattern to the bus control field.

#### B.2.3 Data insertion field

Bit position: M0 through M15.

Function: this field is sourced directly onto the D-bus so that constants can be supplied from microcode. Bit M0 becomes the least significant bit of the data and bit M15 the most significant bit.

Qualifying condition: the bit pattern in the bus control field is that required to source the data insertion field onto the D-bus.

#### B.2.4 Auxilliary clock control field

Bit position: M0 through M11.

Function: ones or zeros in each position of this field enable or disable the clocking of various registers or subsystems within the CPU as defined below.

- Bit 0 - If set to one causes control panel data display to be clocked on the current micro-cycle.
- Bit 1 - If set to one causes the control panel state display and any other state latches to be clocked on the current micro-cycle.
- Bit 2 - If set to one causes bits 4 through 15 of the machine status register to be loaded from the D-bus.



Bit 3 - If set to one causes the instruction applied to the 2914 dealing with the least significant eight machine interrupts to be obeyed.

Bit 4 - If set to one causes the instruction applied to the 2914 dealing with the most significant eight machine interrupts to be obeyed.

Bit 5 - If set to one causes the fault flag register to be cleared on the current micro-cycle.

Bit 6 - If set to one causes Timer A to be loaded from the D-bus.

Bit 7 - If set to one causes Timer B to be loaded from the D-bus.

Bit 8 - If set to one causes any memory cycle occurring on this micro-cycle to be regarded as an IO cycle.

Qualifying condition: bit M61 (ENAUACK) is set to one.

#### B.2.5 Carry select field

Bit position: M12 through M14.

Function: this 3-bit field selects the signal that will be loaded into the machine status word carry bit, the micro-status word carry bit and the auxiliary carry latch (IC8).

The bit patterns select signals as follows:

- 000 - logical one
- 001 - logical zero
- 010 - LSB output of a Q register during shift operation
- 011 - MSB output of RAM during shift operations
- 100 - LSB output of RAM during shift operations
- 101 - carry output from 2901 array
- 110 - selects midpoint on RAM in 2901 array
- 111 - selects midpoint of Q register in 2901 array.

Qualifying condition: this field always affects the loading of the auxiliary carry latch since this is loaded on all micro-cycles irrespective of other control fields. The carry bits of the machine and micro-status registers are only affected if they are enabled for loading. The condition for the machine status is if bit M52 is zero and any of bits M21 through M23 are zero. The condition for loading of the micro-status register is that bit M53 is zero.

#### B.2.6 Memory/IO bus control

Bit position: M15 and M51.

Function: this 2-bit field controls which type of Memory/IO cycle is initiated during a micro-cycle when CKPORT is high. These 2-bits are separated within the microcode word only for historic reasons. The type of cycle initiated is as follows:

<u>M51</u>	<u>M15</u>	<u>Type of cycle</u>
0	1	read
1	0	write
1	1	read-modify-write
0	0	designated as refresh but not implemented.

Qualifying condition: a one must be present in bit M62 if this field is to have an effect.

#### B.2.7 Next address control

Bit position: M16 through M19.

Function: this field controls the generation of the next microcode address. Because the system is pipelined, the next address is being generated and the next micro-instruction is being fetched during the execution of the current micro-instruction. Any test condition specified refers therefore to the value that was loaded into the various status registers at the end of the previous micro-instruction. The next address control options are exactly as specified in the data on the computer control unit card included in the system 29 manual.

Qualifying condition: this field is always active, there is no qualifying condition.

#### B.2.8 Condition test select

Bit position: M20 through M23.

Function: this field controls the test input selected for deciding the result of conditional operations selected by the next address control field. The test conditions that may be selected are as follows:

- 0000 - selects logical zero as test condition
- 0001 - selects the bit in IC8 that is set to one when the previous ALU operation resulted in the most significant byte being zero
- 0010 - as 0001 but applies to least significant byte
- 0011 - selects the bit in IC8 that is set to one when the previous ALU operation resulted in ALU overflow
- 0100 - selects the output of the 2904 multiplexer
- 0101 - selects the micro-interrupt request line, i.e. the interrupt request output from IC44
- 0110 - selects the bit in IC8 that acts as the auxiliary carry latch. This bit is always loaded with the output of the carry select multiplexer
- 1111 - selects the signal that indicates that the counter in the AMD computer control unit has reached zero. This line goes low at the end of the micro-cycle AFTER the one in which the counter actually reached zero.

Qualifying condition: the field contents are only applicable if a conditional operation has been selected by the contents of the next address control field.

#### B.2.9 Condition polarity select

Bit position: M24.

Function: this 1-bit field selects whether the 'true' state of the above condition or the 'false' state is the one that will result in the conditional operation being carried out.

Bit value 0 - FALSE state tested

Bit value 1 - TRUE state tested.

Qualifying condition: this field will be effective only if a conditional operation has been selected by the contents of the next address control field.

#### B.2.10 Clock instruction register field

Bit position: M25.

Function: this single-bit field causes the instruction register, that is IC21 and 34 on CPU board 1 and the instruction register on the AMD computer control unit board to be loaded at the end of the current micro-cycle if its value is ZERO.

Qualifying condition: none, this field is always active.

#### B.2.11 ALU source control

Bit position: M26 through M28.

Function: this controls the selection of the sources to the ALU R and S inputs within the 2901 chips. The effect of the various bit patterns is described fully in AM 2901 data.

Qualifying condition: none, always active.

#### B.2.12 ALU most significant byte function

Bit position: M29 through M31.

Function: controls the function carried out by the ALU in the most significant 2901 pair in the array. The detail of this is specified in AMD data on 2901.

Qualifying condition: none, always applicable.

#### B.2.13 ALU least significant byte function

Bit position: M32 through M34.

Function: as section 2.11 but applies to the least significant pair of AM 2901 chips in the array.

#### B.2.14 ALU destination control

Bit position: M35 through M37.

Function: controls the destination of the data from the ALU in the 2901 chips. This is fully specified in AM 2901 data.

Qualifying condition: none, always active.

#### B.2.15 External register select

Bit position: M38 through M41.

Function: this 4-bit field, selects which external register (*ie* register in the file external to the 2901 array) is to be either read or written to or both. The binary number placed within the field is the number of the register that is to be selected.

#### B.2.16 Internal register a select control field

Bit position: M42 and M43.

Function: this field selects the source of the information that will be applied to the 2901 array A input and selects which of the 16 internal registers will appear at port A of the internal register file.

Sources for this 'A register' address are as follows:

<u>Bit pattern in field</u>	<u>Source for A register address</u>
00	Bits 8 through 11 of the instruction stored in the instruction register ( <i>ie</i> the GR1 field of the 1750 instruction).
01	Bits 12 through 15 of the instruction stored in the instruction register ( <i>ie</i> the GR2 field of the 1750 instruction).
10	Bit 3 of the address (MSB) is set to zero, Bit 2 is set to one and bits 1 and 0 come from bits 5 and 6 of the 1750 instruction. This means that the base register is correctly selected as register 4, 5, 6 or 7 using the base register select field of the 1750 instruction.

Qualifying condition: this field is always active, and is applicable if the register file within the 2901 chips is being used.

#### B.2.17 Internal register B select control

Bit position: M44 and M45.

Function: identical to 2.15 except that it applies to the 'B' port of the 2901 internal register file.

#### B.2.18 Internal register A select modifier

Bit position: M46 and M47.

Function: the contents of this field are added to the register A address derived in the manner described in section 2.15 before the address is applied to the 'A' inputs of the 2901 array.

Qualifying condition: none, always active.

**B.2.19 Internal register B select modifier**

Bit position: M48 and M49.

Function: as section 2.17 but applies to the 'B' port of the internal register file within the 2901 array.

**B.2.20 2901 'D' input source select**

Bit position: M50.

Function: this single-bit field selects the source of the data applied to the 'D' input of the 2901 array. A zero in this field selects the A-bus as the source of this data (i.e. the output of the external register file). A one in this field selects the D-bus as the source of this data.

Qualifying condition: none, always active.

**B.2.21 Status register enable field**

Bit position: M52 and M53.

Function: bit M52, if low enables the part of the machine status register in the 2904, subject to which individual bits are enabled by M20 through M23, and as specified by the status and shift control field. Bit M53, if low, enables the micro-status register within the 2904 for loading as specified by the status and shift control field.

Qualifying conditions: none, except as mentioned above.

**B.2.22 Main clock control field**

Bit position: M58 through M62.

Function: the bits in this field, when set to one, enable the clocking of various parts of the system as specified below:

Bit 0 (M58) causes the 2901 array to be clocked

Bit 1 (M59) causes the external register file to be clocked

Bit 2 (M60) causes the micro-interrupt controller to be clocked

Bit 3 (M61) causes the auxiliary clock field to be enabled

Bit 4 (M62) causes a memory/IO cycle to occur as specified by C0 and C1.

**B.2.23 AM 29803 control field**

Bit position: M63.

Function: this single-bit field, when set to one, causes the 2901 'A' register address, derived in the way specified by the field described in section 2.15, to be ORed with the least significant 4-bits of the next microcode address. This allows a jump to be performed modified according to the contents of some part of the instruction register.

**B.2.24 D-bus control field**

Bit position: M54 through M57.

Function: this field controls the sourcing of data onto the D-bus as follows:

<u>Bit pattern</u>	<u>D-bus source</u>
0000	None - transceivers are also disabled.
0001	2901 array sourced onto D-bus.
0010	Sources memory data register onto D-bus.
0011	Sources external register file onto D-bus.
0100	Sources fault flag register onto D-bus.
0101	Sources machine status register.
0110	Sources manual data switch field.
0111	Sources register select switch field.
1000	Sources microprogram data insertion field.
1001	Sources timer A onto D-bus.
1010	Sources timer B onto D-bus.

Qualifying conditions: none, always active.

#### B.2.25 Micro-interrupt control field

Bit position: M42 through M45.

Function: this field controls the micro-interrupt unit - IC44. The bits of the field are connected directly to the instruction inputs of the 2904. Bit 0 of the field is connected to I0 and Bit 3 to I3.

Qualifying condition: bit M60 must be high before the instruction will have any effect on the 2914.

#### B.2.26 Machine interrupt control field

Bit position: M46 through M49.

Function: this field controls the operation carried out by either or both of the machine interrupt controllers (IC47 and 48). Bit 0 of the field is connected to I0 of the 2914 instruction and bit 3 to I3.

Qualifying condition: the field affects either or both of IC47 and 48 only if either of bits M3 are high and the ENAUXCK bit M61.

#### B.2.27 Machine status bit enable

Bit position: M20 through M23.

Function: this field controls the enabling of individual bit loading of the section of the machine status register in IC41. Bits are allocated as follows:

Bit 0 - not enable Z

Bit 1 - not enable C

Bit 2 - not enable N

Bit 3 - not enable P (this bit is allocated to OVR in 2904 data).

The status bit loading is enabled when the appropriate bit is LOW.

Qualifying conditions: bits in the status register are only enabled by this field if the machine status enable - bit M52 is also LOW.

Appendix C

AMD 'AMDASM' DEFINITION FILE

TM FS 403

BIT FUNCTION	CONDITION FOR ACTION
M26 ALU SOURCE CONTROL	ALWAYS APPLICABLE
M27	
M28	
M29 ALU MS BYTE FUNCTION	ALWAYS APPLICABLE
M30	
M31	
M32 ALU LS BYTE FUNCTION	ALWAYS APPLICABLE
M33	
M34	
M35 ALU DESTINATION CONTROL	ALWAYS APPLICABLE
M36	
M37	
M38 EXTERNAL REGISTER SELECT	APPLICABLE IF EX-REG IS SOURCED
M39	ONTO D BUS OR 2961 D INPUT
M40	ON IF RAG IS CLOCKED
M41	
M42 (1) INTERNAL REGISTER A SELECT CONTROL	APPLICABLE IF REG A IS USED
M43 (2) MICPU INTERRUPT CONTROL PITS 1 AND 2	APPLICABLE IF CK MIC. INT. IS HIGH
M44 (1) INTERNAL REGISTER F SELECT CONTROL	APPLICABLE IF REG F IS USED
M45 (2) MICRO INT. CONTROL BITS 3 AND 4	APPLICABLE IF CK MIC. INT. IS HIGH
M46 (1) INTERNAL REGISTER A SELECT MOD.	APPLICABLE IF REG A IS USED
M47 (2) MAC-INT-CONTROL PITS 1 AND 2	APPLICABLE IF CK MACH. INT. IS HIGH
M48 (1) INTERNAL REGISTER B SELECT MOD.	APPLICABLE IF REG.B IS USED
M49 (2) MACH-INT-CONTROL BITS 3 AND 4	APPLICABLE IF CK MACH. INT. IS HIGH
M50 -091 D INPUT SOURCE SELECT	APPLICABLE IF D INPUT IS SELECTED AS R OR S SOURCE FOR ALU
M51 PORT CONTROL BIT ?	APPLICABLE IF CK PORT IS HIGH
M52 MACH.STAT. NOT ENABLE	ALWAYS APPLICABLE
M53 MICRO STATUS NOT ENABLE	ALWAYS APPLICABLE
M54 D BUS SOURCE CONTROL FIELD	ALWAYS APPLICABLE
M55	
M56	
M57	
M58 CE ALU	ALWAYS APPLICABLE
M59 CE REG	ALWAYS APPLICABLE

BIT FUNCTION	CONDITION FOR ACTION
M60	
M61 (1) STATUS AND SHIFT INSTRUCTION	CK MAC STAT OR CK MICRO STAT. ACTIVE (LUN) OR SHIFT FUNCTION SELECTED BY ALU.
M62 (2) 12 BIT BRANCH ADDRESS	BRANCH ADDRESS REQUIRED BY AM 29611
M63 (3) BITS 0 TO 11 OF 16 BIT DATA FIELD	DATA FIELD SOURCED ONTO D BUS
M64 (4) AUX CLOCK CONTROL FIELD	AUX CLK ENABLE ACTIVE.
M65 M0 - CE DISPLAY	
M66 M1 - CE STATUS	
M67 M2 - CE STATUS	
M68 M3 - CE MACH. INT.	
M69	
M70	
M71	
M72	
M73	
M74	
M75	
M76	
M77	
M78	
M79	
M80 (1) CONDITION TEST SELECT	TEST COND. REQUIRED BY AM29611
M81 (2) NOT ENABLE Z - M28	MACHINE STATUS ENABLED
M82	
M83	
M84	
M85	
M86	
M87	
M88	
M89	
M90	
M91	
M92	
M93	
M94	
M95	
M96	
M97	
M98	
M99	

FILE MIL-STD-1750 PHASE 1 FORMAT DEFINITION  
 FILE MIL-STD-1750 PHASE 1 RIG FORMAT DEFINITION  
 WORD 04

MICROPROGRAM FIELD FORMAT

BIT FUNCTION

M0 ALTERNATIVES:  
 M1 (1) STATUS AND SHIFT INSTRUCTION  
 M2 (2) 12 BIT BRANCH ADDRESS  
 M3 (3) BITS 0 TO 11 OF 16 BIT DATA FIELD  
 M4 (4) AUX CLOCK CONTROL FIELD  
 M5 M0 - CE DISPLAY  
 M6 M1 - CE STATUS  
 M7 M2 - CE STATUS  
 M8 M3 - CE MACH. INT.

M12 (1) CARRY SELECT FIELD  
 M13  
 M14 (2) BITS 12 THROUGH 14 OF DATA FIELD  
 M15 (1) 1/0 PORT CONTROL BIT 1  
 (2) BIT 15 OF DATA FIELD  
 M16 NEXT ADDRESS CONTROL  
 M17  
 M18  
 M19

M20 (1) CONDITION TEST SELECT  
 (2) NOT ENABLE Z - M28  
 M21 NOT ENABLE C - M21  
 M22 NOT ENABLE N - M22  
 M23 NOT ENABLE P - M23  
 M24 CONDITION POLARITY TEST  
 M25 CE INSTRUCTION REG  
 M26





```

SSSTATUS: EQU $M01C
SHANDY: EQU $M01D
SDSTAT: EQU $M100
STIME: EQU $M101
STIMEP: EQU $M102

:SOURCES MACHINE STATUS REGISTER
:SOURCES MANUAL DATA INPUT
:SOURCES MANUAL REGISTER SELECT FIELD
:SOURCES MICROPROGRAM DATA FIELD
:SOURCES CPU STATE DISPLAY
:SOURCES TIMER A
:SOURCES TIMER B

TEST CONDITION SELECT PATTERNS
-----
THESE CONTROL THE SOURCE OF THE TEST INPUT TO THE 20011 NEXT ADDRESS
CONTROL UNIT.

ZZERO: EQU $M000 :INPUTS LOGICAL ZERO ON TEST INPUT
ZMSR: EQU $M001 :TESTS FOR ZERO MS BYTE
ZLSB: EQU $M010 :TESTS FOR ZERO LS BYTE
ZHSB: EQU $M011 :TESTS FOR OVERFLOW SET
MUL: EQU $M010 :TESTS FOR OUTPUT OF 402004 MULTIPLIER
INTPT: EQU $M010 :TESTS MICROINTERRUPT REQUEST LINE
CARR: EQU $M010 :TESTS OUTPUT OF EXTERNAL CARRY LATCH
COUNT: EQU $M111 :TESTS COUNTER ZERO

TEST POLARITY SELECT PATTERNS
-----
TRUE: EQU $M1
FALSE: EQU $M0

ID INPUT TO 2001 SELECT CONTROL PATTERNS
-----
ABUS: EQU $M0 :SELECTS THE ADDRESS BUS (OUTPUT OF EXTERNAL REGISTER FILE)
DBUS: EQU $M1 :SELECTS THE INTERNAL TRISTATE DATA BUS

:FORMAT DEFINITIONS
-----
ADDRESS
*****

THIS FORMAT IS USED TO PLACE A BRANCH ADDRESS IN BITS 0 THRU 11
OF THE MICROINSTRUCTION FOR USE IN DETERMINING THE NEXT ADDRESS IN
A JP, CJP, CJS, JSRP, JRP, RPT, CJPP OR LDCT INSTRUCTION.
VARIABLE FIELD SUBSTITUTIONS:
(1) A BINARY NUMBER NOT GREATER THAN 12 DIGITS OR A LABEL.
(THE NUMBER WILL BE RIGHT JUSTIFIED AND TRUNCATED)

```

```

LDSTA: EQU $M09 :LOAD STATUS REGISTER
BCLM: EQU $M0A :BIT CLEAR MASK REGISTER
RSTM: EQU $M0B :BIT SET MASK REGISTER
CLR: EQU $M0C :CLEAR MASK REGISTER
DISM: EQU $M0D :DISABLE INTERRUPT REQUEST
LPM: EQU $M0E :LOAD MASK REGISTER
EMIN: EQU $M0F :ENABLE INTERRUPT REQUEST

INTERNAL REGISTER SELECT CONTROL PATTERNS
-----
GR1: EQU $M00 :SELECTS BITS 0 THROUGH 11 OF INSTRUCTION WORD AS
REGISTER SELECT
GR2: EQU $M01 :SELECTS BITS 12 THROUGH 15
BASE: EQU $M10 :SELECTS BASE REGISTER USING BITS 5 AND 6
RZERO: EQU $M11 :SELECTS REGISTER ZERO

CARRY SELECT CONTROL PATTERNS
-----
CONE: EQU $M000 :SELECTS LOGICAL ONE AS CARRY TO BE STORED
CZERO: EQU $M001 :SELECTS LOGICAL ZERO AS CARRY TO BE STORED
COLSB: EQU $M010 :SELECTS LSB OUTPUT OF Q REGISTER AS CARRY
CMCSB: EQU $M011 :SELECTS MSB OUTPUT OF RAM AS CARRY
CLSB: EQU $M100 :SELECTS LSB OUTPUT OF RAM AS CARRY
CCAR: EQU $M101 :SELECTS CARRY OUTPUT FROM ALU
CMID: EQU $M110 :SELECTS RAM MIDPOINT
CMID: EQU $M111 :SELECTS Q MIDPOINT

NB. THERE ARE THREE CARRY LATCHES IN THE MK ONE IMPLEMENTATION.
ONE IS INTERNAL TO THE 2004 AND IS Clocked ON EVERY MICROCYCLE.
THE OTHERS ARE THE CARRY BITS IN THE MICRO AND MACHINE STATUS REGISTERS
WHICH ARE WITHIN THE 2004 CHIP AND ARE ONLY Clocked WHEN THE APPROPRIATE
ENABLE LINE IS HELD LOW AND THE CORRECT INSTRUCTION IS PLACED ON THE
STATUS AND SELECT CONTROL FIELD OF THE MICROINSTRUCTION WORD.

BUS CONTROL PATTERNS
-----
THESE CONTROL WHICH DEVICE HAS ITS OUTPUT SOURCED ONTO THE INTERNAL
TRISTATE DATA BUS DURING THE CURRENT MICROCYCLE.
ONLY ONE DEVICE CAN BE SOURCED AT A TIME.

SOUR: EQU $M000 :DISABLES ALL CPU OUTPUTS TO D BUS
SOUR: EQU $M001 :SOURCES ALU ONTO D BUS
SOUR: EQU $M010 :SOURCES MEMORY DATA REGISTER ONTO D BUS
SOUR: EQU $M011 :SOURCES REGISTER FILE ONTO D BUS
SOUR: EQU $M100 :SOURCES FAULT REGISTER

```

TM ES 403

CARRYSEL: DEF 491,37,121  
 DATINSET: DEF 481,167X,1D9  
 RFRSH: \*\*\*\*\*  
 THIS FORMAT PRODUCES THE APPROPRIATE PATTERN IN BITS 15 AND 51 OF THE MICROPROGRAM WORD SO THAT A REFRESH CYCLE IS GENERATED THROUGH THE I/O PORT IF BIT 62 (CREFRT) IS HELD HIGH.  
 THERE ARE NO VARIABLE FIELDS.  
 OVERLAY RESTRICTIONS:  
 MAY NOT BE OVERLAID WITH DATINSET, READ, WRITE, RWRT.  
 RFRSH: DEF 121,800,351,800,15X  
 READ: \*\*\*\*\*  
 THIS FORMAT IS THE SAME AS RFRSH EXCEPT THAT A READ CYCLE IS INITIATED.  
 OVERLAY RESTRICTIONS:  
 MAY NOT BE OVERLAID WITH DATINSET, RFRASH, WRITE, RWRT.  
 READ: DEF 121,801,35X,800,15X  
 WRITE: \*\*\*\*\*  
 THIS FORMAT IS THE SAME AS RFRSH EXCEPT THAT A WRITE CYCLE IS PRODUCED.  
 OVERLAY RESTRICTIONS:  
 MAY NOT BE OVERLAID WITH RFRASH, READ, RWRT.  
 WRITE: DEF 121,800,35X,801,15X  
 RWRT: \*\*\*\*\*  
 THIS FORMAT IS THE SAME AS RFRSH EXCEPT THAT A READ/MODIFY/WRITE CYCLE IS PRODUCED.  
 OVERLAY RESTRICTIONS:  
 MUST NOT BE OVERLAID WITH

OVERLAY REQUIREMENTS:  
 THIS FORMAT MAY NOT BE OVERLAID WITH  
 STATINSET, DATINSET, ENAUICK, AUICK  
 ADDRESS: DEF 521,127X;  
 STATINSET \*\*\*\*\*  
 THIS FORMAT IS USED TO ENABLE THE BINARY PATTERN CONTROLLING THE AM2004 CHIP TO BE INSERTED INTO THE MICROPROGRAM WORD.  
 VARIABLE FIELD SUBSTITUTIONS:  
 (1) A 12 BIT BINARY NUMBER FORMING THE CONTROL WORD FOR THE 2004 CHIP.  
 BIT 11 (MSB) - 112  
 10 - 111  
 9 - 10  
 8 - 18  
 .....  
 0 - 19  
 SEE AM2004 DATA SHEET FOR DEFINITION OF 10 TO 112.  
 OVERLAY RESTRICTIONS:  
 CANNOT BE OVERLAID WITH:  
 ADDRESS, DATINSET, ENAUICK, AUICK.  
 STATINSET: DEF 521,127  
 CARRYSEL \*\*\*\*\*  
 THIS FORMAT IS USED TO INSERT INTO THE MICROPROGRAM WORD THE BIT PATTERN THAT SELECTS THE SOURCE OF THE CARRY BIT THAT IS STORED IN THE CARRY BITS OF THE MACHINE AND MICROSTATUS REGISTERS IF THEY ARE ENABLED.  
 IT ALWAYS DETERMINES WHAT IS STORED IN THE CARRY LATCH EXTERNAL TO THE 2004 ON EVERY CLOCK CYCLE.  
 VARIABLE FIELD SUBSTITUTIONS:  
 (1) A THREE BIT BINARY PATTERN APPROPRIATE TO SELECT THE REQUIRED INPUT TO THE CARRY SELECT MULTIPLIER (IC 3 CPU BOARD II)  
 THIS WILL NORMALLY BE SUPPLIED BY USING ONE OF THE CONSTANTS DEFINED UNDER 'CARRY SELECT CONTROL PATTERNS'.  
 OVERLAYING RESTRICTIONS:  
 MUST NOT BE OVERLAID WITH  
 DATINSET

<p>DAYINSTR, RFRSR, READ, WRITE.</p> <p>DEF 12E,201,25E,201,15E</p>	<p>THIS FORMAT ENABLES THE BIT PATTERNS THAT CONTROL THE ALU TO BE INSERTED INTO THE MICROPROGRAM WORD.</p> <p>VARIABLE FIELD SUBSTITUTIONS.</p> <p>(1) A SINGLE BINARY BIT. THIS BIT SHOULD BE SET TO 0 IF THE MICROSTATUS REGISTER IS TO BE CLOCKED AND ONE IF NOT. THIS FIELD DEFAULTS TO BINARY ONE.</p> <p>(2) A SINGLE BINARY BIT. THIS BIT SHOULD BE SET TO 0 IF THE MACHINE STATUS REGISTER IS TO BE CLOCKED AND ONE IF IT IS NOT. THIS FIELD DEFAULTS TO BINARY ONE.</p> <p>(3) A SINGLE BINARY BIT. THE CONSTANTS DBUS OR ABUS SHOULD BE INSERTED HERE TO SPECIFY WHETHER THE DATA BUS OR THE OUTPUT OF THE INTERNAL REGISTER FILE IS SELECTED AS THE INPUT TO THE AM2901 DATA INPUT.</p> <p>(4) A THREE BIT BINARY FIELD SPECIFYING THE DESTINATION OF THE DATA LEAVING THE 2901 ALU, WITHIN THE 2901 CHIP. ONE OF THE CONSTANTS DEFINED IN THE SECTION CALLED AM2901 DESTINATION CONTROL SHOULD BE USED HERE.</p> <p>(5) A THREE BIT BINARY FIELD SPECIFYING THE ALU LS BYTE FUNCTION. ONE OF THE CONSTANTS DEFINED IN THE SECTION CALLED AM2901 ALU FUNCTIONS SHOULD BE USED HERE.</p> <p>(6) A THREE BIT BINARY FIELD SPECIFYING THE ALU MS BYTE FUNCTION. THE CHOICE OF SUBSTITUTIONS IS AS IN (5).</p> <p>(7) A THREE BIT BINARY PATTERN SPECIFYING THE ALU SOURCE CONTROL. THE SUBSTITUTION SHOULD BE CHOSEN FROM THE CONSTANTS DEFINED IN THE SECTION CALLED AM2901 SOURCE OPERANDS.</p>
<p>MAC ***</p> <p>THIS FORMAT ALLOWS THE NEXT ADDRESS CONTROL SECTION OF THE MICROCODE WORD TO BE SET UP.</p> <p>VARIABLE FIELD SUBSTITUTIONS</p> <p>(1) A 1 BIT BINARY FIELD. THIS SHOULD BE SET TO A ONE IF THE 2900S BRANCH ADDRESS MODIFICATION FACILITY IS REQUIRED. THIS FIELD DEFAULTS TO WHICH ZERO.</p> <p>(2) A ONE BIT BINARY FIELD WHICH SHOULD BE SET TO A ONE IF A CONDITIONAL JUMP IS BEING PERFORMED AND THE CONDITION TO BE TESTED IS THE TRUE STATE OF SELECTED CONDITION INPUT. SHOULD THE STATE OF THE CONDITION IS TO BE TESTED THE BIT SHOULD BE SET TO ZERO. THIS CAN BE ACHIEVED BY USING THE PREVIOUSLY DEFINED CONSTANTS, TRUE AND FALSE.</p> <p>(3) A FOUR BINARY FIELD WHICH SPECIFIES WHICH OF SIXTEEN TEST CONDITION INTRINS ARE TO BE USED TO DETERMINE THE ACTION WHEN A CONDITIONAL JUMP IS REQUIRED.</p> <p>(4) A FOUR BIT BINARY FIELD THAT SPECIFIES THE INSTRUCTION TO THE AM29011 NEXT ADDRESS CONTROL UNIT. THE CONSTANTS DEFINED IN THE AM29011 INSTRUCTION SET CAN BE USED HERE.</p>	<p>OVERLAY RESTRICTIONS: MUST NOT BE OVERLAID WITH MACSTEM IF A CONDITION TEST IS SPECIFIED.</p> <p>DEF 11900,37E,20E,14E,47E,47E#1110,16E</p> <p>MAC# ***</p> <p>THIS IS THE SAME AS MAC EXCEPT THAT BIT 25 IS SET TO 0 RATHER THAN 1. THIS CAUSES THE INSTRUCTION REGISTER TO BE CLOCKED EITHER ON THE CURRENT CYCLE IN THE PIPELINED ARCHITECTURE OR ON THE NEXT CYCLE IN THE NON PIPELINED HARDWARE.</p>
<p>MAC# ***</p> <p>DEF 11900,37E,20E,14E,47E,47E#1110,16E</p> <p>ALU ***</p>	<p>OVERLAY RESTRICTIONS: CAN BE OVERLAID WITH ANY OTHER FORMAT.</p> <p>ALU: DEF 10E,17001,17001,1E,17E,12E,57E,57E,57E,20E</p> <p>BEG ***</p> <p>THIS FORMAT ALLOWS THE BIT PATTERNS THAT CONTROL THE SELECTION OF REGISTERS TO BE INSERTED INTO THE MICROPROGRAM WORD.</p> <p>VARIABLE FIELD SUBSTITUTIONS:</p> <p>(1) A TWO BIT FIELD THE CONTENTS OF WHICH IS ADDED TO THE BIT PATTERN BEING USED TO SELECT 2901 INTERNAL REGISTER B.</p> <p>(2) A TWO BIT FIELD THE CONTENTS OF WHICH ARE ADDED TO THE BIT PATTERN</p>

TM FS 403

BEING USED TO SELECT THE 2001 INTERNAL REGISTER A.

(3) A TWO BIT FIELD USED TO CONTROL THE SELECTION OF 2001 INTERNAL REGISTER B. THE SUBSTITUTION MAY BE CHOSEN FROM THE CONSTANTS DEFINED IN THE SECTION CALLED "INTERNAL REGISTER SELECT CONTROL PATTERNS".

(4) A TWO BIT FIELD USED TO CONTROL THE SELECTION OF 2001 INTERNAL REGISTER A. THE SUBSTITUTION MAY BE CHOSEN FROM THE CONSTANTS DEFINED IN THE SECTION CALLED "INTERNAL REGISTER SELECT CONTROL PATTERNS".

(6) A FOUR BIT BINARY PATTERN USED TO SELECT THE SCRATCH (OR EXTERNAL) REGISTER. THE CONSTANTS DEFINED IN THE SECTION CALLED REGISTER DEFINITIONS (REG.01 ETC.) CAN BE USED HERE.

OVERLAY RESTRICTIONS:  
MUST NOT BE OVERLAP WITH MICINT, MACINT.

REG: DEF 16X,27X,27X,27X,27X,47X,50X

DBUS: \*\*\*\*\*

THIS FORMAT ENABLES THE BIT PATTERN THAT CONTROLS THE SOURCING OF OUTPUTS ONTO THE DBUS TO BE INSERTED INTO THE MICROPROGRAM WORD.

VARIABLE FIELD SUBSTITUTIONS:  
(1) A FOUR BIT BINARY PATTERN THAT SELECTS ONE OF THE DEVICES CAPABLE OF DRIVING THE DBUS.  
THE CONSTANTS DEFINED IN THE SECTION CALLED "BUS CONTROL PATTERNS" SHOULD BE USED AS SUBSTITUTIONS HERE.

OVERLAY RESTRICTIONS:  
MAY BE OVERLAP WITH ANY OTHER FORMAT.

DBUS: DEF 0X,4F,50X

MAIN CLOCK CONTROL FORMATS  
\*\*\*\*\*

THESE FORMATS HAVE NO VARIABLE FIELD SUBSTITUTIONS AND CAN BE USED TO SET THE APPROPRIATE BIT IN THE MICROINSTRUCTION WORD THAT CAUSES A PARTICULAR PART OF THE SYSTEM TO BE CLOCKED ON THE CURRENT CYCLE.

OVERLAY RESTRICTIONS:  
THERE ARE NO OVERLAY RESTRICTIONS ALL OF THE MAIN CLOCK CONTROL FORMATS CAN BE USED WITH EACH OTHER AND WITH OTHER FORMATS.

CKINST: CAUSES THE INSTRUCTION REGISTER TO BE LOADED ON THE CURRENT CYCLE (IF PIPELINED) OR THE NEXT CYCLE (IF NON PIPELINED).

CRINST: DEF 30X,30X,12X

CLALU: CAUSES THE 2001 CHIPS TO BE CLOCKED ON THE CURRENT CYCLE. REGISTERS ARE LOADED ACCORDING TO THE VARIABLE FIELD SUBSTITUTIONS IN THE ALU FORMAT.

CLALU: DEF 5X,30X,50X

GEREG: CAUSES THE EXTERNAL (OR SCRATCH REGISTER FILE TO BE CLOCKED.

CEREG: DEF 4X,30X,50X

CMICINT: DEF 3X,30X,60X

CEPORT: CAUSES THE LOGIC CONTROLLING THE I/O PORTS OF THE CPU TO BE CLOCKED ON THE CURRENT CYCLE SO THAT AN I/O CYCLE AS DETERMINED BY THE BIT PATTERN SET UP BY THE #PASH,READ,WRITE AND #RWRT FORMATS IS CARRIED OUT.  
SOME OF THESE CYCLES ONLY GO THROUGH PART OF THEIR SEQUENCE AFTER ONE CLOCK PAST AND NEED FURTHER CLOCKS TO COMPLETE. WHEN A CYCLE IS PART WAY THROUGH ITS SEQUENCE WHEN IT IS CLOCKED, THE TYPE OF CYCLE DOES NOT NEED TO BE SPECIFIED.

CEPORT: DEF 1X,30X,62X

ENAUICE: THIS CAUSES THE AUXILIARY CLOCK FIELD TO BE ENABLED NORMALLY THE FORMAT AUICE WILL BE USED TO SPECIFY THE AUXILIARY CLOCK FUNCTION.

ENAUICE: DEF 2X,30X,61X

AUICE \*\*\*\*\*

THIS FORMAT ENABLES AN AUXILIARY CLOCKING FIELD TO BE INSERTED INTO THE MICROPROGRAM WORD.

VARIABLE FIELD SUBSTITUTIONS:  
(1) A FOUR BIT BINARY FIELD THAT SPECIFIES THE EXACT CLOCKING FUNCTION  
BIT 0 - SET TO BINARY 1 - CAUSES STATE DISPLAY TO BE CLOCKED  
BIT 1 - SET TO BINARY 1 - CAUSES STATE DISPLAY TO BE CLOCKED  
BIT 2 - SET TO BINARY 1 - CAUSES STATUS REGISTER TO BE CLOCKED  
BIT 3 - SET TO BINARY 1 - CAUSES MACHINE INTERRUPT UNIT TO BE CLOCKED

CRINST: CAUSES THE INSTRUCTION REGISTER TO BE LOADED ON THE CURRENT CYCLE (IF PIPELINED) OR THE NEXT CYCLE (IF NON PIPELINED).

CRINST: DEF 30X,30X,12X

CLALU: CAUSES THE 2001 CHIPS TO BE CLOCKED ON THE CURRENT CYCLE. REGISTERS ARE LOADED ACCORDING TO THE VARIABLE FIELD SUBSTITUTIONS IN THE ALU FORMAT.

CLALU: DEF 5X,30X,50X

GEREG: CAUSES THE EXTERNAL (OR SCRATCH REGISTER FILE TO BE CLOCKED.

CEREG: DEF 4X,30X,50X

CMICINT: DEF 3X,30X,60X

CEPORT: CAUSES THE LOGIC CONTROLLING THE I/O PORTS OF THE CPU TO BE CLOCKED ON THE CURRENT CYCLE SO THAT AN I/O CYCLE AS DETERMINED BY THE BIT PATTERN SET UP BY THE #PASH,READ,WRITE AND #RWRT FORMATS IS CARRIED OUT.  
SOME OF THESE CYCLES ONLY GO THROUGH PART OF THEIR SEQUENCE AFTER ONE CLOCK PAST AND NEED FURTHER CLOCKS TO COMPLETE. WHEN A CYCLE IS PART WAY THROUGH ITS SEQUENCE WHEN IT IS CLOCKED, THE TYPE OF CYCLE DOES NOT NEED TO BE SPECIFIED.

CEPORT: DEF 1X,30X,62X

ENAUICE: THIS CAUSES THE AUXILIARY CLOCK FIELD TO BE ENABLED NORMALLY THE FORMAT AUICE WILL BE USED TO SPECIFY THE AUXILIARY CLOCK FUNCTION.

ENAUICE: DEF 2X,30X,61X

AUICE \*\*\*\*\*

THIS FORMAT ENABLES AN AUXILIARY CLOCKING FIELD TO BE INSERTED INTO THE MICROPROGRAM WORD.

VARIABLE FIELD SUBSTITUTIONS:  
(1) A FOUR BIT BINARY FIELD THAT SPECIFIES THE EXACT CLOCKING FUNCTION  
BIT 0 - SET TO BINARY 1 - CAUSES STATE DISPLAY TO BE CLOCKED  
BIT 1 - SET TO BINARY 1 - CAUSES STATE DISPLAY TO BE CLOCKED  
BIT 2 - SET TO BINARY 1 - CAUSES STATUS REGISTER TO BE CLOCKED  
BIT 3 - SET TO BINARY 1 - CAUSES MACHINE INTERRUPT UNIT TO BE CLOCKED

(SEE 2004 DATA SHEET)

OVERLAY RESTRICTIONS:  
MUST NOT BE OVERLAID WITH MAC OR MACF UNLESS THE CONDITION SELECT  
VARIABLE FIELD IS LEFT TO DEFAULT IN MAC OR MACF.

MACSTEN: DEF 401.4180004.28X

END

BE Clocked.

OVERLAY RESTRICTIONS:  
MUST NOT BE OVERLAID WITH  
ADDRESS, STATUS, STATENR.

MACI: DEF 001.4V

MACINT  
000000

THIS FORMAT ENABLES THE MICROINTERRUPT CONTROL FIELD TO BE PLACED IN  
THE MICROPROGRAM WORD.

VARIABLE FIELD SUBSTITUTIONS:  
(1) A FOUR BIT BINARY FIELD WHICH IS AN INSTRUCTION FOR THE AM 2014  
RECORD PRIORITY INTERRUPT CONTROL UNIT.  
THIS INSTRUCTION CAN BE PROVIDED USING ONE OF THE CONSTANTS DEFINED  
IN THE SECTION CALLED "AM 2014 INSTRUCTION SET".

OVERLAY RESTRICTIONS:  
MUST NOT BE OVERLAID WITH REG UNLESS VARIABLE FIELD SUBSTITUTIONS  
(3) AND (4) ARE LEFT TO DEFAULT IN REG (IE DONT CARE).

MACINT: DEF 101.4V.42X

MACINT  
000000

THIS FORMAT IS THE SAME AS MACINT EXCEPT THAT IT APPLIES TO THE 2014  
CONTROLLING THE MACHINE INTERRUPT STRUCTURE.

MACINT: DEF 141.4V.40X

MACSTEN  
000000

THIS FORMAT ENABLES A BIT PATTERN CONTROLLING EXACTLY WHICH OF THE FIRST  
FOUR BITS OF THE MACHINE STATUS REGISTER ARE ENABLED WHEN THE MACHINE  
STATUS REGISTER, WITHIN THE 2004, IS ITSELF ENABLED.

VARIABLE FIELD SUBSTITUTIONS:  
(1) A FOUR BIT BINARY PATTERN AS FOLLOWS:  
BIT 0 NOT ENABLE I  
1 NOT ENABLE C  
2 NOT ENABLE B  
3 NOT ENABLE P  
(THIS IS USED AS ONE IN THE SPEC. FOR  
AM 2004 BUT IS USED AS P IN THIS MACHINE)

Appendix D  
MICROCODE SOURCE TEXT

1 MAY 1961

AMDAS/29 AMDASH MICRO ASSEMBLER, V1.2  
MIL STD 1759 PHASE 1 BIT FORMAT DEFINITION

WORD 64

MICROPROGRAM FIELD FORMAT

BIT FUNCTION

CONDITION FOR ACTION

NO ALTERNATIVES:

M1 (1) STATUS AND SHIFR INSTRUCTION

CE MAC STAT OR CE MICRO  
STAT. ACTIVE (LOW) OR SHIFR  
FUNCTION SELECTED BY ALU.  
BRANCH ADDRESS REQUIRED BY  
AM 29811

M2 (2) 12 BIT BRANCH ADDRESS

DATA FIELD SOURCED ONTO  
D BUS

M3 (3) BITS 9 TO 11 OF 16 BIT DATA FIELD

AOI CLK ENABLE ACTIVE.

M4 (4) ADE CLOCK CONTROL FIELD

M5 M6 - CE STATE

M7 M8 - CE STATUS

M9 M3 - CE MACH. INT.

M10

M11

M12 (1) CARRY SELECT FIELD

ALWAYS AFFECTS EXT. CARR LATCH  
MACH. CARR. OR MIC. CARR.  
IF CORRESPONDING ENABLE BITS  
EFFECTIVE IF DATA FIELD IS  
ENABLED

M14 (2) BITS 12 THROUGH 16 OF DATA FIELD

ARE ACTIVE.

M15 (1) I/O PORT CONTROL BIT 1

(2) BIT 15 OF DATA FIELD

EFFECTIVE IF CE PORT HIGH  
EFFECTIVE IF DATA FIELD IS  
SOURCED ONTO D BUS

M16 MEXT ADDRESS CONTROL

ALWAYS APPLICABLE

M20 (1) CONDITION TEST SELECT

(2) NOT ENABLE 2 - M20

M21 NOT ENABLE C - M21

M22 NOT ENABLE M - M22

M23 NOT ENABLE P - M23

PAGE 2

1 MAY 1961

AMDAS/29 AMDASH MICRO ASSEMBLER, V1.2  
MIL STD 1759 PHASE 1 BIT FORMAT DEFINITION

PAGE 3

M24 CONDITION POLARITY TEST

APPLICABLE IF TEST CONDITION  
REQUIRED BY AM 29811

M25 CE INSTRUCTION REG

ALWAYS APPLICABLE

M26 ALU SOURCE CONTROL

ALWAYS APPLICABLE

M27

ALWAYS APPLICABLE

M28

ALWAYS APPLICABLE

M29 ALU MS BYTE FUNCTION

ALWAYS APPLICABLE

M30

ALWAYS APPLICABLE

M31

ALWAYS APPLICABLE

M32 ALU LS BYTE FUNCTION

ALWAYS APPLICABLE

M33

ALWAYS APPLICABLE

M34

ALWAYS APPLICABLE

M35 ALU DESTINATION CONTROL

ALWAYS APPLICABLE

M36

ALWAYS APPLICABLE

M37

ALWAYS APPLICABLE

M38 EXTERNAL REGISTER SELECT

APPLICABLE IF RL.REG IS SOURCED  
ONTO D BUS OR 2981 D INPUT  
OR IF REG IS CLOCKED

M39

APPLICABLE IF REG B IS USED  
APPLICABLE IF CK MIC.INT.  
IS HIGH

M40

APPLICABLE IF REG A IS USED  
APPLICABLE IF CK MACH.INT.  
IS HIGH

M41

APPLICABLE IF REG A IS USED  
APPLICABLE IF CK MACH.INT.  
IS HIGH

M42 (1) INTERNAL REGISTER A SELECT CONTROL

APPLICABLE IF REG A IS USED  
APPLICABLE IF CK MIC. INT.  
IS HIGH.

M43 (2) MICRO INTERRUPT CONTROL BITS 1 AND 2

APPLICABLE IF CK MIC. INT.  
IS HIGH.

M44 (1) INTERNAL REGISTER B SELECT CONTROL

APPLICABLE IF REG B IS USED  
APPLICABLE IF CK MIC.INT.  
IS HIGH

M45 (2) MICRO INT. CONTROL BITS 3 AND 4

APPLICABLE IF CK MIC.INT.  
IS HIGH

M46 (1) INTERNAL REGISTER A SELECT MOD.

APPLICABLE IF REG A IS USED  
APPLICABLE IF CK MACH. INT.  
IS HIGH

M47 (2) MACH.INT-CONTROL BITS 1 AND 2

APPLICABLE IF CK MACH. INT.  
IS HIGH

M48 (1) INTERNAL REGISTER B SELECT MOD.

APPLICABLE IF REG B IS USED  
APPLICABLE IF CK MACH. INT.  
IS HIGH

M49 (2) MACH.INT-CONTROL BITS 3 AND 4

APPLICABLE IF CK MACH. INT.  
IS HIGH

M50 2981 D INPUT SOURCE SELECT

APPLICABLE IF D INPUT IS SELECTED



1 MAY 1981

PAGE 4

AM205/20 AMDASH MICRO ASSEMBLER, V1.2  
MIL STD 1750 PHASE 1 BIG FORMAT DEFINITION

```

:MS1  PORT CONTROL BIT 2          AS R OR S SOURCE FOR ALU
:MS2  MACH.STAT. NOT ENABLE      APPLICABLE IF CE PORT IS HIGH
:MS3  MICRO STATUS NOT ENABLE    ALWAYS APPLICABLE
:MS4  D BUS SOURCE CONTROL FIELD ALWAYS APPLICABLE
:MS5
:MS6
:MS7
:MS8  CE ALU                     ALWAYS APPLICABLE
:MS9  CE RD                     ALWAYS APPLICABLE
:MS0  CE MIC. INTERRUPT        ALWAYS APPLICABLE
:MS1  ENABLE AVI CLOCK FIELD    ALWAYS APPLICABLE
:MS2  CE PORT                   ALWAYS APPLICABLE
:MS3  AM206CS CONTROL          ALWAYS APPLICABLE

```

TITLE THE A M 2 0 5 0 F A M I L Y M E M O R I C S

13 DECEMBER 1976 JEM  
UPDATED SEPT 28, 1977

AM205: INSTRUCTION SET  
REGISTER DEFINITIONS

1 MAY 1981

PAGE 5

AM205/20 AMDASH MICRO ASSEMBLER, V1.2  
THE A M 2 0 5 0 F A M I L Y M E M O R I C S

```

R6: EQU R#6
R7: EQU R#7
R8: EQU R#8
R9: EQU R#9
R10: EQU R#10
R11: EQU R#11
R12: EQU R#12
R13: EQU R#13
R14: EQU R#14
R15: EQU R#15
:AM2061 SOURCE OPERANDS (R S)
AQ: EQU Q#0
AQ1: EQU Q#1
AQ2: EQU Q#2
AQ3: EQU Q#3
AQ4: EQU Q#4
AQ5: EQU Q#5
AQ6: EQU Q#6
AQ7: EQU Q#7
:AM2061 ALU FUNCTIONS (R FUNCTION S)
ADD: EQU Q#0
SUBR: EQU Q#1
SUBS: EQU Q#2
OR: EQU Q#3
AND: EQU Q#4
NOTES: EQU Q#5
EOR: EQU Q#6
XNOR: EQU Q#7
:AM2061 DESTINATION CONTROL
QREG: EQU Q#0
NOT: EQU Q#1
RAMA: EQU Q#2
RAMF: EQU Q#3
RAMQD: EQU Q#4

```



TM FS 403

1 MAY 1981

PAGE 8

AMDOS/20 AMDASH MICRO ASSEMBLER, V1.2  
THE AM2000 FAMILY MEMORIC S

```

:ZL0: EQU %0001 :SOURCES ALD ONTO D BUS
:ZM0: EQU %0010 :SOURCES MEMORY DATA REGISTER ONTO DBUS
:ZS0: EQU %0011 :SOURCES REGISTER FILE ONTO D BUS
:ZFA0: EQU %0012 :SOURCES FAULT REGISTER
:ZSTAT0: EQU %0013 :SOURCES MACHINE STATUS REGISTER
:ZMANT0: EQU %0014 :SOURCES MANUAL DATA INPUT
:ZMARG: EQU %0015 :SOURCES MANUAL REGISTER SELECT FIELD
:ZDATA: EQU %0016 :SOURCES MICROPROGRAM DATA FIELD
:ZSTATE: EQU %0017 :SOURCES CPU STATE DISPLAY
:ZTINA: EQU %0018 :SOURCES TIMER A
:ZTINB: EQU %0019 :SOURCES TIMER B

```

TEST CONDITION SELECT PATTERNS

```

: THESE CONTROL THE SOURCE OF THE TEST INPUT TO THE 20811 NEXT ADDRESS
: CONTROL UNIT.

```

```

:ZERO: EQU %0000 :PUTS LOGICAL ZERO ON TEST INPUT
:ZM0: EQU %0001 :TESTS FOR ZERO MS BYTE
:ZLS0: EQU %0002 :TESTS FOR ZERO LS BYTE
:ZOV: EQU %0003 :TESTS FOR OVERFLOW SET
:ZMI: EQU %0004 :TESTS FOR OUTPUT OF AM2084 MULTIPLIER
:ZINTPT: EQU %0005 :TESTS MICROINTERUPT REQUEST LINE
:ZCARR: EQU %0006 :TESTS OUTPUT OF INTERNAL CARRY LATCH
:ZCOURT: EQU %0007 :TESTS COUNTER ZERO

```

TEST POLARITY SELECT PATTERNS

```

:TRUE: EQU %01
:FALSE: EQU %00

```

D INPUT TO 2081 SELECT CONTROL PATTERNS

```

:ADUS: EQU %00 :SELECTS THE ADDRESS BUS (OUTPUT OF EXTERNAL REGISTER FILE)
:DBUS: EQU %01 :SELECTS THE INTERNAL TRISTATE DATA BUS

```

FORMAT DEFINITIONS

1 MAY 1981

PAGE 9

AMDOS/20 AMDASH MICRO ASSEMBLER, V1.2  
THE AM2000 FAMILY MEMORIC S

ADDRESS  
-----

```

THIS FORMAT IS USED TO PLACE A BRANCH ADDRESS IN BITS 0 THRU 11
OF THE MICROINSTRUCTION FOR USE IN DETERMINING THE NEXT ADDRESS IN
A JF, CJF, CJS, JSRP, JRP, RPCT, CJPP OR LDCT INSTRUCTION.
VARIABLE FIELD SUBSTITUTIONS:
(1) A BINARY NUMBER NOT GREATER THAN 12 DIGITS OR A LABEL.
(THE NUMBER WILL BE RIGHT JUSTIFIED AND TRUNCATED)

```

```

OVERLAY REQUIREMENTS:
THIS FORMAT MAY NOT BE OVERLAID WITH
STATSHT, DATINSRT, EMAUICK, AUICK
ADDRESS: DEF 52X.12Y:

```

STATSHT  
-----

```

THIS FORMAT IS USED TO ENABLE THE BINARY PATTERN CONTROLLING THE AM2084
CHIP TO BE INSERTED INTO THE MICROPROGRAM WORD.

```

```

VARIABLE FIELD SUBSTITUTIONS:
(1) A 12 BIT BINARY NUMBER FORMING THE CONTROL
WORD FOR THE 2084 CHIP.
BIT 11 (MSB) = 112
          10 = 111
           9 = 10
            8 = 18
             0 = ...

```

```

SEE AM2084 DATA SHEET FOR DEFINITION OF 10 TO 112.

```

```

OVERLAY RESTRICTIONS:
CANNOT BE OVERLAID WITH:
ADDRESS, DATINSRT, EMAUICK, AUICK.

```

STATSHT: DEF 52X.12Y

1 MAY 1981

PAGE 10

AMDOS/20 ANDAM MICRO ASSEMBLER, V1.2  
THE AM2000 FAMILY HMBOMICS

CARRYSL  
\*\*\*\*\*

THIS FORMAT IS USED TO INSERT INTO THE MICROPROGRAM WORD THE BIT PATTERN THAT SELECTS THE SOURCE OF THE CARRY BIT THAT IS STORED IN THE CARRY BITS OF THE MACHINE AND MICROSTATUS REGISTERS IF THEY ARE ENABLED.

IT ALWAYS DETERMINES WHAT IS STORED IN THE CARRY LATCH INTERNAL TO THE 2004 ON EVERY CLOCK CYCLE.

VARIABLE FIELD SUBSTITUTIONS:

- (1) A THREE BIT BINARY PATTERN APPROPRIATE TO SELECT THE REQUIRED INPUT TO THE CARRY SELECT MULTIPLIER (IC 3 CPU BOARD 11)
- THIS WILL NORMALLY BE SUPPLIED BY USING ONE OF THE CONSTANTS DEFINED UNDER 'CARRY SELECT CONTROL PATTERNS'.

OVERLAYING RESTRICTIONS:  
MUST NOT BE OVERLAID WITH  
DATINSRT

CARRYSL: DFF 491,3V,12E

DATINSRT: DEF 49E,10VE:0F

RFRSE  
\*\*\*\*\*

THIS FORMAT PRODUCES THE APPROPRIATE PATTERN IN BITS 15 AND 31 OF THE MICROPROGRAM WORD SO THAT A REFRESH CYCLE IS GENERATED THROUGH THE I/O PORT IF BIT 62 (REPORT) IS HELD HIGH.

THERE ARE NO VARIABLE FIELDS.

OVERLAY RESTRICTIONS:

MA NOT BE OVERLAID WITH DATINSRT, READ, WRITE, RMWRT.

RFRSE: DEF 12E,000,35E,000,15E

READ  
\*\*\*\*\*

THIS FORMAT IS THE SAME AS RFRSE EXCEPT THAT A READ CYCLE IS INITIATED.

1 MAY 1981

PAGE 11

AMDOS/20 ANDAM MICRO ASSEMBLER, V1.2  
THE AM2000 FAMILY HMBOMICS

OVERLAY RESTRICTIONS:

MA NOT BE OVERLAID WITH  
DATINSRT, RFRSE, WRITF, RMWRT.

READ: DFF 12E,001,35E,000,15E

WRITE  
\*\*\*\*\*

THIS FORMAT IS THE SAME AS RFRSE EXCEPT THAT A WRITE CYCLE IS PRODUCED.

OVERLAY RESTRICTIONS:

MA NOT BE OVERLAID WITH  
RFRSE, READ, RMWRT.

WRITE: DFF 12E,000,35E,001,15E

RMWRT  
\*\*\*\*\*

THIS FORMAT IS THE SAME AS RFRSE EXCEPT THAT A READ/MODIFY/WRITE CYCLE IS PRODUCED.

OVERLAY RESTRICTIONS:

MUST NOT BE OVERLAID WITH  
DATINSRT, RFRSE, READ, WRITF.

RMWRT: DFF 12E,001,35E,001,15E

MAC  
\*\*\*

THIS FORMAT ALLOWS THE NEXT ADDRESS CONTROL SECTION OF THE MICROCODE WORD TO BE SET UP.

VARIABLE FIELD SUBSTITUTIONS

- (1) A 1 BIT BINARY FIELD. THIS SHOULD BE SET TO A ONE IF THE 20065 BRANCH ADDRESS MODIFICATION FACILITY IS REQUIRED.
- THIS FIELD DEFAULTS TO BINARY ZERO.
- (2) A ONE BIT BINARY FIELD WHICH SHOULD BE SET TO A ONE IF A CONDITIONAL JUMP IS BEING PERFORMED AND THE CONDITION TO

1 MAY 1981

PAGE 12

AMDOS/29 AMDASH MICRO ASSEMBLER, V1.2  
THE AM2900 FAMILY MEMORIC S

BE TESTED IS THE TRUE STATE OF A SELECTED CONDITION INPUT.  
IF THE FALSE STATE OF THE CONDITION IS TO BE TESTED THE BIT  
SHOULD BE SET TO ZERO. THIS CAN BE ACHIEVED BY USING THE  
PREVIOUSLY DEFINED CONSTANTS 'TRUE' AND 'FALSE'.  
(3) A FOUR BIT PRIMARY FIELD WHICH SPECIFIES WHICH OF SIXTEEN TEST  
CONDITION INPUTS ARE TO BE USED TO DETERMINE THE ACTION  
WHEN A CONDITIONAL JUMP IS REQUIRED.  
THE CONSTANTS DEFINED IN THE 'TEST CONDITION SELECT PATTERNS'  
SECTION CAN BE USED HERE.  
(ZERO, ZMSB, ZLSB, OVR, MUX, INTRPT, CARP, COUNT)

(4) A FOUR BIT PRIMARY FIELD THAT SPECIFIES THE INSTRUCTION 'O'  
THE AM2901 NEXT ADDRESS CONTROL UNIT.  
THE CONSTANTS DEFINED IN THE AM2901 INSTRUCTION SET CAN BE USED  
HERE.

OVERLAY RESTRICTIONS:  
MUST NOT BE OVERLAID WITH MCGSTEM IF A CONDITION TEST IS SPECIFIED.

MAC: DEF 1FB#0.37X,0#1,1XX,4XX,4BB#110,10E

MAC#

THIS IS THE SAME AS MAC PCEPPT THAT BIT 25 IS SET TO 0 RATHER THAN 1.  
THIS CAUSES THE INSTRUCTION REGISTER TO BE CLOKED EITHER ON THE CURRENT  
CYCLE IN THE PIPELINED ARCHITECTURE OR ON THE NEXT CYCLE IN THE NON  
PIPELINED HARDWARE.

MAL: DEF 1FB#0.37X,0#0,1XX,4XX,4BB#110,10E

ALU

THIS FORMAT ENABLES THE BIT PATTERNS THAT CONTROL THE ALU TO BE INSERTED  
INTO THE MICROPROGRAM WORD.

VARIABLE FIELD SUBSTITUTIONS:  
(1) A SINGLE BINARY BIT. THIS BIT SHOULD BE SET TO 0 IF THE MICROSTATUS  
REGISTER IS TO BE CLOKED AND ONE IF NOT.  
THIS FIELD DEFAULTS TO BINARY ONE.

(2) A SINGLE BINARY BIT. THIS BIT SHOULD BE SET TO 0 IF THE MACHINE

1 MAY 1981

PAGE 13

AMDOS/29 AMDASH MICRO ASSEMBLER, V1.2  
THE AM2900 FAMILY MEMORIC S

STATUS REGISTER IS TO BE CLOKED AND ONE IF IT IS NOT.  
THIS FIELD DEFAULTS TO BINARY ONE.

(3) A SINGLE BINARY BIT. THE CONSTANTS DBUS OR ABUS SHOULD BE  
INSERTED HERE TO SPECIFY WHETHER THE DATA BUS  
OR THE OUTPUT OF THE INTERNAL REGISTER FILE IS SELECTED AS THE  
INPUT TO THE AM2901 DATA INPUT.

(4) A THREE BIT BINARY FIELD SPECIFYING THE DESTINATION OF THE DATA  
LEAVING THE 2901 ALU, WITHIN THE 2901 CHIP.  
ONE OF THE CONSTANTS DEFINED IN THE SECTION CALLED AM2901 DESTINATION  
CONTROL SHOULD BE USED HERE.

(5) A THREE BIT BINARY FIELD SPECIFYING THE ALU LS BYTE FUNCTION.  
ONE OF THE CONSTANTS DEFINED IN THE SECTION CALLED AM2901 ALU FUNCTIONS  
SHOULD BE USED HERE.

(6) A THREE BIT BINARY FIELD SPECIFYING THE ALU MS BYTE FUNCTION. THE  
CHOICE OF SUBSTITUTIONS IS AS IN (5).

(7) A THREE BIT BINARY PATTERN SPECIFYING THE ALU SOURCE CONTROL.  
THE SUBSTITUTION SHOULD BE CHOSEN FROM THE CONSTANTS DEFINED IN  
THE SECTION CALLED AM2901 SOURCE OPERANDS.

OVERLAY RESTRICTIONS:  
CAN BE OVERLAID WITH ANY OTHER FORMAT.

LU: DEF 10X,1FB#1,1VB#1,1X,1XX,12X,3XX,3XX,3XX,20E

REG  
\*\*\*

THIS FORMAT ALLOWS THE BIT PATTERNS THAT CONTROL THE SELECTION OF REGISTERS  
TO BE INSERTED INTO THE MICROPROGRAM WORD.

VARIABLE FIELD SUBSTITUTIONS:

(1) A TWO BIT FIELD THE CONTENTS OF WHICH IS ADDED TO THE PIT PATTERN  
BEING USED TO SELECT 2901 INTERNAL REGISTER B.

(2) A TWO BIT FIELD THE CONTENTS OF WHICH ARE ADDED TO THE PIT PATTERN  
BEING USED TO SELECT THE 2901 INTERNAL REGISTER A.

1 MAY 1981

PAGE 14

AM005/29 AMDASH MICRO ASSEMBLER, V1.2  
THE AMD900 FAMILY MEMORIC S

- (3) A TWO BIT FIELD USED TO CONTROL THE SELECTION OF 2901 INTERNAL REGISTER B. THE SUBSTITUTION MAY BE CHOSEN FROM THE CONSTANTS DEFINED IN THE SECTION CALLED 'INTERNAL REGISTER SELECT CONTROL PATTERNS'.
- (4) A TWO BIT FIELD USED TO CONTROL THE SELECTION OF 2901 INTERNAL REGISTER A. THE SUBSTITUTION MAY BE CHOSEN FROM THE CONSTANTS DEFINED IN THE SECTION CALLED 'INTERNAL REGISTER SELECT CONTROL PATTERNS'.
- (5) A FOUR BIT BINARY PATTERN USED TO SELECT THE SCRATCH (OR EXTERNAL) REGISTER. THE CONSTANTS DEFINED IN THE SECTION CALLED REGISTER DEFINITIONS (R0,R1 ETC.) CAN BE USED HERE.

OVERLAY RESTRICTIONS:

MUST NOT BE OVERLAID WITH  
MICINT, MACINT.

REG: DEF 14X,2VI,2VI,2VI,4VI,38X

DBUS: \*\*\*\*

THIS FORMAT ENABLES THE BIT PATTERN THAT CONTROLS THE SOURCING OF OUTPUTS ONTO THE DBUS TO BE INSERTED INTO THE MICROPROGRAM WORD.

VARIABLE FIELD SUBSTITUTIONS:  
(1) A FOUR BIT BINARY PATTERN THAT SELECTS ONE OF THE DEVICES CAPABLE OF DRIVING THE DBUS.  
THE CONSTANTS DEFINED IN THE SECTION CALLED 'BUS CONTROL PATTERNS' SHOULD BE USED AS SUBSTITUTIONS HERE.

OVERLAY RESTRICTIONS:  
MAY BE OVERLAID WITH ANY OTHER FORMAT.

DBUS: DFF 6X,4V,54X

MAIN CLOCK CONTROL FORMATS  
\*\*\*\*\*

THESE FORMATS HAVE NO VARIABLE FIELD SUBSTITUTIONS AND CAN BE USED TO SET THE APPROPRIATE BIT IN THE MICROINSTRUCTION WORD THAT CAUSES

1 MAY 1981

PAGE 15

AM005/29 AMDASH MICRO ASSEMBLER, V1.2  
THE AMD900 FAMILY MEMORIC S

A PARTICULAR PART OF THE SYSTEM TO BE CLOCKED ON THE CURRENT CYCLE.  
OVERLAY RESTRICTIONS:  
THERE ARE NO OVERLAY RESTRICTIONS ALL OF THE MAIN CLOCK CONTROL FORMATS CAN BE USED WITH EACH OTHER AND WITH OTHER FORMATS.

CKINST: CAUSES THE INSTRUCTION REGISTER TO BE LOADED ON THE CURRENT CYCLE (IF PIPELINED) OR THE NEXT CYCLE (IF NON PIPELINED).

CKINTS: DEF 38X,8M1,25X

CKALU: CAUSES THE 2901 CRIPS TO BE CLOCKED ON THE CURRENT CYCLE. REGISTERS ARE LOADED ACCORDING TO THE VARIABLE FIELD SUBSTITUTIONS IN THE ALU FORMAT.

CKALU: DEF 5X,8M1,59X

CKREG: CAUSES THE EXTERNAL (OR SCRATCH REGISTER FILE TO BE CLOCKED.

CKRFG: DEF 4X,8M1,50X

CKMCIINT: CAUSES THE MICRO INTERRUPT CONTROL UNIT TO BE CLOCKED (OR IN OTHER WORDS, THE INSTRUCTION TO THE 2914 IS ENABLED).

CKMCIINT: DEF 3X,8M1,68X

CKPORT: CAUSES THE LOGIC CONTROLLING THE I/O PORTS OF THE CPU TO BE CLOCKED ON THE CURRENT CYCLE SO THAT AN I/O CYCLE AS DETERMINED BY THE BIT PATTERN SET UP BY THE REFSH,READ,WRITE AND RWMT FORMATS IS CARRIED OUT.  
SOME OF THESE CYCLES ONLY GO THROUGH PART OF THEIR SEQUENCE AFTER ONE CLOCK PORT AND NEED FURTHER CLOCKS TO COMPLETE. WITHIN A CYCLE IS PART WAY THROUGH ITS SEQUENCE WHEN IT IS CLOCKED. THE TYPE OF CYCLE DOES NOT NEED TO BE SPECIFIED.

CKPORT: DEF 1X,8M1,62X

ENAUICK: THIS CAUSES THE AUXILIARY CLOCK FIELD TO BE ENABLED NORMALLY THE FORMAT AUICK WILL BE USED TO SPECIFY THE AUXILIARY CLOCK FUNCTION.

ENAUICK: DEF 2X,8M1,61X

TM FS 403

1 MAY 1981

PAGE 16

AMDOS/29 AMDASH MICRO ASSEMBLER, V1.2  
THE AM2900 FAMILY MNEMONICS

AUICK

\*\*\*\*\*

THIS FORMAT ENABLES AN AUXILIARY CLOCKING FIELD TO BE INSERTED INTO THE MICROPROGRAM WORD.

VARIABLE FIELD SUBSTITUTIONS:

- (1) A FOUR BIT BINARY FIELD THAT SPECIFIES THE EXACT CLOCKING FUNCTION
  - BIT 0 - SET TO BINARY 1 - CAUSES DISPLAY TO BE CLOCKED
  - BIT 1 - CAUSES STATUS DISPLAY TO BE CLOCKED
  - BIT 2 - CAUSES STATUS REGISTER TO BE CLOCKED
  - BIT 3 - CAUSES MACHINE INTERRUPT UNIT TO BE CLOCKED.

OVERLAY RESTRICTIONS:

MUST NOT BE OVERLAID WITH  
ADDRESS, STATUSPT, DATINSRT.

AUICK: DFF 60E.47

MICINT

\*\*\*\*\*

THIS FORMAT ENABLES THE MICROINTERRUPT CONTROL FIELD TO BE PLACED IN THE MICROPROGRAM WORD.

VARIABLE FIELD SUBSTITUTIONS:

- (1) A FOUR BIT BINARY FIELD WHICH IS AN INSTRUCTION FOR THE AM 2914
  - VECTOR PRIORITY INTERRUPT CONTROL UNIT.
  - THIS INSTRUCTION CAN BE PROVIDED USING ONE OF THE CONSTANTS DEFINED IN THE SECTION CALLED 'AM 2914 INSTRUCTION SET'.

OVERLAY RESTRICTIONS:

MUST NOT BE OVERLAID WITH REG UNLESS VARIABLE FIELD SUBSTITUTIONS  
(3) AND (4) ARE LEFT TO DEFAULT IN REG (IE DONT CARE).

MICINT: DFF 19E.47.42E

MICINT

\*\*\*\*\*

1 MAY 1981

PAGE 17

AMDOS/29 AMDASH MICRO ASSEMBLER, V1.2  
THE AM2900 FAMILY MNEMONICS

THIS FORMAT IS THE SAME AS MICINT EXCEPT THAT IT APPLIES TO THE 2914 CONTROLLING THE MACHINE INTERRUPT STRUCTURE.

MICINT: DEF 14E.47.40E

MICINT  
\*\*\*\*\*

THIS FORMAT ENABLES A BIT PATTERN CONTROLLING EXACTLY WHICH OF THE FIRST FOUR BITS OF THE MACHINE STATUS REGISTER ARE ENABLED WHEN THE MACHINE STATUS REGISTER, WITHIN THE 2904, IS ITSELF ENABLED.

VARIABLE FIELD SUBSTITUTIONS:

- (1) A FOUR BIT BINARY PATTERN AS FOLLOWS:
  - BIT 0 - NOT ENABLE Z
  - 1 - NOT ENABLE C
  - 2 - NOT ENABLE M
  - 3 - NOT ENABLE P

(THIS IS USED AS OFF IN THE SPEC FOR  
AM 2904 PUT IS USED AS P IN THIS MACHINE)

(SEE 2904 DATA SHEET)

OVERLAY RESTRICTIONS:

MUST NOT BE OVERLAID WITH MAC OR MACP UNLESS THE CONDITION SELECT VARIABLE FIELD IS LEFT TO DEFAULT IN MAC OR MACP.

MICINT: DEF 40E.47P#0000.47X

END

TOTAL PHASE 1 ERRORS = 0

1 MAY 1981

PAGE 1

AMDS/20 AMDASH MICRO ASSEMBLER, VI.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (EMSL)  
TITLE EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (EMSL)

RELEVANT VERSION OF STANDARD -- MARCH 1, 1968 -- MIL-STD-1750A

TARGET HARDWARE -- MIL-STD-1750 BIC MELA

FIRMWARE VERSION 1A.0

DATE OF RELEASE -- JUNE 1, 1968 S.J.SHRIPTON RAE(F)/FS5

PAGE 2

AMDS/20 AMDASH MICRO ASSEMBLER, VI.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (EMSL)

P: EQU H#FFFF

SECOND K MICROCODE ADDRESSES  
\*\*\*\*\*

- FFFF PLGRIGR2: EQU H#508
- 9508 REGSELBIT: EQU H#5E9
- 95E9 SELBIT: EQU H#5F1
- 947A SEFTND16: EQU H#47A
- 9504 SEFTND32: EQU H#594
- 9446 SEFTNN: EQU H#446
- 9548 TOPCD408: EQU H#548
- 957E TOPCD402: EQU H#57E
- 9497 TOPCD404: EQU H#497
- 9418 TOPCD405: EQU H#418
- 945A TOPCD40C: EQU H#45A
- 9493 TOPCD40F: EQU H#493
- 948A TOPCD40F: EQU H#48A
- 940F TOPCD411: EQU H#40F
- 9428 TOPCD4A2: EQU H#428
- 9429 TOPCD4A4: EQU H#429
- 943C TOPCD4A6: EQU H#43C
- 9497 TOPCD4A7: EQU H#497
- 948E TOPCD4A9: EQU H#48E
- 949C TOPCD4A9: EQU H#49C
- 9462 TOPCD4AA: EQU H#462
- TOPCD4AB: EQU H#4AB

THIS FIRMWARE CONTROLS ALL THE BASIC MACHINE FUNCTIONS INCLUDING THE  
ACTUAL CARRYING OUT OF INSTRUCTIONS.

THE FUNCTIONS LOAD INTERNAL REGISTER, DISPLAY INTERNAL REGISTER AND  
OBTAIN TEST INSTRUCTION ARE NOT INCLUDED.

- 9443 ORG H#0
- 9800 RESET SEQUENCE START
- 9800 SRESET: MAC ...JP



TM FS 403

1 MAY 1961

PAGE 3

AMDS/20 AMDASH MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (EMSL)

```

/ 5 ADDRESS RESET
/ 5 ALU
-----
0001 INTERRPTA: MAC ...JP
/ 5 ADDRESS INTRPTA
/ 5 ALU
-----
0002 INTERRPTB: MAC ...JP
/ 5 ADDRESS INTRPTB
/ 5 ALU
-----
0003 SPARE1: MAC ...JP
/ 5 ADDRESS SPARE1
/ 5 ALU
-----
0004 SPARE2: MAC ...JP
/ 5 ADDRESS SPARE2
/ 5 ALU
-----
0005 FRONT PANEL SERVICE SEQUENCE START
/ 5 MAC ...JP
/ 5 ADDRESS PANEL
/ 5 ALU
-----
0006 SPARE3: MAC ...JP
/ 5 ADDRESS SPARE3
/ 5 ALU
-----
0007 REFRESH SEQUENCE START (DUMMY)
/ 5 MAC ...JP
/ 5 ADDRESS REFRESH
/ 5 ALU
-----
FRONT PANEL SERVICE SEQUENCE STARTS
-----
ORG 0010
    
```

1 MAY 1961

PAGE 4

AMDS/20 AMDASH MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (EMSL)

```

0010 RESET: MAC ...JP
0010 / 5 ADDRESS SRESET
/ 5 ALU
-----
0011 SRUN: MAC ...JP & ADDRESS RUN & ALU
-----
0012 SHALT: MAC ...JP & ADDRESS HALT & ALU
-----
0013 SSTOP: MAC ...JP & ADDRESS SINGSTP & ALU
-----
0014 SLOADPC: MAC ...JP & ADDRESS LOADPC & ALU
-----
0015 SLOADMEM: MAC ...JP & ADDRESS LOADMEM & ALU
0015 SPARE FUNCTION START
-----
0016 SFPAREP1: MAC ...JP
/ 5 ADDRESS HALTEST
-----
SPARE FUNCTION START
-----
0017 SFPAREP2: MAC ...JP
/ 5 ADDRESS HALTEST
-----
SPARE FUNCTION START
-----
0018 SFPAREP3: MAC ...JP
/ 5 ADDRESS HALTEST
-----
SPARE FUNCTION START
    
```

ORG 0010



TM FS 403

1 MAY 1961

PAGE 7

AMDOS/29 AMDASH MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1759. (EWSL)

```

/ 6 DBUS SDATA
/ 6 DATINSET DMS2767 ; MASK 0111111111111111
/ 6 CEALU
: (3) THE NEW MACHINE STATUS WORD IS LOADED INTO THE MACHINE STATE DISPLAY LATCH
: AND EXTERNAL REGISTER #4
0020 / 6 MAC ...CONT
/ 6 ALU ...QREG,OR,OR,ZQ
/ 6 REG ...R4
/ 6 DBUS SALU
/ 6 ENAUIK
/ 6 AUIK B#0010
/ 6 CREG
: (4) RETURN TO HALTEST SEQUENCE
0027 / 6 MAC ...JP
/ 6 ADDRESS HALTEST
/ 6 ALU
: LOAD REGISTER
: (1) REGISTER SELECT TAKES PLACE
0028 LOADREG: MAC ,PALS,TZPRO,CJS
/ 6 ALU
/ 5 ADDRESS MANREGST
: (2) THE CONTENTS OF THE SWITCH FIELD ARE LOADED INTO THE SELECTED REGISTER.
0029 / 6 ALU ...DBUS,RAMP,OR,OR,DZ
/ 6 REG ...GR2
/ 5 DBUS SHANDT
/ 6 ADDRESS HALTEST
/ 6 CEALU
: DISPLAY REGISTER
: (1) REGISTER SELECT TAKES PLACE
002A DISPREG: MAC ,PALS,TZPRO,CJS
/ 6 ALU
/ 5 ADDRESS MANREGST

```

1 MAY 1961

PAGE 8

AMDOS/29 AMDASH MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1759. (EWSL)

```

: (2)
002B / 6 MAC ...CONT
/ 6 ALU ...MOP,OR,OR,ZA
/ 6 REG ...GR2
/ 6 DBUS SALU
/ 6 ENAUIK
/ 6 AUIK B#0001
: (3) JUMP TO HALTEST TAKES PLACE
002C / 6 MAC ...JP
/ 6 ADDRESS HALTEST
/ 6 ALU
: REGISTER SELECT ROUTINE
: (1) THE CONTENTS OF INTERNAL REGISTER ZERO ARE TEMPORARILY STORED IN THE
Q REGISTER.
002D MANREGST: MAC ...CONT
/ 6 ALU ...QREG,OR,OR,ZA
/ 6 REG ...RZERO
/ 6 CEALU
: (2) THE REGISTER SELECT FIELD IS LOADED INTO IRO AND CIRCULARLY UPSHIFTED.
002E / 6 MAC ...CONT
/ 6 ALU ...DBUS,RAMP,OR,OR,DZ
/ 6 STATSHFT B#001010000000
/ 6 REG ...RZERO
/ 5 DBUS SHANRO
/ 6 CEALU
: (3) THE CONTENTS OF IRO ARE UPSHIFTED
002F / 6 MAC ...CONT
/ 6 ALU ...RAMP,OR,OR,ZB
/ 6 REG ...RZERO
/ 6 STATSHFT B#001010000000
/ 5 DBUS SALU
/ 6 CEALU
: (4) THE CONTENTS OF IRO ARE UPSHIFTED
0030 / 6 MAC ...CONT
/ 6 ALU ...RAMP,OR,OR,ZB
/ 6 REG ...RZERO
/ 6 STATSHFT B#001010000000
/ 5 DBUS SALU
/ 6 CEALU

```

1 MAY 1961

PAGE 9

AMDOS/20 ANDAM MICRO ASSEMBLER, V1.6  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (BMSL)

```

/ 5
/ 5
/ 5
(5) THE CONTENTS OF 180 ARE UPSHIFTED.
0031 MAC ...CONT
/ 5 ALU ...RANG,OR,OR,13
/ 5 REG ...ZERO
/ 5 STATUSFF 0001010000000
/ 5 CEALU

```

```

(6) THE CONTENTS OF 180 ARE LOADED INTO THE INSTRUCTION REGISTER AND THE ORIGINAL CONTENTS OF 180 ARE RESTORED.
0032 MACF ...FALST,ZERO,CRTM
/ 5 ALU ...RANG,OR,OR,13
/ 5 REG ...ZERO
/ 5 STATUSFF 0001010000000
/ 5 CEALU

```

LOAD PROGRAM COUNTER

```

(1) THE CONTENTS OF THE FRONT PANEL DATA SWITCHFIELD ARE LOADED INTO 180 WHICH IS THE PROGRAM COUNTER.
0033 LOADPC: MAC ...JP
/ 5 ALU
/ 5 REG ...RANG
/ 5 STATUSFF 0001010000000
/ 5 CEALU

```

DISPLAY PROGRAM COUNTER

```

(1) THE CONTENTS OF 180 ARE DISPLAYED ON THE DATA DISPLAY FIELD.
0034 DISPFC: MAC ...CONT
/ 5 ALU
/ 5 REG ...RANG
/ 5 STATUSFF 0001010000000
/ 5 CEALU

```

```

(2) JUMP TAKES PLACE TO HALTEST.
0035 MAC ...JP
/ 5 REG ...RANG
/ 5 ADDRESS HALTEST

```

PAGE 10

AMDOS/20 ANDAM MICRO ASSEMBLER, V1.6  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (BMSL)

```

/ 5
/ 5
/ 5
(1) THE MEMORY IS ACCESSED
0036 DISPHEM: MAC ...CONT
/ 5 ALU ...RANG,OR,OR,13
/ 5 REG ...ZERO
/ 5 STATUSFF 0001010000000
/ 5 CEALU
/ 5 REG ...RANG

```

DISPLAY MEMORY

```

THE CONTENTS OF THE MEMORY LOCATION CURRENTLY POINTED TO BY THE PC ARE DISPLAYED ON THE FRONT PANEL LED DISPLAY.
THE PROGRAM COUNTER IS INCREMENTED.

```

```

(2) THE DATA FROM THE MEMORY IS LOADED INTO THE LED DISPLAY LATCHES.
0037 MAC ...CONT
/ 5 ALU
/ 5 REG ...RANG
/ 5 STATUSFF 0001010000000
/ 5 CEALU

```

LOAD PROGRAM COUNTER

```

(3) JUMP TO HALTEST TAKES PLACE.
THE NEW PROGRAM COUNTER CONTENTS ARE LOADED INTO 180.
0038 MAC ...JP
/ 5 ALU ...RANG,OR,OR,13
/ 5 REG ...RANG & CEALU
/ 5 ADDRESS HALTEST

```

LOAD MEMORY

```

THE CONTENTS OF THE FRONT PANEL DATA SWITCH FIELD ARE LOADED INTO THE MEMORY LOCATION CURRENTLY POINTED TO BY THE PROGRAM COUNTER.
THE PROGRAM COUNTER IS INCREMENTED AND THE DATA JUST WRITTEN TO MEMORY IS DISPLAYED ON THE LED DATA DISPLAY FIELD.
JUMP TAKES PLACE TO HALTEST.
0039 LOADHEM: MAC ...CONT
/ 5 ALU ...RANG,OR,OR,13
/ 5 REG ...RANG
/ 5 WRITE

```

TM FS 403

1 MAY 1961

PAGE 11

AMDS/29 AMDASH MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (EMSL)

003A / 5 DBUS SMDPT  
/ 6 CEPTAT & CEALU  
/ 6 ENADICK & STATSRPT B#010000000001

003A / 6 (2) THE INCREMENTED PC CONTENTS ARE PLACED IN ZR0 AND JUMP TAKES PLACE  
TO HALTEST.

003B / 5 DISPLAY STATUS  
/ 6 \*\*\*\*\*

003B / 6 DISSTAT: MAC ...CONT & ALU & DBUS SSTATUS & ENADICK & STATSRPT B#000000100001

003C / 6 MAC ...JP & ALU ...NOP,OR,OR,7Q & CEREG & REG ...R0  
DBUS SALU & ADDRESS HALTEST

SINGLE STEP

003D / 5 A SINGLE MACHINE INSTRUCTION IS EXECUTED AND THE PROGRAM COUNTER IS  
/ 6 INCREMENTED.

003D / 6 (1) THE INSTRUCTION FROM MEMORY IS FETCHED

003D / 5 SINGSTP: MAC ...CONT  
/ 6 ALU ...R0  
/ 6 REG ...R0  
/ 6 CEPTAT  
/ 6 READ

003E / 5 (2) THE INSTRUCTION IS LOADED INTO THE INSTRUCTION REGISTER AND ERI.  
/ 6 JUMP SUB TAKES PLACE TO EXECUTE.

003E / 6 MACP ,FALSE,TZERO,CJ5  
/ 5 ADDRESS EXECUTE  
/ 6 ALU  
/ 6 DBUS SMDP  
/ 6 REG ...R1  
/ 6 CEREG

003F / 5 (4) JUMP TO HALTEST TAKES PLACE.  
/ 6 MAC ,JP  
ADDRESS HALTEST

1 MAY 1961

PAGE 12

AMDS/29 AMDASH MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (EMSL)

0040 / 5 ALU

FRONT PANEL SERVICE SEQUENCE

0040 / 6 (1) THE MICROINTERRUPT THAT CAUSED ENTRY INTO THIS AREA IS CLEARED.

0040 / 5 MIC ...CONT  
/ 6 MICINT CLRYC  
/ 6 CERECINT

0041 / 6 (2) THE STATUS REGISTER IN THE MICROINTERRUPT UNIT IS LOADED WITH ZERO.

0041 / 5 MIC ...CONT  
/ 6 DBUS SDATA  
/ 6 DAIWRTI B#00  
/ 6 MICINT LDATA  
/ 6 CERECINT

0042 / 6 (3) A VECTOR JUMP IS MADE TO THE APPROPRIATE FRONT PANEL SERVICE SEQUENCE.  
MAC ,FALSE,TZERO,CJY & ALU

HALTEST SEQUENCE

0043 / 6 (3) A CHECK IS STARTED TO SEE IF HALT HAS BEEN SET.  
/ 5 THE MACHINE STATEWORD IS PASSED THROUGH THE ALU AND SHIPPED UP SO THAT THE  
/ 6 MOST SIGNIFICANT BIT GOES INTO THE CARRY. THE ALU IS NOT CLOCEED SO THAT NO  
/ 5 PROBLEMS ARE LOADED.

0043 / 5 HALTEST: MIC ...CONT  
/ 6 ALU ...R0S,RAMU,OR,OR,DZ  
/ 6 STATSRPT B#000100000000  
/ 6 CARRSEL ,CR5B  
/ 6 DBUS SALU  
/ 6 REG ...R4

0044 / 6 (4) A BRANCH OCCURS TO THE FETCH SEQUENCE IF THE CARRY LATCH HAS BEEN SET  
IMPLYING THAT THERE WAS A ONE IN THE MSB OF THE MACHINE STATE WORD.  
MAC ,TRUF,CARR,CJY  
ADDRESS FETCH

1 MAY 1981

PAGE 12

AMD05/29 AMDASH MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (EMSL)

```

/ 5 ALU
(5) THE MICROINTERRUPT IS TESTED TO SEE IF AN INTERRUPT HAS OCCURRED.
0045 HALTED: MAC ,FALSE,INTPT,CJY
/ 5 ALU
/ 5 MICINT RDVC & CEMICINT
(6) AN UNCONDITIONAL JUMP IS MADE TO HALTED.
0046 MAC ,,,JJP
/ 5 ADDRESS HALTED
/ 5 ALU

```

FETCH SEQUENCE

```

(1) THE PROGRAM COUNTER VALUE IN Q IS PLACED IN THE PC (ERR). JUMP TAKES
PLACE TO THE EXECUTE ROUTINE.
0047 FETCH: MAC ,FALSE,TRD,CJY
/ 5 ALU
/ 5 ADDRESS EXECUTE
(2) THIS IS THE ENTRY POINT TO THE FETCH SEQUENCE.
A CONDITIONAL JUMP OCCURS TO THE MICROINTERRUPT SERVICE ROUTINE IF ?
INTERRUPT REQUEST LINE IS LOW.
0048 FETCH: MAC ,FALSE,INTPT,CJY
/ 5 MICINT RDVC & CEMICINT
/ 5 ALU & REG ,,,R0
/ 5 REPORT & READ

```

```

(3) THE INSTRUCTION FROM MEMORY IS PLACED IN THE INSTRUCTION REGISTER
AND INTERNAL REGISTER #1.
0049 MACF ,,,JP
/ 5 ADDRESS FETCH
/ 5 ALU
/ 5 DRUS SHRN
/ 5 REG ,,,R1
/ 5 CEFEC

```

RESET SEQUENCE

1 MAY 1981

PAGE 13

AMD05/29 AMDASH MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (EMSL)

```

IN THE NEXT TWO INSTRUCTIONS THE STATUS FORMAT IS USED TO SET UP
AUXILIARY CLOCK BITS BEYOND THE RANGE OF AUICK. THIS IS BECAUSE THE
AUXILIARY CLOCK FIELD WAS EXTENDED AND CHANGING AUICK WOULD HAVE MEANT
MAKING CHANGES TO THE WHOLE OF THE MICROCODE.
(1) MASTER CLEAR OF BOTH MACHINE INTERRUPT CRIPS IS EXECUTED.
004A RESET: MAC ,,,CONT & ALU & MACINT MCLR
/ 5 ZMAUCK & STATSEPT B400000011000
(2) THE MASK REGISTER OF BOTH MACHINE INTERRUPT CRIPS IS LOADED SO THAT ALL
INTERRUPTS ARE ENABLED.
004B MAC ,,,CONT & ALU & MACINT CLMP
/ 5 ZMAUCK & STATSEPT B400000011000

```

```

(3) MASTER CLEAR OF THE MICRO-INTERRUPT UNIT IS EXECUTED.
004C MAC ,,,CONT & ALU & MICINT MCLR & CEMICINT

```

```

(4) THE MICRO-INTERRUPT MASK REGISTER IS LOADED SO THAT ALL INTERRUPTS
ARE ACCEPTED.
004D MAC ,,,CONT & ALU & MICINT LDM & DRUS SDATA & DATINSTR D00
/ 5 CEMICINT

```

```

(5) THE INSTRUCTION COUNTER IS CLEARED.
004E MAC ,,,CONT & ALU ,,,INP,AND,AND,DZ & DRUS SALU & CREG & REG ,,,R0

```

```

(6) THE FAULT FLAG REGISTER, THE LEAST SIG. 12 BITS OF MAC STATUS, THE TIMERS,
THE FAULT REGISTER AND THE PENDING INTERRUPT REGISTER ARE CLEARED.
004F MAC ,,,CONT & ALU ,,,INP,AND,AND,DZ & ZMAUCE
/ 5 STATSEPT B4000111111111111 & DRUS SALU & MACINT CLM
/ 5 REG ,,,R3 & CREG

```

```

(7) THE MOST SIGNIFICANT FOUR BITS OF THE MACHINE STATUS REGISTER ARE CLEARED.
0050 MAC ,,,CONT & ALU ,,,INP,AND,AND,DZ & MACSTEM B40000
/ 5 STATSEPT B40000000000 & DRUS SALU

```

```

(8) THE TEMPORARY MASK STORAGE REGISTER (BRIS) IS LOADED WITH '00S.
0051 MAC ,,,CONT & ALU ,,,INP,AND,AND,DZ & REG ,,,R15 & DRUS SALU & CREG

```

```

(10) THE CRG IS CLEARED WITH A MASK WITH BITS SET TO ONE EVERYWHERE EXCEPT
IN TRY MOST SIG. BITS.
0052 MAC ,,,CONT & ALU ,,,INP,CRZ,OR,OR,DZ & CREALU & DRUS SDATA
/ 5 DATINSTR D01000

```

PAGE 14

ANDOS/28 ANDASM MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (EMSL)

ANDOS/29 ANDASM MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (EMSL)

```

0050 FAULTSV MAC ...CONT & ALU ..DBUS,QREG,OR,OR,DZ & CEALU & DRUS STAUTL
;(?) THE FAULT FLAG REGISTER IS CLEARED.
THE CONTENTS OF THE FAULT REGISTER ARE ORED WITH THE CONTENTS OF THE
QREGISTER AND THE RESULTS PLACED IN THE FAULT REGISTER TR3.
MAC ...CONT & ALU ..ARUS,NOP,OR,OR,DA & REG .....R3 & CEREG
/ 6
0059 / 6
;(13) THE MICRO INTERRUPT IS CLEARED.
MAC ...CONT & ALU & CKMICINT & MICINT CLERC
/ 6
005A / 6
;(4) THE BINARY PATTERN 0000000000000000 IS LOADED INTO THE QREG.
005B FAULTSV MAC ...CONT & ALU ..CEUS,QREG,OR,OR,DZ & DRUS DATA & CEALU
/ 6
DATASMT D015194
;(5) THE CONTENTS OF THE REGISTER ARE ORED WITH AND LOADED INTO THE
PENDING INTERRUPT REGISTER.
MAC ...CONT & ALU ..NOP,OR,OR,OR,ZQ & DRUS SALU & ENAUICX
/ 6
STATSFT B0010000000000
005C / 6
;(6) JUMP TO HALTEST TAKES PLACE.
MAC ...JP & ALU & BADDRESS HALTEST
/ 6
005D / 6

```

```

;(11) THE MASK REGISTER OF BOTH INTERRUPT UNITS IS LOADED SO THAT ALL PUT
THE POWER DOWN INTERRUPT AND THE MACHINE ERROR INTERRUPT ARE DISABLED.
MAC ...CONT & ALU ..NOP,OR,OR,ZQ & DRUS SALU & MACINT EDM
/ 6
STATSFT B0000000000000000 & ENAUICX
0053 / 6
;(12) THE Q REGISTER IS LOADED WITH 1000100000000000
MAC ...CONT & ALU ..DBUS,QREG,OR,OR,DZ & CEALU & DRUS SHATA
/ 6
DATASMT 0035040
;(13) THE STATE WORD IS LOADED SO THAT:
TRP MACHINE IS RUNNING (BIT 0 SET TO 1)
TIMER A IS RUNNING (BIT 4 SET TO 1)
TIMER B IS RUNNING (BIT 5 SET TO ONE)
THE STARTUP ROM IS ENABLED (BIT 6 SET TO ONE)
MEMORY PROTECT RAM IS DISABLED (BIT 7 SET TO 0)
DMA IS DISABLED (BIT 8 SET TO 0)
INTERRUPTS ARE DISABLED (BIT 9 SET TO ZERO)
ALL OTHER BITS ARE SET TO ZERO
MAC ...CONT & ALU ..NOP,OR,OR,OR,ZQ & DRUS SALU & REG .....R4 & CEREG
/ 6
ENAUICX & .TATSFT B00000000010
0055 / 6
;(14) JUMP TAKES PLACE TO A DEFINED LOCATION IN THE SECOND K OF ROM SO THAT
ADDITIONAL RESET PROCEDURES CAN BE ADDED.
MAC ...JP & ALU & BADDRESS HALTEST
/ 6
0056 / 6

```

```

EXECUTE SEQUENCE
(1) THE PROGRAM COUNTER IS INCREMENTED, JUMP MAP TAKES PLACE TO THE START
OF THE APPROPRIATE EMULATION SEQUENCE.
EXECUTE: MAC ...JMAP
/ 6
ALU ..ABUS,MOP,ADD,ADD,DZ & DRUS SALU & REG .....R0 & CEREG;
STATSFT B0010000000000000
/ 6
0057 / 6
FAULT SERVICE SEQUENCE
THIS SEQUENCE RUNS AS A RESULT OF A HARDWARE FAULT FLAG BEING SET IN THE
FAULT FLAG REGISTER.
THE SOURCE SETS THE APPROPRIATE BIT IN THE FAULT REGISTER ER3 AND CAUSES
A MACHINE ERROR INTERRUPT --- NUMBER 1.
(11A) THE CONTENTS OF ER3 ARE SCOPED WITH THE CONTENTS OF IR3.
MAC ...CONT & ALU ..ABUS,RAML,OR,OR,DZ & REG ..RZERO,RZERO,RB
/ 6
DRUS SALU & CEREG & CEALU
(11B) THE CONTENTS OF IR3 ARE MASKED BY (0000000000000011).
MAC ...CONT & ALU ..DEUS,RAMY,AND,AND,DA & REG ..RZERO,RZERO
/ 6
0058 / 6

```

```

EXECUTE SEQUENCE
(1) THE PROGRAM COUNTER IS INCREMENTED, JUMP MAP TAKES PLACE TO THE START
OF THE APPROPRIATE EMULATION SEQUENCE.
EXECUTE: MAC ...JMAP
/ 6
ALU ..ABUS,MOP,ADD,ADD,DZ & DRUS SALU & REG .....R0 & CEREG;
STATSFT B0010000000000000
/ 6
0057 / 6
FAULT SERVICE SEQUENCE
THIS SEQUENCE RUNS AS A RESULT OF A HARDWARE FAULT FLAG BEING SET IN THE
FAULT FLAG REGISTER.
THE SOURCE SETS THE APPROPRIATE BIT IN THE FAULT REGISTER ER3 AND CAUSES
A MACHINE ERROR INTERRUPT --- NUMBER 1.
(11A) THE CONTENTS OF ER3 ARE SCOPED WITH THE CONTENTS OF IR3.
MAC ...CONT & ALU ..ABUS,RAML,OR,OR,DZ & REG ..RZERO,RZERO,RB
/ 6
DRUS SALU & CEREG & CEALU
(11B) THE CONTENTS OF IR3 ARE MASKED BY (0000000000000011).
MAC ...CONT & ALU ..DEUS,RAMY,AND,AND,DA & REG ..RZERO,RZERO
/ 6
0058 / 6

```

EM 15 403





1 MAY 1981

PAGE 19

PAGE 20

AMDS/20 AMDASH MICRO ASSEMBLER, V1.8  
 EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (EMSL)

0075 / 6     (15) THE MACHINE STATUS WORD IS STORED.  
 MAC ...CONT & ALU & REG ...R2 & CPORT & WRITE & DBUS SSTATUS  
 STATSHPT B#010000000000

0076 / 6     (16) THE CONTENTS OF ER2 ARE INCREMENTED.  
 MAC ...CONT & ALU ...MOP,ADD,ADD,DZ & DBUS SALU  
 REG ...R2 & CREG ...STATSHPT B#010000000000

0077 / 6     (17) THE PC IS PLACED IN ORG.  
 MAC ...CONT & ALU ...ARUS,OREG,OR,OR,DZ & REG ...R0 & CVALU

0078 / 6     (18) THE CONTENTS OF THE Q REG (PC) ARE STORED.  
 MAC ...CONT & ALU ...MCP,OR,OR,ZO & CPORT & WRITE & REG ...R2  
 DBUS SALU

0079 / 6     (19) THE ADDRESS FROM WHERE TO GET THE NEW MACHINE STATUS IS FETCHED.  
 MAC ...CONT & ALU & REG ...R0 & CPORT & READ

007A / 6     (20) THE ADDRESS IS PLACED IN ER2.  
 MAC ...CONT & ALU & REG ...R2 & CREG & DBUS SDEM

007B / 6     (21) THE MACHINE INTERRUPT MASK IS FETCHED, THE CONTENTS OF ER2 ARE  
 INCREMENTED.  
 MAC ...CONT & ALU ...ARUS,MOP,ADD,ADD,DZ & DPUS SALU & CREG & CPORT  
 READ & REG ...R2 & STATSHPT B#010000000000

007C / 6     (22) THE MACHINE INTERRUPT MASK IS LOADED, INVERTED, INTO THE Q REG.  
 MAC ...CONT & ALU ...DPUS,OREG,KEMOR,KEMOR,DZ  
 DBUS SDEM & CVALU

007D / 6     (23) THE MACHINE INTERRUPT MASK IS LOADED INTO FR15.  
 MAC ...CONT & ALU ...MOP,OR,OR,ZO & DBUS SALU  
 REG ...R15 & CREG

007E / 6     (24) JUMP SUB TAKES PLACE TO MIMICINT.  
 MAC ...FALSE,ZZERO,CJS & ALU & BADDRESS MIMICINT

007F / 6     (25) THE MACHINE STATUS WORD IS FETCHED, THE CONTENTS OF ER2 ARE INCREMENTED.  
 MAC ...CONT & ALU ...ARUS,MOP,ADD,ADD,DZ & DBUS SALU & CREG  
 CPORT & READ & REG ...R2 & STATSHPT B#010000000000

0080 / 6     (26) THE MACHINE STATUS WORD IS LOADED.  
 MAC ...CONT & ALU & DBUS SDEM & ENAUICK & AUICE B#0100

0081 / 6     (27) THE FOUR MOST SIGNIFICANT BITS OF THE MACHINE STATUS WORD ARE LOADED.  
 MAC ...CONT & ALU ...R0 & DBUS SDEM & MACSTEN B#0000

1 MAY 1981

PAGE 19

AMDS/20 AMDASH MICRO ASSEMBLER, V1.8  
 EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (EMSL)

0082 / 6     (28) THE PROGRAM COUNTER CONTENTS ARE FETCHED.  
 MAC ...CONT & ALU & CPORT & READ & REG ...R2

0083 / 6     (29) THE PROGRAM COUNTER IS LOADED, JUMP TO HALTEST TAKES PLACE.  
 MAC ...JP & ALU & DBUS SDEM & REG ...R0 & CREG & BADDRESS HALTEST

ORG B#00

REGISTER USAGE

INTERNAL (2401) REGISTERS ARE AS DEFINED IN MIL-STD-1750

INTERNAL (29765) REGISTERS:

FR0 PROGRAM COUNTER  
 ER1 HOLDS MACHINE INSTRUCTION IN ADDITION TO MAIN INSTRUCTION REGISTER  
 ER2 HOLDS SECOND WORD OF TWO WORD INSTRUCTION  
 ER3 HOLDS FAULT REGISTER  
 ER4 HOLDS MACHINE STATE INDICATOR WORD  
 ER5 HOLDS DERIVED OPERAND WORD 1  
 ER6 HOLDS DERIVED OPERAND WORD 2  
 ER7 HOLDS DERIVED OPERAND WORD 3  
 ER8 MICROPROC. SCRATCH SPACE  
 ER9     DITTO  
 ER10    DITTO  
 ER11    DITTO  
 ER12  
 ER13  
 ER14  
 ER15 HOLDS INTERRUPT MASK TEMPORARILY WHEN INTERRUPTS ARE DISABLED

.....  
 SUBROUTINES  
 .....

1 MAY 1981

PAGE 19

AMDS/20 AMDASH MICRO ASSEMBLER, V1.8  
 EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (EMSL)

0084 / 6     (30) THE PROGRAM COUNTER CONTENTS ARE FETCHED.  
 MAC ...CONT & ALU & CPORT & READ & REG ...R2

0085 / 6     (31) THE PROGRAM COUNTER IS LOADED, JUMP TO HALTEST TAKES PLACE.  
 MAC ...JP & ALU & DBUS SDEM & REG ...R0 & CREG & BADDRESS HALTEST

ORG B#00

REGISTER USAGE

INTERNAL (2401) REGISTERS ARE AS DEFINED IN MIL-STD-1750

INTERNAL (29765) REGISTERS:

FR0 PROGRAM COUNTER  
 ER1 HOLDS MACHINE INSTRUCTION IN ADDITION TO MAIN INSTRUCTION REGISTER  
 ER2 HOLDS SECOND WORD OF TWO WORD INSTRUCTION  
 ER3 HOLDS FAULT REGISTER  
 ER4 HOLDS MACHINE STATE INDICATOR WORD  
 ER5 HOLDS DERIVED OPERAND WORD 1  
 ER6 HOLDS DERIVED OPERAND WORD 2  
 ER7 HOLDS DERIVED OPERAND WORD 3  
 ER8 MICROPROC. SCRATCH SPACE  
 ER9     DITTO  
 ER10    DITTO  
 ER11    DITTO  
 ER12  
 ER13  
 ER14  
 ER15 HOLDS INTERRUPT MASK TEMPORARILY WHEN INTERRUPTS ARE DISABLED

.....  
 SUBROUTINES  
 .....

1 MAY 1981

1 MAY 1981

PAGE 21

PAGE 22

AMDS/29 AMDASM MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1758. (EM-5)

AMDS/29 AMDASM MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1758. (EM-5)

OPRAND FETCH ROUTINES

OPFD1: FETCHES A SINGLE WORD DIRECT OR DIRECT INDEXED OPERAND AND PLACES  
IT IN ER6 AND ER7. DIRECT OR DIRECT INDEXED IS CHOSEN ACCORDING TO THE  
CONTENTS OF BITS 12 THRU 15 OF THE MACHINE INSTRUCTION.  
THE PROGRAM COUNTER IS AUTOMATICALLY INCREMENTED ONCE TO TAKE  
ACCOUNT OF THE LONG INSTRUCTION FORMAT.  
THIS SUBROUTINE CAN THEREFORE ONLY BE USED ONCE WITHIN A  
MACHINE INSTRUCTION EMULATION SEQUENCE.  
THE ADDRESS OF THE DERIVED OPERAND (AFTER INDEXING) IS LEFT IN ER2.

OPFD2: FETCHES A DOUBLE WORD DIRECT OR DIRECT INDEXED OPERAND AND PLACES  
IT IN ER6 AND ER7. DIRECT OR DIRECT INDEXED IS CHOSEN ACCORDING  
TO THE CONTENTS OF BITS 12 THRU 15 OF THE MACHINE INSTRUCTION.  
THE PROGRAM COUNTER IS AUTOMATICALLY INCREMENTED TO TAKE ACCOUNT OF  
THE LONG INSTRUCTION FORMAT. THIS SUBROUTINE CAN THEREFORE BE  
USED ONLY ONCE IN A MACHINE INSTRUCTION EMULATION SEQUENCE.

OPFD3: FETCHES A TRIPLE WORD DIRECT OR DIRECT INDEXED OPERAND AND PLACES  
IT IN ER6 AND ER7. DIRECT OR DIRECT INDEXED IS CHOSEN  
ACCORDING TO THE CONTENTS OF BITS 12 THRU 15 OF THE MACHINE  
INSTRUCTION.  
THE PROGRAM COUNTER IS AUTOMATICALLY INCREMENTED TO TAKE ACCOUNT OF THE  
LONG INSTRUCTION FORMAT. THIS SUBROUTINE CAN THEREFORE BE USED  
ONLY ONCE DURING A MACHINE INSTRUCTION EMULATION SEQUENCE.

OPFD4: FETCHES A SINGLE WORD BASE RELATIVE OPERAND AND PLACES IT IN ER6.  
THE ADDRESS OF THE DERIVED OPERAND (IE CONTENTS OF SPECIFIED BASE  
REGISTER PLUS THE DISPLACEMENT) IS LEFT IN ER2.

OPFD5: FETCHES A DOUBLE WORD BASE RELATIVE OPERAND AND PLACES IT IN ER6  
AND ER7.

OPFD6: FETCHES A TRIPLE WORD BASE RELATIVE OPERAND AND PLACES IT IN ER6,  
ER7 AND ER8.

OPFD7: FETCHES A SINGLE WORD BASE RELATIVE INDEXED OPERAND AND PLACES IT

IN ER6. THE ADDRESS OF THE DERIVED OPERAND (IE THE CONTENTS OF THE BASE  
REGISTER PLUS THE CONTENTS OF THE INDEX REGISTER) IS LEFT IN ER2.

OPFD8: FETCHES A DOUBLE WORD BASE RELATIVE INDEXED OPERAND AND PLACES IT  
IN ER6 AND ER7.

OPFD9: FETCHES A TRIPLE WORD BASE RELATIVE INDEXED OPERAND AND PLACES IT IN  
ER6, ER7 AND ER8.

OPFD10: FETCHES AN IMMEDIATE 4-BIT POSITIVE OPERAND.

OPFD11: FETCHES AN IMMEDIATE 8-BIT OPERAND. THE PROGRAM COUNTER IS AUTOMATICALLY  
INCREMENTED BY 4 BYTES AT THE END OF THE LONG INSTRUCTION FORMAT.

00A0

00A0

OPFD12: MICROCODE .....  
.....

OPFD13: (1) MEMORY ADDRESS IN ER6. (2) TASKS PLACE. THE PROGRAM COUNTER  
CONTENTS ARE INCREMENTED AND PLACED BACK IN ER6.

OPFD14: MAC +CONT & ALU +ABUS +OP +R2 +ADD +DZ & REG +... +R0 & CEREK & CEPORT  
/ 6 READ & STATSHIT +M01 +R0 +R2 +R3 +R4 +R5 +R6 +R7 +R8 +R9 +R10 +R11 +R12 +R13 +R14 +R15 +R16 +R17 +R18 +R19 +R20 +R21 +R22 +R23 +R24 +R25 +R26 +R27 +R28 +R29 +R30 +R31 +R32 +R33 +R34 +R35 +R36 +R37 +R38 +R39 +R40 +R41 +R42 +R43 +R44 +R45 +R46 +R47 +R48 +R49 +R50 +R51 +R52 +R53 +R54 +R55 +R56 +R57 +R58 +R59 +R60 +R61 +R62 +R63 +R64 +R65 +R66 +R67 +R68 +R69 +R70 +R71 +R72 +R73 +R74 +R75 +R76 +R77 +R78 +R79 +R80 +R81 +R82 +R83 +R84 +R85 +R86 +R87 +R88 +R89 +R90 +R91 +R92 +R93 +R94 +R95 +R96 +R97 +R98 +R99 +R100 +R101 +R102 +R103 +R104 +R105 +R106 +R107 +R108 +R109 +R110 +R111 +R112 +R113 +R114 +R115 +R116 +R117 +R118 +R119 +R120 +R121 +R122 +R123 +R124 +R125 +R126 +R127 +R128 +R129 +R130 +R131 +R132 +R133 +R134 +R135 +R136 +R137 +R138 +R139 +R140 +R141 +R142 +R143 +R144 +R145 +R146 +R147 +R148 +R149 +R150 +R151 +R152 +R153 +R154 +R155 +R156 +R157 +R158 +R159 +R160 +R161 +R162 +R163 +R164 +R165 +R166 +R167 +R168 +R169 +R170 +R171 +R172 +R173 +R174 +R175 +R176 +R177 +R178 +R179 +R180 +R181 +R182 +R183 +R184 +R185 +R186 +R187 +R188 +R189 +R190 +R191 +R192 +R193 +R194 +R195 +R196 +R197 +R198 +R199 +R200 +R201 +R202 +R203 +R204 +R205 +R206 +R207 +R208 +R209 +R210 +R211 +R212 +R213 +R214 +R215 +R216 +R217 +R218 +R219 +R220 +R221 +R222 +R223 +R224 +R225 +R226 +R227 +R228 +R229 +R230 +R231 +R232 +R233 +R234 +R235 +R236 +R237 +R238 +R239 +R240 +R241 +R242 +R243 +R244 +R245 +R246 +R247 +R248 +R249 +R250 +R251 +R252 +R253 +R254 +R255 +R256 +R257 +R258 +R259 +R260 +R261 +R262 +R263 +R264 +R265 +R266 +R267 +R268 +R269 +R270 +R271 +R272 +R273 +R274 +R275 +R276 +R277 +R278 +R279 +R280 +R281 +R282 +R283 +R284 +R285 +R286 +R287 +R288 +R289 +R290 +R291 +R292 +R293 +R294 +R295 +R296 +R297 +R298 +R299 +R300 +R301 +R302 +R303 +R304 +R305 +R306 +R307 +R308 +R309 +R310 +R311 +R312 +R313 +R314 +R315 +R316 +R317 +R318 +R319 +R320 +R321 +R322 +R323 +R324 +R325 +R326 +R327 +R328 +R329 +R330 +R331 +R332 +R333 +R334 +R335 +R336 +R337 +R338 +R339 +R340 +R341 +R342 +R343 +R344 +R345 +R346 +R347 +R348 +R349 +R350 +R351 +R352 +R353 +R354 +R355 +R356 +R357 +R358 +R359 +R360 +R361 +R362 +R363 +R364 +R365 +R366 +R367 +R368 +R369 +R370 +R371 +R372 +R373 +R374 +R375 +R376 +R377 +R378 +R379 +R380 +R381 +R382 +R383 +R384 +R385 +R386 +R387 +R388 +R389 +R390 +R391 +R392 +R393 +R394 +R395 +R396 +R397 +R398 +R399 +R400 +R401 +R402 +R403 +R404 +R405 +R406 +R407 +R408 +R409 +R410 +R411 +R412 +R413 +R414 +R415 +R416 +R417 +R418 +R419 +R420 +R421 +R422 +R423 +R424 +R425 +R426 +R427 +R428 +R429 +R430 +R431 +R432 +R433 +R434 +R435 +R436 +R437 +R438 +R439 +R440 +R441 +R442 +R443 +R444 +R445 +R446 +R447 +R448 +R449 +R450 +R451 +R452 +R453 +R454 +R455 +R456 +R457 +R458 +R459 +R460 +R461 +R462 +R463 +R464 +R465 +R466 +R467 +R468 +R469 +R470 +R471 +R472 +R473 +R474 +R475 +R476 +R477 +R478 +R479 +R480 +R481 +R482 +R483 +R484 +R485 +R486 +R487 +R488 +R489 +R490 +R491 +R492 +R493 +R494 +R495 +R496 +R497 +R498 +R499 +R500 +R501 +R502 +R503 +R504 +R505 +R506 +R507 +R508 +R509 +R510 +R511 +R512 +R513 +R514 +R515 +R516 +R517 +R518 +R519 +R520 +R521 +R522 +R523 +R524 +R525 +R526 +R527 +R528 +R529 +R530 +R531 +R532 +R533 +R534 +R535 +R536 +R537 +R538 +R539 +R540 +R541 +R542 +R543 +R544 +R545 +R546 +R547 +R548 +R549 +R550 +R551 +R552 +R553 +R554 +R555 +R556 +R557 +R558 +R559 +R560 +R561 +R562 +R563 +R564 +R565 +R566 +R567 +R568 +R569 +R570 +R571 +R572 +R573 +R574 +R575 +R576 +R577 +R578 +R579 +R580 +R581 +R582 +R583 +R584 +R585 +R586 +R587 +R588 +R589 +R590 +R591 +R592 +R593 +R594 +R595 +R596 +R597 +R598 +R599 +R600 +R601 +R602 +R603 +R604 +R605 +R606 +R607 +R608 +R609 +R610 +R611 +R612 +R613 +R614 +R615 +R616 +R617 +R618 +R619 +R620 +R621 +R622 +R623 +R624 +R625 +R626 +R627 +R628 +R629 +R630 +R631 +R632 +R633 +R634 +R635 +R636 +R637 +R638 +R639 +R640 +R641 +R642 +R643 +R644 +R645 +R646 +R647 +R648 +R649 +R650 +R651 +R652 +R653 +R654 +R655 +R656 +R657 +R658 +R659 +R660 +R661 +R662 +R663 +R664 +R665 +R666 +R667 +R668 +R669 +R670 +R671 +R672 +R673 +R674 +R675 +R676 +R677 +R678 +R679 +R680 +R681 +R682 +R683 +R684 +R685 +R686 +R687 +R688 +R689 +R690 +R691 +R692 +R693 +R694 +R695 +R696 +R697 +R698 +R699 +R700 +R701 +R702 +R703 +R704 +R705 +R706 +R707 +R708 +R709 +R710 +R711 +R712 +R713 +R714 +R715 +R716 +R717 +R718 +R719 +R720 +R721 +R722 +R723 +R724 +R725 +R726 +R727 +R728 +R729 +R730 +R731 +R732 +R733 +R734 +R735 +R736 +R737 +R738 +R739 +R740 +R741 +R742 +R743 +R744 +R745 +R746 +R747 +R748 +R749 +R750 +R751 +R752 +R753 +R754 +R755 +R756 +R757 +R758 +R759 +R760 +R761 +R762 +R763 +R764 +R765 +R766 +R767 +R768 +R769 +R770 +R771 +R772 +R773 +R774 +R775 +R776 +R777 +R778 +R779 +R780 +R781 +R782 +R783 +R784 +R785 +R786 +R787 +R788 +R789 +R790 +R791 +R792 +R793 +R794 +R795 +R796 +R797 +R798 +R799 +R800 +R801 +R802 +R803 +R804 +R805 +R806 +R807 +R808 +R809 +R810 +R811 +R812 +R813 +R814 +R815 +R816 +R817 +R818 +R819 +R820 +R821 +R822 +R823 +R824 +R825 +R826 +R827 +R828 +R829 +R830 +R831 +R832 +R833 +R834 +R835 +R836 +R837 +R838 +R839 +R840 +R841 +R842 +R843 +R844 +R845 +R846 +R847 +R848 +R849 +R850 +R851 +R852 +R853 +R854 +R855 +R856 +R857 +R858 +R859 +R860 +R861 +R862 +R863 +R864 +R865 +R866 +R867 +R868 +R869 +R870 +R871 +R872 +R873 +R874 +R875 +R876 +R877 +R878 +R879 +R880 +R881 +R882 +R883 +R884 +R885 +R886 +R887 +R888 +R889 +R890 +R891 +R892 +R893 +R894 +R895 +R896 +R897 +R898 +R899 +R900 +R901 +R902 +R903 +R904 +R905 +R906 +R907 +R908 +R909 +R910 +R911 +R912 +R913 +R914 +R915 +R916 +R917 +R918 +R919 +R920 +R921 +R922 +R923 +R924 +R925 +R926 +R927 +R928 +R929 +R930 +R931 +R932 +R933 +R934 +R935 +R936 +R937 +R938 +R939 +R940 +R941 +R942 +R943 +R944 +R945 +R946 +R947 +R948 +R949 +R950 +R951 +R952 +R953 +R954 +R955 +R956 +R957 +R958 +R959 +R960 +R961 +R962 +R963 +R964 +R965 +R966 +R967 +R968 +R969 +R970 +R971 +R972 +R973 +R974 +R975 +R976 +R977 +R978 +R979 +R980 +R981 +R982 +R983 +R984 +R985 +R986 +R987 +R988 +R989 +R990 +R991 +R992 +R993 +R994 +R995 +R996 +R997 +R998 +R999 +R1000 +R1001 +R1002 +R1003 +R1004 +R1005 +R1006 +R1007 +R1008 +R1009 +R1010 +R1011 +R1012 +R1013 +R1014 +R1015 +R1016 +R1017 +R1018 +R1019 +R1020 +R1021 +R1022 +R1023 +R1024 +R1025 +R1026 +R1027 +R1028 +R1029 +R1030 +R1031 +R1032 +R1033 +R1034 +R1035 +R1036 +R1037 +R1038 +R1039 +R1040 +R1041 +R1042 +R1043 +R1044 +R1045 +R1046 +R1047 +R1048 +R1049 +R1050 +R1051 +R1052 +R1053 +R1054 +R1055 +R1056 +R1057 +R1058 +R1059 +R1060 +R1061 +R1062 +R1063 +R1064 +R1065 +R1066 +R1067 +R1068 +R1069 +R1070 +R1071 +R1072 +R1073 +R1074 +R1075 +R1076 +R1077 +R1078 +R1079 +R1080 +R1081 +R1082 +R1083 +R1084 +R1085 +R1086 +R1087 +R1088 +R1089 +R1090 +R1091 +R1092 +R1093 +R1094 +R1095 +R1096 +R1097 +R1098 +R1099 +R1100 +R1101 +R1102 +R1103 +R1104 +R1105 +R1106 +R1107 +R1108 +R1109 +R1110 +R1111 +R1112 +R1113 +R1114 +R1115 +R1116 +R1117 +R1118 +R1119 +R1120 +R1121 +R1122 +R1123 +R1124 +R1125 +R1126 +R1127 +R1128 +R1129 +R1130 +R1131 +R1132 +R1133 +R1134 +R1135 +R1136 +R1137 +R1138 +R1139 +R1140 +R1141 +R1142 +R1143 +R1144 +R1145 +R1146 +R1147 +R1148 +R1149 +R1150 +R1151 +R1152 +R1153 +R1154 +R1155 +R1156 +R1157 +R1158 +R1159 +R1160 +R1161 +R1162 +R1163 +R1164 +R1165 +R1166 +R1167 +R1168 +R1169 +R1170 +R1171 +R1172 +R1173 +R1174 +R1175 +R1176 +R1177 +R1178 +R1179 +R1180 +R1181 +R1182 +R1183 +R1184 +R1185 +R1186 +R1187 +R1188 +R1189 +R1190 +R1191 +R1192 +R1193 +R1194 +R1195 +R1196 +R1197 +R1198 +R1199 +R1200 +R1201 +R1202 +R1203 +R1204 +R1205 +R1206 +R1207 +R1208 +R1209 +R1210 +R1211 +R1212 +R1213 +R1214 +R1215 +R1216 +R1217 +R1218 +R1219 +R1220 +R1221 +R1222 +R1223 +R1224 +R1225 +R1226 +R1227 +R1228 +R1229 +R1230 +R1231 +R1232 +R1233 +R1234 +R1235 +R1236 +R1237 +R1238 +R1239 +R1240 +R1241 +R1242 +R1243 +R1244 +R1245 +R1246 +R1247 +R1248 +R1249 +R1250 +R1251 +R1252 +R1253 +R1254 +R1255 +R1256 +R1257 +R1258 +R1259 +R1260 +R1261 +R1262 +R1263 +R1264 +R1265 +R1266 +R1267 +R1268 +R1269 +R1270 +R1271 +R1272 +R1273 +R1274 +R1275 +R1276 +R1277 +R1278 +R1279 +R1280 +R1281 +R1282 +R1283 +R1284 +R1285 +R1286 +R1287 +R1288 +R1289 +R1290 +R1291 +R1292 +R1293 +R1294 +R1295 +R1296 +R1297 +R1298 +R1299 +R1300 +R1301 +R1302 +R1303 +R1304 +R1305 +R1306 +R1307 +R1308 +R1309 +R1310 +R1311 +R1312 +R1313 +R1314 +R1315 +R1316 +R1317 +R1318 +R1319 +R1320 +R1321 +R1322 +R1323 +R1324 +R1325 +R1326 +R1327 +R1328 +R1329 +R1330 +R1331 +R1332 +R1333 +R1334 +R1335 +R1336 +R1337 +R1338 +R1339 +R1340 +R1341 +R1342 +R1343 +R1344 +R1345 +R1346 +R1347 +R1348 +R1349 +R1350 +R1351 +R1352 +R1353 +R1354 +R1355 +R1356 +R1357 +R1358 +R1359 +R1360 +R1361 +R1362 +R1363 +R1364 +R1365 +R1366 +R1367 +R1368 +R1369 +R1370 +R1371 +R1372 +R1373 +R1374 +R1375 +R1376 +R1377 +R1378 +R1379 +R1380 +R1381 +R1382 +R1383 +R1384 +R1385 +R1386 +R1387 +R1388 +R1389 +R1390 +R1391 +R1392 +R1393 +R1394 +R1395 +R1396 +R1397 +R1398 +R1399 +R1400 +R1401 +R1402 +R1403 +R1404 +R1405 +R1406 +R1407 +R1408 +R1409 +R1410 +R1411 +R1412 +R1413 +R1414 +R1415 +R1416 +R1417 +R1418 +R1419 +R1420 +R1421 +R1422 +R1423 +R1424 +R1425 +R1426 +R1427 +R1428 +R1429 +R1430 +R1431 +R1432 +R1433 +R1434 +R1435 +R1436 +R1437 +R1438 +R1439 +R1440 +R1441 +R1442 +R1443 +R1444 +R1445 +R1446 +R1447 +R1448 +R1449 +R1450 +R1451 +R1452 +R1453 +R1454 +R1455 +R1456 +R1457 +R1458 +R1459 +R1460 +R1461 +R1462 +R1463 +R1464 +R1465 +R1466 +R1467 +R1468 +R1469 +R1470 +R1471 +R1472 +R1473 +R1474 +R1475 +R1476 +R1477 +R1478 +R1479 +R1480 +R1481 +R1482 +R1483 +R1484 +R1485 +R1486 +R1487 +R1488 +R1489 +R1490 +R1491 +R1492 +R1493 +R1494 +R1495 +R1496 +R1497 +R1498 +R1499 +R1500 +R1501 +R1502 +R1503 +R1504 +R1505 +R1506 +R1507 +R1508 +R1509 +R1510 +R1511 +R1512 +R1513 +R1514 +R1515 +R1516 +R1517 +R1518 +R1519 +R1520 +R1521 +R1522 +R1523 +R1524 +R1525 +R1526 +R1527 +R1528 +R1529 +R1530 +R1531 +R1532 +R1533 +R1534 +R1535 +R1536 +R1537 +R1538 +R1539 +R1540 +R1541 +R1542 +R1543 +R1544 +R1545 +R1546 +R1547 +R1548 +R1549 +R1550 +R1551 +R1552 +R1553 +R1554 +R1555 +R1556 +R1557 +R1558 +R1559 +R1560 +R1561 +R1562 +R1563 +R1564 +R1565 +R1566 +R1567 +R1568 +R1569 +R1570 +R1571 +R1572 +R1573 +R1574 +R1575 +R1576 +R1577 +R1578 +R1579 +R1580 +R1581 +R1582 +R1583 +R1584 +R1585 +R1586 +R1587 +R1588 +R1589 +R1590 +R1591 +R1592 +R1593 +R1594 +R1595 +R1596 +R1597 +R1598 +R1599 +R1600 +R1601 +R1602 +R1603 +R1604 +R1605 +R1606 +R1607 +R1608 +R1609 +R1610 +R1611 +R1612 +R1613 +R1614 +R1615 +R1616 +R1617 +R1618 +R1619 +R1620 +R1621 +R1622 +R1623 +R1624 +R1625 +R1626 +R1627 +R1628 +R1629 +R1630 +R1631 +R1632 +R1633 +R1634 +R1635 +R1636 +R1637 +R1638 +R1639 +R1640 +R1641 +R1642 +R1643 +R1644 +R1645 +R1646 +R1647 +R1648 +R1649 +R1650 +R1651 +R1652 +R1653 +R1654 +R1655 +R1656 +R1657 +R1658 +R1659 +R1660 +R1661 +R1662 +R1663 +R1664 +R1665 +R1666 +R1667 +R1668 +R1669 +R1670 +R1671 +R1672 +R1673 +R1674 +R1675 +R1676 +R1677 +R1678 +R1679 +R1680 +R1681 +R1682 +R1683 +R1684 +R1685 +R1686 +R1687 +R1688 +R1689 +R1690 +R1691 +R1692 +R1693 +R1694 +R1695 +R1696 +R1697 +R1698 +R1699 +R1700 +R1701 +R1702 +R1703 +R1704 +R1705 +R1706 +R1707 +R1708 +R1709 +R1710 +R1711 +R1712 +R1713 +R1714 +R1715 +R1716 +R1717 +R1718 +R1719 +R1720 +R1721 +R1722 +R1723 +R1724 +R1725 +R1726 +R1727 +R1728 +R1729 +R1730 +R1731 +R1732 +R1733 +R1734 +R1735 +R1736 +R1737 +R1738 +R1739 +R1740 +R1741 +R1742 +R1743 +R1744 +R1745 +R1746 +R1747 +R1748 +R1749 +R1750 +R1751 +R1752 +R1753 +R1754 +R1755 +R1756 +R1757 +R1758 +R1759 +R1760 +R1761 +R1762 +R1763 +R1764 +R1765 +R1766 +R1767 +R1768 +R1769 +R1770 +R1771 +R1772 +R1773 +R1774 +R1775 +R1776 +R1777 +R1778 +R1779 +R1780 +R1781 +R1782 +R1783 +R1784 +R1785 +R1786 +R1787 +R1788 +R1789 +R1790 +R1791 +R1792 +R1793 +R1794 +R1795 +R1796 +R1797 +R1798 +R1799 +R1800 +R1801 +R1802 +R1803 +R1804 +R1805 +R1806 +R1807 +R1808 +R1809 +R1810 +R1811 +R1812 +R1813 +R1814 +R1815 +R1816 +R1817 +R1818 +R1819 +R1820 +R1821 +R1822 +R1823 +R1824 +R1825 +R1826 +R1827 +R1828 +R1829 +R1830 +R1831 +R1832 +R1833 +R1834 +R1835 +R1836 +R1837 +R1838 +R1839 +R1840 +R1841 +R1842 +R1843 +R1844 +R1845 +R1846 +R1847 +R1848 +R1849 +R1850 +R1851 +R1852 +R1853 +R1854 +R1855 +R1856 +R1857 +R1858 +R1859 +R1860 +R1861 +R1862 +R1863 +R1864 +R1865 +R1866 +R1867 +R1868 +R1869 +R1870 +R1871 +R1872 +R1873 +R1874 +R1875 +R1876 +R1877 +R1878 +R1879 +R1880 +R1881 +R1882 +R1883 +R1884 +R1885 +R1886 +R1887 +R1888 +R1889 +R1890 +R1891 +R1892 +R1893 +R1894 +R1895 +R1896 +R1897 +R1898 +R1899 +R1900 +R1901 +R1902 +R1903 +R1904 +R1905 +R1906 +R1907 +R1908 +R1909 +R1910 +R1911 +R1912 +R1913 +R1914 +R1915 +R1916 +R1917 +R1918 +R1919 +R1920 +R1921 +R1922 +R1923 +R1924 +R1925 +R1926 +R1927 +R1928 +R1929 +R1930 +R1931 +R1932 +R1933 +R1934 +R1935 +R1936 +R1937 +R1938 +R1939 +R1940 +R1941 +R1942 +R1943 +R1944 +R1945 +R1946 +R1947 +R1948 +R1949 +R1950 +R1951 +R1952 +R1953 +R1954

1 MAY 1961

PAGE 23

ANDOS/29 ANDASH MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (BMSL)

0014 MAC ...CONT & ALU & READ & CEPORT & REG ....R2  
0015 (6) THE DERIVED OPERAND IN THE MEMORY DATA REGISTER IS PLACED IN ER5  
MAC ,FALSE,TZERO,CPTM & ALU & DBUS SHM & REG ....R5 & CEREG

OPD12 -- FETCHES TWO WORD DERIVED OPERAND AND PLACES THE RESULT IN ER 5 AND 6.

0016 (1) JUMP SUB TO OPD11 -- THIS FETCHES THE FIRST WORD.  
OPD12: MAC ,FALSE,TZERO,CJS & ALU & BADDRESS OPD11  
0017 (2) THE CONTENTS OF ER2 ARE INCREMENTED.  
MAC ...CONT & ALU ..ABUS,MOP,ADD,ADD,DZ & REG ....R2 & DBUS SALU  
& CEREG & STATSBYTB #000000000000  
0018 (3) MEMORY ACCESS IN READ MODE TAKES PLACE.  
MAC ...CONT & ALU & CEPORT & READ & REG ....R2  
0019 (4) THE DATA FROM MEMORY IS PLACED IN ER6. RETURN TAKES PLACE.  
MAC ,FALSE,TZERO,CPTM & ALU & DBUS SHM & REG ....R6 & CEREG

OPD13 FETCHES A 3WORD DIRECT OPERAND FROM MEMORY AND PLACES IT IN ER5,6 AND 7.

0020 (1) JUMP SUB TO OPD11. THIS OBTAINS THE FIRST WORD OF THE DERIVED OPERAND AND PLACES IT IN ER5.  
OPD13: MAC ,FALSE,TZERO,CJS & ALU & BADDRESS OPD11  
0021 (2) THE CONTENTS OF ER2 ARE INCREMENTED.  
MAC ...CONT & ALU ..ABUS,MOP,ADD,ADD,DZ & CEREG & DBUS SALU  
& REG ....R2 & STATSBYTB #001000000000  
0022 (3) MEMORY ACCESS IN READ MODE TAKES PLACE. THE CONTENTS OF ER2 ARE INCREMENTED.  
MAC ...CONT & ALU ..ABUS,MOP,ADD,ADD,DZ & DBUS SALU & REG ....R2  
& CEREG & CEPORT & READ & STATSBYTB #001000000000  
0023 (4) THE CONTENTS OF THE MEMORY DATA REGISTER ARE PLACED IN ER6.  
MAC ...CONT & ALU & REG ....R6 & DBUS SHM & CEREG  
0024 (5) THE MEMORY IS ACCESSED IN READ MODE.  
MAC ...CONT & ALU & CEPORT & READ & REG ....R2

1 MAY 1961

PAGE 24

ANDOS/29 ANDASH MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (BMSL)

0025 (6) THE MEMORY DATA IS PLACED IN ER7. RETURN TAKES PLACE.  
MAC ,FALSE,TZERO,CPTM & ALU & REG ....R7 & DBUS SHM & CEREG

OPB1 -- FETCHES A SINGLE WORD BASE RELATIVE OPERAND.

0026 (1) THE INSTRUCTION IN ER1 IS MASKED TO LEAVE ONLY THE LEAST SIGNIFICANT 8 BITS AND PLACED IN THE J REG.  
OPB1: MAC ...CONT & ALU ..ABUS,OREG,OR,AND,DZ & REG ....R1 & CEALU  
0027 (2) THE CONTENTS OF THE SPECIFIED BASE REGISTER ARE ADDED TO THE CONTENTS OF THE REGISTER AND THE RESULT PLACED IN ER2.  
MAC ...CONT & ALU ...MOP,ADD,ADD,AQ & REG ...BASE,R2 & DBUS SALU  
& CEREG & STATSBYTB #000000000000  
0028 (3) THE DERIVED OPERAND IS FETCHED FROM MEMORY.  
MAC ...CONT & ALU & READ & CEPORT & REG ....R2  
0029 (4) THE DERIVED OPERAND IS PLACED IN ER5. RETURN TAKES PLACE.  
MAC ,FALSE,TZERO,CPTM & ALU & DBUS SHM & CEREG & REG ....R5

OPB11 -- FETCHES BASE RELATIVE INDEED OPERAND.

0030 (1) THE CONTENTS OF IR0 ARE PLACED IN ER5. ZERO IS PLACED IN IR6.  
OPB11: MAC ...CONT & ALU ...RAMP,AND,AND,IA & REG ..RZERO,RZERO,R5 & CEALU  
& CEREG & DBUS SALU  
0031 (2) THE CONTENTS OF THE SPECIFIED BASE REGISTER ARE ADDED TO THE CONTENTS OF THE REGISTER AND THE RESULT PLACED IN ER2.  
MAC ...CONT & ALU ...MOP,ADD,ADD,AB & RFG ..BASE,GRP,R2 & CEREG  
& DBUS SALU & STATSBYTB #000000000000  
0032 (3) THE MEMORY IS ACCESSED TO OBTAIN THE DERIVED OPERAND.  
MAC ...CONT & ALU & REG ....R2 & CEPORT & READ  
0033 (4) THE DERIVED OPERAND IS PLACED IN ER5 AND THE CONTENTS OF ER5 RESTORED TO IR6.  
MAC ,FALSE,TZERO,CPTM & ALU ..RAMP,OR,OR,DZ & REG ..RZERO,R5  
& DBUS SHM & CEALU & CEREG







TM ES 400

1 MAY 1981

PAGE 31

AMDOS/29 AMDASH MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (EMSL)

```

/ 5 DBUS SALU 5 REG ....R6
: (3) A JUMP OCCURS TO ASSIGN1 IF THE MS BYTE OF THE PREVIOUS ALU OUTPUT WAS
: ZERO (IE IF THE SIGN BIT WAS ZERO MEANING THAT THE MULTIPLIER IS POSITIVE).
00E5 / 5 MAC TRUE,ZMSB,CJP
: ADDRESS ASSIGN1 5 ALU
: (4) THE TEST CONTINUES IN THE KNOWLEDGE THAT THE MULTIPLIER IS NEGATIVE.
: THE Q REG IS LOADED WITH A SIGN-BIT-ONLY MASK.
00E6 / 5 MAC ...CONT
/ 5 ALU ...DBUS,OREG,OR,OR,DZ
/ 5 DBUS SDATA 5 DATINSRT DM32768
: (5) THE MULTIPLIER IN ER5 IS NEGATED AND LEFT IN ER5.
00E7 / 5 MAC ...CONT
/ 5 ALU ...ANUS,NOP,SUBR,SUBR,DZ
/ 5 REG ...R5 5 CREG 5 DBUS SALU
/ 5 STATSHFT #010000000000
: (6) THE MASK IN OREG IS NOW AND'ED WITH THE NOT OF THE MULTIPLICAND IN GRI.
: THIS HAS THE EFFECT OF PRODUCING AN ALU OUTPUT WITH ALL BUT THE MS BIT CLEAR
: AND THE MS BIT BEING THE SIGN BIT FOR THE PRODUCT.
00E8 / 5 ALU ...NOP,NOTR5,AQ
/ 5 DBUS SALU 5 CREG
/ 5 REG ...GRI,GRI,R6
: (7) A RETURN OCCURS IF THE OUTPUT OF THE ALU HAD 'MS BYTE NOT ZERO. IE THE
: SIGN BIT WAS SET INDICATING THAT THE MULTIPLICAND WAS POSITIVE.
00E9 / 5 MAC ,FALSE,ZMSB,CRTN
: (8) SINCE IT HAS NOW BEEN SHOWN THAT THE MULTIPLICAND IS NEGATIVE, IT IS
: NEGATED. MAC ,FALSE,TZERO,CPTN
00EA / 5 ALU ...RAMF,SUBS,SUBS,ZA
/ 5 REG ...GRI,GRI
/ 5 CKALU
/ 5 STATSHFT #010000000000
: (9) THIS IS THE CONTINUATION WHEN IT HAS BEEN SHOWN THAT THE MULTIPLIER
: IS POSITIVE.
00EB ASSIGN1: MAC ...CONT
/ 5 ALU ...ANUS,NOP,AND,AND,DA
/ 5 REG ...ZPI,GRI,R6
/ 5 DBUS SALU 5 CKREG

```

1 MAY 1981

PAGE 32

AMDOS/29 AMDASH MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (EMSL)

```

: (9) RETURN OCCURS IF THE SIGN BIT WAS ZERO.
00EC / 5 MAC ,TRUE,ZMSB,CRTN
/ 5 ALU
: (10) THE MULTIPLICAND IN GRI IS NEGATED AND RETURN TAKES PLACE.
00ED / 5 MAC ,FALSE,TZERO,CRTN
/ 5 ALU ...RAMF,SUBS,SUBS,ZA
/ 5 REG ...GRI,GRI
/ 5 CKALU
/ 5 STATSHFT #010000000000
-----
: THIS SUBROUTINE MULTIPLIES A SINGLE PRECISION POSITIVE INTEGER IN GRI BY
: ANOTHER SINGLE PRECISION POSITIVE INTEGER IN ER5. THE RESULT, A DOUBLE
: PRECISION POSITIVE INTEGER IS LEFT IN GRI (MS WORD) AND OREG (LS WORD).
00EE ASMULT: MAC ...CONT
/ 5 ALU ...ANUS,OREG,OR,OR,DZ
/ 5 REG ...R5
/ 5 CKALU
: THE MULTIPLIER IN ER5 IS PLACED IN OREG.
00EF / 5 MAC ...CONT
/ 5 ALU ...NOP,OR,OR,7A
/ 5 REG ...GRI,GRI,R6
/ 5 DBUS SALU 5 CKREG
: THE MULTIPLICAND IS PLACED IN ER9
00F0 / 5 MAC ...CONT
/ 5 ALU ...NOP,OR,OR,7A
/ 5 REG ...GRI,GRI,R6
/ 5 DBUS SALU 5 CKREG
: (20) THE MULTIPLICATION PROCESS BEGINS.
: GRI IS CLEARED, GRI AND OREG ARE DOWNSHIFTED. ZERO IS PUT IN AT THE TOP
: OF GRI. THE MICRO-PROGRAM COUNTER VALUE PLUS ONE IS PUSHED INTO THE
: MICRO-PROGRAM SEQUENCER STACK (ZGRI 5 Z989).
: THE NUMBER 0M15 IS LOADED INTO THE COUNTER IN THE CCU
: THE INTERNAL CARRY LATCH IS LOADED WITH THE LS BIT FROM THE OREG.
00F0 SPIMZ: MAC ,FALSE,TZERO,PUSH
/ 5 ALU ...RAMQD,AND,AND,ZA
/ 5 REG ...GRI,GRI
/ 5 CKALU
/ 5 CARRYSEL CQLSR
/ 5 ADDRESS #000000001110

```

1 MAY 1981

PAGE 33

AMDOS/29 AMBASH MICRO ASSEMBLER, P1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (EMSL)

0071 / 5 (21) JUMP TO SPIM3 TAKES PLACE IF THE CARRY LATCH WAS SET MEANING THAT THE  
MAC TRUE,CARR,CJP  
/ 5 ADDRESS SPIM3  
/ 5 ALU

0072 / 5 (22) GR1 AND QREG ARE DOWNSHIFTED. THE LS BIT OF QRI GOES INTO THE MS  
BIT OF QREG. CARRY IS SET ACCORDING TO THE LS BIT OF THE QREG.  
/ 5 IF THE COUNTER IS ZERO CONTINUE OCCURS.  
/ 5 IF THE COUNTER IS NOT ZERO, IT IS DECREMENTED AND JUMP TAKES PLACE TO  
/ 5 THE ADDRESS HELD IN THE STACK WHICH IS (21) ABOVE.  
0073 / 5 MAC ,FALSE,COUNT,BPCT  
/ 5 ALU ,RAMOD,OR,OR,ZA  
/ 5 REG ,QRI,QRI  
/ 5 CARRYSSEL COLSB  
/ 5 STATSHFT B#000110000000  
/ 5 CKALU

0074 / 5 (23) THE MULTIPLICATION IS NOW COMPLETE AND AN UNCONDITIONAL RETURN TAKES PLACE  
MAC ,FALSE,TZERO,CRTN  
/ 5 ALU

0075 / 5 (24) THE MULTIPLICAND IN BR9 IS ADDED TO THE PARTIAL PRODUCT IN QRI.  
THE CONTENTS OF QRI AND QREG ARE DOWNSHIFTED.  
/ 5 THE LS BIT OF QRI GOES INTO THE MS BIT OF THE QREG.  
/ 5 LS BIT OF QREG GOES INTO THE CARRY LATCH.  
/ 5 IF THE COUNTER IS ZERO CONTINUE TAKES PLACE.  
/ 5 IF THE COUNTER IS NOT ZERO, THE COUNTER IS DECREMENTED AND JUMP  
/ 5 TO THE ADDRESS IN THE STACK TAKES PLACE WHICH IS TO  
/ 5 (21) ABOVE.  
0076 / 5 MAC ,FALSE,COUNT,BPCT  
/ 5 ALU ,DMS,AMQ,ADD,ADD,DA  
/ 5 REG ,QRI,QRI,RQ  
/ 5 CARRYSSEL COLSB  
/ 5 STATSHFT B#000110000000  
/ 5 CKALU  
/ 5 DBUS QREG

0077 / 5 (25) THE MULTIPLICATION IS NOW COMPLETE AND UNCONDITIONAL RETURN TAKES PLACE  
MAC ,FALSE,TZERO,CRTN  
/ 5 ALU

1 MAY 1981

PAGE 34

AMDOS/29 AMBASH MICRO ASSEMBLER, P1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (EMSL)

ASDLSTG2 --- THIS SUBROUTINE SETS THE MACHINE STATUS REGISTER CORRECTLY  
FOR A DOUBLE LENGTH 2'S COMPLEMENT WORD IN GR2 AND GR2 + 1 WITH  
THE MOST SIGNIFICANT HALF IN GR2.

(1) THE MACHINE STATUS REGISTER IS SET ACCORDING TO THE CONTENTS  
OF GR2 (THE MOST SIGNIFICANT WORD). CARRY IS SET TO ZERO.

0078 / 5 ASDLSTG2: MAC ,B#0 ,MOP,OR,OR,ZA & REG ,GR2  
/ 5 ALU ,B#0 ,MOP,OR,OR,ZA & REG ,GR2  
/ 5 CARRYSSEL CZERO  
/ 5 STATSHFT B#000000010000

(2) THE CONTENTS OF THE Q REG ARE LOADED INTO GR2+1  
THE MICRO STATUS REGISTER IS LOADED ACCORDINGLY.

0079 / 5 MAC ,COMT  
/ 5 ALU B#0 ,RAMF,OR,OR,ZQ  
/ 5 CKALU & REG P#01,762  
/ 5 STATSHFT B#000000010000

(3) RETURN TAKES PLACE IF THE PREVIOUS LOADING OF THE MICRO STATUS REGISTER  
IMPLYING THAT THE LS WORD OF THE PAIR WAS ZERO.

0080 / 5 MAC ,TRUE,MUL,CRTN  
/ 5 ALU ,MOP,OR,OR,ZA  
/ 5 REG ,GR2 & STATSHFT B#000000001000

(4) RETURN TAKES PLACE IF THE ZERO BIT OF THE MACHINE STATUS REGISTER IS  
NOT SET.

0081 / 5 MAC ,FALSE,MUL,CRTN  
/ 5 ALU & STATSHFT B#000000001000

(5) WE NOW KNOW THAT THE MACHINE STATUS REGISTER HAS ITS ZERO BIT SET. THIS  
IS INCORRECT FOR THE DOUBLE LENGTH RESULT SINCE THE LEAST SIGNIFICANT  
WORD IS NOT ZERO. THE CORRECT SETTING OF THE MACHINE STATUS  
WILL BE WITH THE POSITIVE BIT SET. THIS CAN BE ACHIEVED IN ONE OPERATION  
BY INVERTING THE MACHINE STATUS REGISTER WITH ONLY WZ AND MP ENABLED.

0082 / 5 ALU ,COMT  
/ 5 STATSHFT B#000000001010

(6) RETURN TAKES PLACE  
MAC ,FALSE,TZERO,CRTN & ALU



TN FS 403

1 MAY 1981

PAGE 35

1 MAY 1981

PAGE 36

AMDS/29 AMDASH MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (EMSL)

AMDS/29 AMDASH MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (EMSL)

```

OVERFLOW ROUTINE
*****
(1) THE PATTERN 0001000000000000 IS LOADED INTO THE ER2
OVERFLOW: MAC ...JIP & ALU & DBUS SREG & REG ...R2
/ 5
(2) THE CONTENTS OF THE ER2 ARE LOADED INTO THE PENDING
INTERUPT REGISTER.
MAC ...JIP & ALU & DBUS SREG & REG ...R2
/ 5
*****
ENTRY POINTS TO RETIENED OPCODE HANDLERS
*****
MAP JUMP TO ANY OF THE ENTRY POINTS BELOW RESULTS IN A MODIFIED JUMP
FIELD TO LOCATIONS OBTAINED IN MEMORY AT MULTIPLES OF 4. THE INSTRUCTION
ADDRESS IS ORED WITH THE CONTENTS OF GR1 OF ER2 FIELD OF THE BELIEVED
REGISTER IN A JUMP LOCATION DEPENDENT ON THE CONTENTS OF THE BELIEVED
PENDING EXTENSION FIELD. AT THE JUMP LOCATION, AN ORIGINAL JUMP
OCCURS TO THE START OF THE APPROPRIATE EMULATION SEQUENCE WITH A LABEL
OF THE FORM IOPCODEXX, WHERE XX IS THE OPCODE AND Y IS THE EXTENSION.
*****
007E OPCODE40:: MAC ...JIP & ADDRESS SWITCH40 & ALU & REG ...R2
007F OPCODE4A:: MAC ...JIP & ADDRESS SWITCH4A & ALU & REG ...R2
*****
YETDIADD --- THIS ROUTINE FETCHES THE CONTENTS OF THE MEMORY LOCATION
FOLLOWING THAT OF THE CURRENT LOCATION. IF THE SECOND WORD OF A TWO WORD
INSTRUCTION, THE WORD IS PLACED IN ER2 AND THE CONTENTS OF THE SPECIFIED
INDEX REGISTER IS ADDED TO IT (IF ANY). THE CONTENTS OF ER2 THEN REPRESENTS
THE CORRECT ADDRESS FOR THE FIRST WORD (OR ONLY WORD) OF A DIRECT OR
DIRECT-INDEXED DERIVED OPERAND.
HAVING CARRIED OUT THIS PROCESS, THE PROGRAM COUNTER IS INCREMENTED TO
TAKE ACCOUNT OF THE FACT THAT THE NEXT INSTRUCTION WILL BE FOUND NEXT BUT

```

```

ONE TO THE PRESENT INSTRUCTION.
(1) MEMORY ACCESS IN THE READ W OF TAYES PLACE, THE PROGRAM COUNTER VALUE
IS INCREMENTED.
YETDIADD: MAC ...JIP & ALU & DBUS SREG & REG ...R2 & REG ...R2 & CREG
/ 5
(2) THE CONTENTS OF Y ER2 ARE PLACED IN ER1. THERE IS PLACED IN ER2
DBUS CALL & REG ...R2 & CREG
/ 5
(3) THE CONTENTS OF ER2 ARE ADDED TO THE CONTENTS OF THE MEMORY DATA REGISTER
AND THE RESULT PLACED IN ER1.
MAC ...JIP & ALU & DBUS SREG & REG ...R2 & REG ...R2 & CREG
/ 5
(4) THE CONTENTS OF ER1 ARE SWAPPED WITH THE CONTENTS OF ER2 SO THAT
THE ORIGINAL ADDRESS IS LEFT IN ER2 AND THE ORIGINAL CONTENTS OF ER1 ARE
RESTORED.
MAC ...JIP & REG ...R2 & CREG
/ 5
*****
EXTENDED OPCODE HANDLER
ALIGN 16
0110 SWITCH40: MAC ...JIP & ALU & ADDRESS IOPCODE40
0111 SWITCH41: MAC ...JIP & ALU & ADDRESS IOPCODE41
0112 SWITCH42: MAC ...JIP & ALU & ADDRESS IOPCODE42
0113 SWITCH43: MAC ...JIP & ALU & ADDRESS IOPCODE43
0114 SWITCH44: MAC ...JIP & ALU & ADDRESS IOPCODE44
0115 SWITCH45: MAC ...JIP & ALU & ADDRESS IOPCODE45
0116 SWITCH46: MAC ...JIP & ALU & ADDRESS IOPCODE46
0117 SWITCH47: MAC ...JIP & ALU & ADDRESS IOPCODE47
0118 SWITCH48: MAC ...JIP & ALU & ADDRESS IOPCODE48
0119 SWITCH49: MAC ...JIP & ALU & ADDRESS IOPCODE49

```

1 MAY 1961

PAGE 37

AMDOS/20 AMDASH MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (MMSL)

0110 MAC ...JP & ALU & ADDRESS IOPCD40C  
 0111 MAC ...JP & ALU & ADDRESS ILLEGOP1  
 0112 MAC ...JP & ALU & ADDRESS IOPCD40E  
 0113 MAC ...JP & ALU & ADDRESS IOPCD40F  
 0114

0120 SWITCH6A: MAC ...JP & ALU & ADDRESS ILLEGOP  
 0121 MAC ...JP & ALU & ADDRESS IOPCD41A  
 0122 MAC ...JP & ALU & ADDRESS IOPCD41B  
 0123 MAC ...JP & ALU & ADDRESS IOPCD41C  
 0124 MAC ...JP & ALU & ADDRESS IOPCD41D  
 0125 MAC ...JP & ALU & ADDRESS IOPCD41E  
 0126 MAC ...JP & ALU & ADDRESS IOPCD41F  
 0127 MAC ...JP & ALU & ADDRESS IOPCD41G  
 0128 MAC ...JP & ALU & ADDRESS IOPCD41H  
 0129 MAC ...JP & ALU & ADDRESS IOPCD41I  
 012A MAC ...JP & ALU & ADDRESS IOPCD41J  
 012B MAC ...JP & ALU & ADDRESS IOPCD41K  
 012C MAC ...JP & ALU & ADDRESS ILLEGOP1  
 012D MAC ...JP & ALU & ADDRESS ILLEGOP1  
 012E MAC ...JP & ALU & ADDRESS ILLEGOP1  
 012F

1 MAY 1961

PAGE 38

AMDOS/20 AMDASH MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (MMSL)

0133 / 6 MAC ...FALSE.COMT.PRECT & ALU ...RAMD.OR.OR.ZA & REG ...CRI.CRI & CEALD  
 STATEPRT B00010000000

0134 / 6 (1) THE INSTRUCTION REGISTER IS LOADED WITH THE CONTENTS OF CRI. CRI IS  
 LOADED WITH ITS ORIGINAL CONTENTS FROM ERS.  
 MAC ...CONT & ALU ...ABUS.RAMA.OR.OR.DZ & REG ...CRI.CRI.RS & CEALD  
 DBUS SALD

0135 / 6 (6) IN ORDER TO BRANCH TO AN ADDRESS DEPENDENT ON THE MOST SIGNIFICANT FOUR  
 BITS OF THE I/O COMMAND, A JUMP TAKES PLACE MODIFIED BY THE CR2 FIELD OF THE  
 INSTRUCTION REGISTER CONTENTS (IE. IN 1750 NUMBERING, BITS 0 THROUGH 3 OF  
 THE I/O COMMAND).  
 MAC B01...JP & ALU & REG ...CR2 5 ADDRESS IORBNCH1

ILLEGAL OPCODE ROUTINE  
 \*\*\*\*\*

0136 / 6 (1) THE REGISTER IS LOADED WITH A WORD WHICH HAS A ONE IN THE ILLEGAL OPCODE  
 BIT POSITION FOR THE FAULT REGISTER AND ZERO EVERYWHERE ELSE.  
 ILLEGOP1: MAC ...CONT & ALU ...DBUS.OREG.OR.OR.DZ & DBUS SDATA  
 DATIMNT D01024 & CEALD

0137 / 6 (2) THE CONTENTS OF THE FAULT REGISTER (ERS) IS ORED WITH THE WORD IN THE QREG  
 SO THAT THE ILLEGAL OPCODE BIT IS SET IN THE FAULT REG.  
 ILLEGOP2: MAC ...CONT & ALU ...ABUS.MOP.OR.OR.DQ & DBUS SALD & REG ...RS  
 CEREG

0138 / 6 (3) JUMP TAKES PLACE TO FAULTING. THE MICROSTACK IS POPPED.  
 MAC ...FALSE.TZPRO.CJPP & ALU & ADDRESS FAULTINT

INSTR/OPTYPE INSTRUCTION  
\*\*\*\*\*

ALIGN 16

0136 / 6 (1) JUMP SUB TO PRTDIAD TO FETCH THE DIRECT/DIRECT-INDEXED ADDRESS WHICH WILL  
 BE USED AS THE I/O COMMAND.  
 OPCODEB1: MAC ...FALSE.TZERO.CJS & ALU & ADDRESS PRTDIAD

0137 / 6 (2) THE CONTENTS OF REGISTER CRI ARE TRANSFERRED TO ERS.  
 MAC ...CONT & ALU ...MOP.OR.OR.ZA & REG ...CRI.RS & DBUS SALD  
 CEREG

0138 / 6 (3) CRI IS LOADED WITH THE I/O COMMAND FROM THE.  
 MAC ...FALSE.TZPRO.PUSH & ALU ...ABUS.RAMP.OR.OR.DZ & REG ...CRI..R2  
 CEALD & DATIMNT D02 & DBUS SDATA

0139 / 6 (4) THE CONTENTS OF CRI ARE UPSHIFTED 6 TIMES.

THE NEXT 4 INSTRUCTIONS ELIMINATE I/O COMMANDS OTHER THAN IORBN.  
 BRANCH TO ILLEGOP TAKES PLACE FOR OTHER COMMANDS.  
 THE NORMAL RETURN FROM THIS ROUTINE IS MODIFIED BY THE CONTENTS OF  
 THE I/O COMMAND. THE RETURN ADDRESS  
 MUST THEREFORE BE A MULTIPLE OF 15 FOR THE ROUTINE TO WORK CORRECTLY.

THE OREG IS ALSO LOADED.  
 0139 DECI001: MAC ...CONT & ALU ...ABUS.OREG.OR.OR.DZ & CEALD & DBUS SREG

TM FS 403

1 MAY 1981

PAGE 39

PAGE 40

AMDS/29 AMDASH MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (EMSL)

AMDS/29 AMDASH MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (EMSL)

0138 / 6 REG ....R2  
/ 6 THE CONTENTS OF THE 0 REGISTER ARE MASKED WITH (00001111110000)  
MAC ...CONT & ALU ...TRUS, QREG, AND, AND, EQ, & CKALU & DRUS SDATA  
DATINSET DR4000  
0139 / 6 A JUMP TO SCHROBIL TAKES PLACE IF ZLSB WAS NOT SET. A JUMP WITH POP STACK  
WILL THEN TAKE PLACE TO ILLEOP.  
MAC ...FALSE, ZLSB, CJP & ALU ...NOP, JR, OR, IZ  
ADDRESS BCHROBIL

0150 RINTPSE: MACF ...CONT & ALU & DRUS SREG & REG ....R1  
/ 6 (2) THE MACHINE INTERRUPT MASK IN EPI IS LOADED INTO QREG.  
MAC ...CONT & ALU ...APUS, QREG, OR, OR, DZ & CKALU  
REG ....R15  
/ 6 (3) THE CONTENTS OF THE Q REG ARE INVERTED AND PLACED IN ORI.  
MAC ...FALSE, ZERO, ORN & ALU ...RAMP, FINOR, TENOR, ZO & CKALU & REG ...ORI

013C A MODIFIED RETURN TAKES PLACE USING BITS 12 THROUGH 15 OF THE I/O COMMAND  
AS THE MODIFIER IF ZMSR WAS SET BY THE LAST INSTRUCTION.  
MAC ...R1, TROR, ZMSR, ...RPN & ALU & REG ...TRZ

0152 / 6 READ STATUS WORD  
\*\*\*\*\*  
/ 6 (1) THE INSTRUCTION WORD IN EPI IS PLACED BACK IN THE INSTRUCTION REGISTER.  
RSTATUS: MACF ...CONT & ALU & DRUS SREG & REG ....R1

013D CORRECTU: MAC ...FALSE, ZERO, CJP & ALU & RADDRESS ILLEOP  
JUMP TO ILLEOP. THE MICRO STACK IS POPPED SO AS TO MAINTAIN THE STACK  
CORRECTU: MAC ...FALSE, ZERO, CJP & ALU & RADDRESS ILLEOP

0154 / 6 (2) THE STATUS WORD IS READ AND PLACED IN ORI. RETURN TAKES PLACE  
IS CLERED. RETURN TAKES PLACE.  
MAC ...FALSE, ZERO, ORN & ALU ...TRUS, RAMP, OR, OR, DZ & REG ...ORI  
CKALU & DRUS SREG & REG ...STATSET BR0000000000

AL134 16  
0140 IOBRNGB1: MAC ...JP & ALU & RADDRESS OPU1E0 ; CMD 0111  
0141 / 6 MAC ...JP & ALU & RADDRESS ILLEOP ; CMD 1111  
0142 / 6 MAC ...JP & ALU & RADDRESS OPU1E2 ; CMD 2111  
0143 / 6 MAC ...JP & ALU & RADDRESS ILLEOP ; CMD 3111  
0144 / 6 MAC ...JP & ALU & RADDRESS OPU1E4 ; CMD 4111  
0145 / 6 MAC ...JP & ALU & RADDRESS ILLEOP ; CMD 5111  
0146 / 6 MAC ...JP & ALU & RADDRESS ILLEOP ; CMD 6111  
0147 / 6 MAC ...JP & ALU & RADDRESS ILLEOP ; CMD 7111  
0148 / 6 MAC ...JP & ALU & RADDRESS INPUTE0 ; CMD 8111  
0149 / 6 MAC ...JP & ALU & RADDRESS ILLEOP ; CMD 9111  
014A / 6 MAC ...JP & ALU & RADDRESS INPUTE4 ; CMD A111  
014B / 6 MAC ...JP & ALU & RADDRESS ILLEOP ; CMD B111  
014C / 6 MAC ...JP & ALU & RADDRESS INPUTE8 ; CMD C111  
014D / 6 MAC ...JP & ALU & RADDRESS ILLEOP ; CMD D111  
014E / 6 MAC ...JP & ALU & RADDRESS ILLEOP ; CMD E111  
014F / 6 MAC ...JP & ALU & RADDRESS ILLEOP ; CMD F111

0155 / 6 READ AND CLEAR FAULT REGISTER  
\*\*\*\*\*  
/ 6 (1) THE INSTRUCTION WORD IN EPI IS PLACED IN THE INSTRUCTION REG  
IF FAULT: MACF ...CONT & ALU & DRUS SREG & REG ....R1

0156 / 6 (2) THE CONTENTS OF THE FAULT REGISTER ARE LOADED INTO ORI. THE FAULT REG (FR3)  
IS CLERED. RETURN TAKES PLACE.  
MAC ...FALSE, ZERO, ORN & ALU ...ABUS, RAMP, OR, OR, DZ & DRUS SDATA  
REG ...ORI, ...R1 & CKALU & DRUS SREG & DATINSET Dep

0157 / 6 READ CPU STATE WORD (NOT STATUS!!!)  
\*\*\*\*\*  
/ 6 RSTATE: MACF ...CONT & ALU & DRUS SREG & REG ....R1

0158 / 6 READ INTERRUPT MASK  
\*\*\*\*\*  
/ 6 (1) THE INSTRUCTION IN EPI IS LOADED INTO THE INSTRUCTION REGISTER.

0158 / 6 (2) THE MACHINE STATE WORD IN EPA4 IS PLACED IN ORI - RETURN TAKES PLACE.  
MAC ...FALSE, ZERO, ORN & ALU ...ABUS, RAMP, OR, OR, DZ & REG ...ORI, ...R1

AMDOS/29 AMDASH MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (EMSL)

0161 / 6  
 0162 / 6  
 0163 / 6  
 0164 / 6  
 0165 / 6  
 0166 / 6  
 0167 / 6  
 0168 / 6  
 0169 / 6  
 016A / 6  
 016B / 6  
 016C / 6  
 016E / 6  
 016F / 6

MAC ...JP & ALU & ADDRESS RSTATE ; CMD A001  
 MAC ...JP & ALU & ADDRESS RMANDT ; CMD A002  
 MAC ...JP & ALU & ADDRESS ILLEGOP ; CMD A003  
 MAC ...JP & ALU & ADDRESS ILLEGOP ; CMD A004  
 MAC ...JP & ALU & ADDRESS ILLEGOP ; CMD A005  
 MAC ...JP & ALU & ADDRESS ILLEGOP ; CMD A006  
 MAC ...JP & ALU & ADDRESS ILLEGOP ; CMD A007  
 MAC ...JP & ALU & ADDRESS ILLEGOP ; CMD A008  
 MAC ...JP & ALU & ADDRESS ILLEGOP ; CMD A009  
 MAC ...JP & ALU & ADDRESS ILLEGOP ; CMD A00A  
 MAC ...JP & ALU & ADDRESS ILLEGOP ; CMD A00B  
 MAC ...JP & ALU & ADDRESS ILLEGOP ; CMD A00C  
 MAC ...JP & ALU & ADDRESS ILLEGOP ; CMD A00D  
 MAC ...JP & ALU & ADDRESS RSTATWRD ; CMD A00E  
 MAC ...JP & ALU & ADDRESS RFAULT ; CMD A00F

AMDOS/29 AMDASH MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (EMSL)

0159 / 6  
 015A / 6

CALLU  
 READ ENGINEER'S SWITCHFIELD  
 (1) THE INSTRUCTION IN ER1 IS LOADED INTO THE INSTRUCTION REGISTER.  
 (2) THE MANUAL DATA SWITCHFIELD ON THE ENGINEER'S CONTROL BOX IS LOADED INTO ER1.  
 RETURN TAKES PLACE.  
 MAC ,FALSE,ZERO,CRTN & ALU ..DBUS,RAMP,OR,OR,DZ & DBUS SHANDT  
 CALLU & REG ,,CR1

SET PENDING INTERRUPT REGISTER  
\*\*\*\*\*

0170 / 6  
 0171 / 6  
 0172 / 6

MAC ,FALSE,ZERO,CRTN & ALU ..DBUS,RAMP,OR,OR,DZ & DBUS SALU  
 CALLU & REG ,,CR1

PIO OUTPUT  
\*\*\*\*\*

0173 / 6

MAC ,FALSE,ZERO,CRTN & ALU ..DBUS,RAMP,OR,OR,DZ & DBUS SALU  
 CALLU & REG ,,CR1

(1) THE INSTRUCTION IS RELOADED INTO THE INSTRUCTION REGISTER.  
 OPUTRIG: MACF ,CONT & ALU & DBUS SREG & REC ,,,R1

(1) THE CONTENTS OF THE PENDING INTERRUPT REGISTER IN BOTH MACHINE INTERRUPT UNITS ARE CLEARED.  
 STPDINT: MACF ,CONT & ALU & DBUS SREG & REC ,,,R1 & MACINT CLRIN  
 ENAUIK & STATSHFT 00000011000

(1A) A MASK WITH ALL BUT THE TOP FOUR BITS SET IS LOADED INTO THE Q REG.  
 DATINSET D#4005

(2) THE CONTENTS OF CR1 ARE LOADED INTO THE PENDING INTERRUPT REGISTER.  
 RETURN TAKES PLACE.  
 MAC ,FALSE,ZERO,CRTN & ALU ..NOP,OR,OR,CR1 & REC ,,,CR1 & DBUS SALU  
 ENAUIK & STATSHFT 0#01000000000

(1B) THE CONTENTS OF ER2 ARE AND'ED WITH THE CONTENTS OF THE Q REG AND THE RESULT PLACED BACK IN ER2.  
 MAC ,CONT & ALU ..ABUS,NOP,AND,AND,DQ & CEREG & DBUS SALU  
 REC ,,,R2

ORG RINTMSK-10-1  
 PROCESSOR AND AUXILIARY REGISTER CONTROL ( COMMAND GROUP A00E )

(2) THE CONTENTS OF CR1 ARE OUTPUT ON THE MEMORY BUS USING THE CONTENTS OF ER2 AS THE ADDRESS. BIT 0 OF THE AUIK 1 FIELD IS HELD HIGH TO SHOW THAT THE OPERATION IS AN I/O OPERATION AND NOT A MEMORY OPERATION.  
 MAC ,FALSE,ZERO,CRTN & ALU ..NOP,OR,OR,CR1 & REC ,,,CR1,R2 & DBUS SALU  
 CRPORT & WRITE & ENAUIK & STATSHFT R#00100000000

(1) A JUMP IS MADE TO BRCH00K IN ORDER TO ELIMINATE THE CASE WHERE THE CENTRE 8 BITS OF THE COMMAND WORD IS NOW ZERO.  
 INPUTR1A: MAC ,FALSE,ZERO,CJS & ALU & ADDRESS BRCH00K

(1) THE INSTRUCTION IS RELOADED INTO THE INSTRUCTION REGISTER.

MAC ...JP & ALU & ADDRESS RINTMSK ; CMD A000



1 MAY 1981

PAGE 46

AMDOS/29 AMDASH MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1759. (EMSL)

/ 6 DATINSRT D=32767

(2) THE CONTENTS OF ER15 ARE AND'ED WITH THE QREG AND THE RESULT PLACED IN THE MASK REGISTERS OF THE 2914 CHIPS.  
MAC ,FALSE,TZERO,CRFM & ALU ,,DBUS,NOP,AND,AND,DQ & REG ,,,,R15  
DBUS,SALU & ENAUCC & STATSHPT 0000000011000 & MACINT LDM

0198 / 6

DISABLE INTERRUPTS  
\*\*\*\*\*

THE 2914 HAS THE FACILITY TO DISABLE ALL INTERRUPTS BUT THIS CANNOT BE USED BECAUSE THE TWO HIGHEST PRIORITY ARE NOT TO BE DISABLED. THE TECHNIQUE USED HERE IS TO PREPARE TO LOAD A FALSE MASK TO ER15, SO THAT ALL THE TWO HIGHEST PRIORITY ARE MASKED. DURING THE PROPER MASK IN ER15 SO THAT IT CAN BE RESTORED WHEN IT IS REQUIRED TO ENABLE INTERRUPTS AGAIN.

(1) A MASK IS LOADED INTO THE QREG WITH ALL BITS SET TO ONE EXCEPT THE TWO HIGHEST PRIORITY.  
RIGEST DISABINT: MAC ,,,,CONT & ALU ,,DBUS,QREG,OR,OR,DZ & DBUS,SDATA & DATINSRT D=16383  
/ 5

0199 / 5

(3) THE DATA IN THE Q REG IS ORED WITH THE INTERRUPT MASK IN ER15 AND LOADED INTO THE 2914 MASK REGISTERS.  
RETURN TAKES PLACE  
MAC ,FALSE,TZERO,CRFM & ALU ,,DBUS,NOP,OR,OR,DQ & DBUS,SALU & ENAUCC & MACINT LDM & STATSHPT 0000000011000 & REG ,,,,R15

019A / 6

RESET NORMAL POWER UP  
\*\*\*\*\*

THIS HAS NOT YET BEEN IMPLEMENTED

019B RESHMPU: MAC ,,,,JP & ALU & BADDRESS ILLEGOP

WRITE STATUS WORD  
\*\*\*\*\*

(1) THE INSTRUCTION IN ER1 IS LOADED INTO THE INSTRUCTION REGISTER.

1 MAY 1981

PAGE 45

AMDOS/29 AMDASH MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1759. (EMSL)

/ 6 CQREG

EMBLINT  
\*\*\*\*\*  
THIS SUBROUTINE MIMICS THE CONTENTS OF THE REGISTER ER15 IN THE 2914 MASK REGISTERS. THE MIMICING TAKES ACCOUNT OF WHETHER INTERRUPTS ARE DISABLED OR NOT.

(2) A MASK 0000000010000 (BIT 9 SET) IS LOADED INTO QREG.  
RIGEST DISABINT: MAC ,,,,CONT & ALU ,,DBUS,QREG,OR,OR,DZ & DBUS,SDATA & DATINSRT D=64  
/ 6

0192 / 6

(3) THE MACHINE STATE WORD IN ER4 IS AND'ED WITH THE MASK IN QREG  
MAC ,,,,CONT & ALU ,,DBUS,NOP,AND,AND,DQ & REG ,,,,R4

0193

(4) JUMP TO ENABLINT TAKES PLACE IF ZLSB WAS NOT SET, INDICATING THAT INTERRUPTS ARE ENABLED. ENABLINT PLACES THE MASK IN ER15 INTO THE MASK REGISTERS IN THE 2914 CHIPS BUT ALWAYS SETS BIT 0 IN ER14 TO ZERO TO TAKE ACCOUNT OF THE FACT THAT POWER DOWN CANNOT BE MASKED.  
MAC ,FALSE,ZLSP,CJP & ALU & BADDRESS ENABLINT

0194

(5) SINCE INTERRUPTS ARE DISABLED, JUMP TAKES PLACE TO DISABINT WHICH LOADS THE SPECIAL DISABLE MASK INTO THE 2914 CHIPS.  
MAC ,,,,JP & ALU & BADDRESS DISABINT

0195

CLEAR INTERRUPT REQUESTS  
\*\*\*\*\*

(1) ALL MACHINE INTERRUPTS ARE CLEARED.  
CLRINTREQ: MAC ,FALSE,TZERO,CRFM & ALU & ENAUCC & MACINT CLRIN  
/ 6  
STATSHPT 0000000011000

0196 / 6

ENABLE INTERRUPTS  
\*\*\*\*\*

ER15 CONTAINS THE INTERRUPT MASK. TO ENABLE INTERRUPTS, THE INTERRUPT MASK FROM THIS REGISTER IS PLACED IN THE MASK REGISTERS OF THE 2914 CHIPS. SINCE THE POWER DOWN INTERRUPT CANNOT BE MASKED, THIS BIT IS ALWAYS CLEARED IN THE 2914 MASK DESPITE ITS VALUE IN ER15.

(1) A MASK 0111111111111111 IS PLACED IN QREG.  
RIGEST ENABLINT: MAC ,,,,CONT & ALU ,,DBUS,QREG,OR,OR,DZ & DBUS,SDATA & CQALU

0197

TM FS 403

AMDS/29 ANDASH MICRO ASSEMBLER, V1-B  
EMULATION SEQUENCES FOR SINGLE INSTR SUBSET FOR 1750. (EMSL)

START TIMER A  
\*\*\*\*\*

(1) A COPY OF THE STATUS WORD IS PLACED IN REGISTER 10. THE CONTENTS OF THE QREG AND THE RESULT PLACE IN THE STATE LATCHES.  
RETURN TAKE PLACE.

(2) THE STATUS WORD IS AND'ED WITH THE CONTENTS OF THE QREG AND THE CONTENTS OF THE STATE LATCHES AND THE RESULT PLACE IN THE STATE LATCHES.  
RETURN TAKE PLACE.

(3) THE CONTENTS OF THE STATE LATCHES ARE AND'ED WITH THE CONTENTS OF THE QREG AND THE RESULT PLACE IN THE STATE LATCHES.  
RETURN TAKE PLACE.

(4) THE CONTENTS OF THE STATE LATCHES ARE AND'ED WITH THE CONTENTS OF THE QREG AND THE RESULT PLACE IN THE STATE LATCHES.  
RETURN TAKE PLACE.

START TIMER A  
\*\*\*\*\*

(1) THE QREG IS AND'ED WITH A MASK WITH BIT 6 SET AND ALL ELSE CLEAR.  
RETURN TAKE PLACE.

(2) THE CONTENTS OF THE STATE LATCHES ARE AND'ED WITH THE CONTENTS OF THE QREG AND THE RESULT PLACE IN THE STATE LATCHES.  
RETURN TAKE PLACE.

START TIMER A  
\*\*\*\*\*

(1) THE INSTRUCTION REGISTER ARE LOADED WITH THE INSTRUCTION IN BR1.  
JUMP SUB TAKES PLACE TO STRIMA.  
ADDRESS STRIMA

(2) THE CONTENTS OF THE REGISTER ARE AND'ED WITH THE CONTENTS OF THE QREG AND THE RESULT PLACE IN THE STATE LATCHES.  
RETURN TAKE PLACE.

START TIMER A  
\*\*\*\*\*

(1) THE CONTENTS OF THE REGISTER ARE AND'ED WITH THE CONTENTS OF THE QREG AND THE RESULT PLACE IN THE STATE LATCHES.  
RETURN TAKE PLACE.

(2) THE CONTENTS OF THE REGISTER ARE AND'ED WITH THE CONTENTS OF THE QREG AND THE RESULT PLACE IN THE STATE LATCHES.  
RETURN TAKE PLACE.

AMDS/29 ANDASH MICRO ASSEMBLER, V1-B  
EMULATION SEQUENCES FOR SINGLE INSTR SUBSET FOR 1750. (EMSL)

(1) THE WORD IN BR1 IS WRITTEN INTO THE LEAST SIGNIFICANT 10 BITS OF THE MACHINE STATUS WORD.  
RETURN TAKE PLACE.

(2) THE MOST SIGNIFICANT FOUR BITS OF THE STATUS WORD ARE LOADED.  
RETURN TAKE PLACE.

(3) THE CONTENTS OF THE REGISTER ARE AND'ED WITH THE CONTENTS OF THE QREG AND THE RESULT PLACE IN THE STATE LATCHES.  
RETURN TAKE PLACE.

PROCESOR AND AUXILIARY REGISTER CONTROL COMMANDS  
\*\*\*\*\*

THIS SECTION DISTINGUISHES BETWEEN CASES WITH DIFFERENT VALUES OF THE LEAST SIGNIFICANT FOUR BITS OF THE I/O COMMAND.

(1) JUMP SUB TO ESCRPOZ TAKES PLACE TO ELIMINATE THE CASE WITH LEAST 4 BITS OF I/O COMMAND NON ZERO AND LEAVE TO ACCOMMODATE THE 15 4 BITS OF I/O COMMAND.

START TIMER A  
\*\*\*\*\*

(1) THE CONTENTS OF THE REGISTER ARE AND'ED WITH THE CONTENTS OF THE QREG AND THE RESULT PLACE IN THE STATE LATCHES.  
RETURN TAKE PLACE.

(2) THE CONTENTS OF THE REGISTER ARE AND'ED WITH THE CONTENTS OF THE QREG AND THE RESULT PLACE IN THE STATE LATCHES.  
RETURN TAKE PLACE.

(3) THE CONTENTS OF THE REGISTER ARE AND'ED WITH THE CONTENTS OF THE QREG AND THE RESULT PLACE IN THE STATE LATCHES.  
RETURN TAKE PLACE.

(4) THE CONTENTS OF THE REGISTER ARE AND'ED WITH THE CONTENTS OF THE QREG AND THE RESULT PLACE IN THE STATE LATCHES.  
RETURN TAKE PLACE.

(5) THE CONTENTS OF THE REGISTER ARE AND'ED WITH THE CONTENTS OF THE QREG AND THE RESULT PLACE IN THE STATE LATCHES.  
RETURN TAKE PLACE.

(6) THE CONTENTS OF THE REGISTER ARE AND'ED WITH THE CONTENTS OF THE QREG AND THE RESULT PLACE IN THE STATE LATCHES.  
RETURN TAKE PLACE.

(7) THE CONTENTS OF THE REGISTER ARE AND'ED WITH THE CONTENTS OF THE QREG AND THE RESULT PLACE IN THE STATE LATCHES.  
RETURN TAKE PLACE.

(8) THE CONTENTS OF THE REGISTER ARE AND'ED WITH THE CONTENTS OF THE QREG AND THE RESULT PLACE IN THE STATE LATCHES.  
RETURN TAKE PLACE.

(9) THE CONTENTS OF THE REGISTER ARE AND'ED WITH THE CONTENTS OF THE QREG AND THE RESULT PLACE IN THE STATE LATCHES.  
RETURN TAKE PLACE.

(10) THE CONTENTS OF THE REGISTER ARE AND'ED WITH THE CONTENTS OF THE QREG AND THE RESULT PLACE IN THE STATE LATCHES.  
RETURN TAKE PLACE.

(11) THE CONTENTS OF THE REGISTER ARE AND'ED WITH THE CONTENTS OF THE QREG AND THE RESULT PLACE IN THE STATE LATCHES.  
RETURN TAKE PLACE.

(12) THE CONTENTS OF THE REGISTER ARE AND'ED WITH THE CONTENTS OF THE QREG AND THE RESULT PLACE IN THE STATE LATCHES.  
RETURN TAKE PLACE.

(13) THE CONTENTS OF THE REGISTER ARE AND'ED WITH THE CONTENTS OF THE QREG AND THE RESULT PLACE IN THE STATE LATCHES.  
RETURN TAKE PLACE.

(14) THE CONTENTS OF THE REGISTER ARE AND'ED WITH THE CONTENTS OF THE QREG AND THE RESULT PLACE IN THE STATE LATCHES.  
RETURN TAKE PLACE.

(15) THE CONTENTS OF THE REGISTER ARE AND'ED WITH THE CONTENTS OF THE QREG AND THE RESULT PLACE IN THE STATE LATCHES.  
RETURN TAKE PLACE.

START TIMER A  
\*\*\*\*\*

1 MAY 1981

PAGE 40

AMDOS/20 AMDASH MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (EMSL)

START TIMER B  
\*\*\*\*\*

BIT 5 OF THE STATE WORD (COUNTING FROM THE MS END) IS ALLOCATED TO  
INDICATING WHETHER TIMER B IS RUNNING OR NOT.

01B6 / 5  
\*\*\*\*\*  
BIT 5 OF THE STATE WORD IS LOADED WITH A ONE IN BIT POS 5 AND ZERO ELSEWHERE.  
RETURN TAKES PLACE TO STRTIMB.  
MAC ,FALSE,TZERO,CRTN & ALU ..DBUS,QREG,OR,OR,DQ & CREG & DBUS SALU  
REC ..R8 & ENADICK & AVICE B00010

01B7 / 5  
\*\*\*\*\*  
BIT 5 OF THE STATE WORD IS ORED WITH THE CONTENTS OF THE QREG AND LOADED  
INTO ERA AND THE STATE LATCHES.  
RETURN TAKES PLACE TO STRTIMB.  
MAC ,FALSE,TZERO,CRTN & ALU ..ANDS,NOP,OR,OR,DQ & CREG & DBUS SALU  
REC ..R8 & ENADICK & AVICE B00010

HALT TIMER B  
\*\*\*\*\*

01B8 / 5  
\*\*\*\*\*  
BIT 5 OF THE STATE WORD IS LOADED WITH A ZERO IN BIT 5 AND A ONE ELSEWHERE.  
RETURN TAKES PLACE TO STRTIMB.  
MAC ..CONT & ALU ..DBUS,QREG,MINOR,MINOR,DZ & CEALU & DBUS SDATA  
REC ..R8 & ENADICK & AVICE B00010

01B9 / 5  
\*\*\*\*\*  
BIT 5 OF THE STATE WORD FROM ERA IS AND'ED WITH THE CONTENTS OF THE QREG AND  
LOADED INTO ERA AND THE STATE LATCHES.  
RETURN TAKES PLACE TO STRTIMB.  
MAC ,FALSE,TZERO,CRTN & ALU ..ANDS,NOP,AND,AND,DQ & CREG & DBUS SALU  
REC ..R8 & ENADICK & AVICE B00010

OUTPUT TIMER B  
\*\*\*\*\*

01BA / 5  
\*\*\*\*\*  
BIT 5 OF THE STATE WORD IS LOADED WITH THE INSTRUCTION IN ERA.  
RETURN TAKES PLACE TO STRTIMB.  
MAC ,FALSE,TZERO,CRTN & ALU ..DBUS,SREG & REC ..R1  
REC ..R8 & ENADICK & AVICE B00010

01BB / 5  
\*\*\*\*\*  
BIT 5 OF THE STATE WORD FROM ERA IS LOADED INTO THE TIMER B.  
RETURN TAKES PLACE TO STRTIMB.  
MAC ,FALSE,TZERO,CRTN & ALU ..ANDS,NOP,OR,OR,DZ & REC ..R1 & DBUS SALU  
REC ..R8 & ENADICK & AVICE B00010

1 MAY 1981

PAGE 50

AMDOS/20 AMDASH MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (EMSL)

01BC / 5  
\*\*\*\*\*  
BIT 5 OF THE STATE WORD IS ORED WITH THE CONTENTS OF THE QREG AND LOADED  
INTO ERA AND THE STATE LATCHES.  
RETURN TAKES PLACE TO STRTIMB.  
MAC ,FALSE,TZERO,CRTN & ALU ..ANDS,NOP,OR,OR,DZ & CREG & DBUS SALU  
REC ..R8 & ENADICK & AVICE B00010

CLEAR FAULT REGISTER  
\*\*\*\*\*

01BD / 5  
\*\*\*\*\*  
BIT 5 OF THE STATE WORD IS ORED WITH THE CONTENTS OF THE QREG AND LOADED  
INTO ERA AND THE STATE LATCHES.  
RETURN TAKES PLACE TO STRTIMB.  
MAC ,FALSE,TZERO,CRTN & ALU ..ANDS,NOP,OR,OR,DZ & CREG & DBUS SALU  
REC ..R8 & ENADICK & AVICE B00010

OUTPUT TO DATA DISPLAY FIELD  
\*\*\*\*\*

01BE / 5  
\*\*\*\*\*  
BIT 5 OF THE STATE WORD IS ORED WITH THE CONTENTS OF THE QREG AND LOADED  
INTO ERA AND THE STATE LATCHES.  
RETURN TAKES PLACE TO STRTIMB.  
MAC ,FALSE,TZERO,CRTN & ALU ..ANDS,NOP,OR,OR,DZ & CREG & DBUS SALU  
REC ..R8 & ENADICK & AVICE B00010

01BF / 5  
\*\*\*\*\*  
BIT 5 OF THE STATE WORD IS ORED WITH THE CONTENTS OF THE QREG AND LOADED  
INTO ERA AND THE STATE LATCHES.  
RETURN TAKES PLACE TO STRTIMB.  
MAC ,FALSE,TZERO,CRTN & ALU ..ANDS,NOP,OR,OR,DZ & CREG & DBUS SALU  
REC ..R8 & ENADICK & AVICE B00010

PROCESSOR AND AUXILIARY REGISTER CONTROL ( COMMAND GROUP XIII )  
ORC STRTIMB+15

01B0 / 5  
\*\*\*\*\*  
BIT 5 OF THE STATE WORD IS ORED WITH THE CONTENTS OF THE QREG AND LOADED  
INTO ERA AND THE STATE LATCHES.  
RETURN TAKES PLACE TO STRTIMB.  
MAC ,FALSE,TZERO,CRTN & ALU ..ANDS,NOP,OR,OR,DZ & CREG & DBUS SALU  
REC ..R8 & ENADICK & AVICE B00010

01C0 / 5  
\*\*\*\*\*  
BIT 5 OF THE STATE WORD IS ORED WITH THE CONTENTS OF THE QREG AND LOADED  
INTO ERA AND THE STATE LATCHES.  
RETURN TAKES PLACE TO STRTIMB.  
MAC ,FALSE,TZERO,CRTN & ALU ..ANDS,NOP,OR,OR,DZ & CREG & DBUS SALU  
REC ..R8 & ENADICK & AVICE B00010



1 MAY 1961

PAGE 51

PAGE 52

AMDS/29 AMDASH MICRO ASSEMBLER, V1.0  
 EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (MMSL)

(3) IF ZLSP WAS NOT SET BY THE PREVIOUS INSTRUCTION, JUMP TAKES PLACE TO ILLECOPI. MAC, PALS, PALS, COP & ALU & ADDRESS ILLECOPI

(4) JUMP AND POP TAKES PLACE TO HALT. MAC, PALS, PALS, COP & ALU & ADDRESS HALT

ILLEGAL OPCODE PLACING IN INSTRUCTION )

THE G REGISTER IS LOADED SO THAT THERE IS ONE IN BIT POSITION 5 AND ZERO ELSEWHERE.

(2) JUMP TO ILLEDCR TAKES PLACE. MAC, PALS, PALS, COP & ALU & ADDRESS ILLEDCR

THIS IS THE END OF THE EMULATION SEQUENCES.

END

1 MAY 1961

PAGE 51

AMDS/29 AMDASH MICRO ASSEMBLER, V1.0  
 EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (MMSL)

MAC ...JIP & ALU & ADDRESS STARTIP FROM 400C  
 MAC ...JIP & ALU & ADDRESS HALTIP FROM 4000  
 MAC ...JIP & ALU & ADDRESS COPIP FROM 4000  
 MAC ...JIP & ALU & ADDRESS ILLECOPI FROM 400F

RESET PENDING INTERRUPT

IF THE INTERRUPT IS NOT CLEARLY INTO THE INSTR. IN THE REGISTER  
 JUMP SET AFTER THE INSTRUCTION IS EXECUTED

IF THE REGISTER IS NOT CLEARLY INTO THE INSTR. IN THE REGISTER  
 THE REGISTER IS LOADED WITH THE VALUE OF THE REGISTER AND THE VALUE  
 IS LOADED INTO THE REGISTER

IF THE REGISTER IS NOT CLEARLY INTO THE INSTR. IN THE REGISTER  
 IF THE REGISTER IS NOT CLEARLY INTO THE INSTR. IN THE REGISTER  
 THE REGISTER IS LOADED WITH THE VALUE OF THE REGISTER AND THE VALUE  
 IS LOADED INTO THE REGISTER

(4) RETURN TAKES PLACE IF ZLSP WAS SET. MAC, PALS, PALS, COP & ALU & ADDRESS RETURN

(5) THE PART REGISTER IS CLEARED. RETURN TAKES PLACE. MAC, PALS, PALS, COP & ALU & ADDRESS RETURN

NO - OPERATION AND BREAKPOINT

OPCODEFF: MAC ...CONT & ALU ...AROS, NOP, OR, OR, DZ & REG ...R.

(2) RETURN TAKES PLACE IF ZLSP WAS SET BY THE LAST INSTRUCTION. THE CONTENTS OF THE PART REGISTER IS PASSED THROUGH THE ALU AGAIN.

MAC ...TRIE, ALU, CRTN & ALU ...ABUS, NOP, BINOP, BINCR, DZ & REG ...R1



DN ES 403

1 MAY 1981

PAGE 4

AMDS/20 AMDASM MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBRUT FOR 1700A - 1700C

0405 / 5 STARSHRT 000000010000  
/ 5 CRALD

0406 / 5 UNCONDITIONAL RETURN TAKES PLACE AS MENTIONED IN YEPFLW NOT BEING  
/ 5 SET.

0405 / 5 MAC, PLS, ST, R, ON  
/ 5 DRUS, DN, AP, S, ADD

0406 / 5 UNCONDITIONAL JUMP TAKES PLACE IN THE YEPFLW ROUTINE

0405 / 5 MAC, PLS, ST, R, ON  
/ 5 DRUS, DN, AP, S, ADD

0407 / 5 THIS IS THE BASE RELATIVE ENTRY POINT.  
/ 5 JUMP TAKES PLACE TO THE SUBROUTINE 1701.

0407 / 5 EPOCHRAT: MAC, PLS, ST, R, ON  
/ 5 DRUS, DN, AP, S, ADD

0408 / 5 JUMP TAKES PLACE TO 1701A  
/ 5 MAC, PLS, ST, R, ON  
/ 5 DRUS, DN, AP, S, ADD

0409 / 5 THIS IS THE ENTRY POINT FOR INTERPRETIVE SHORT POSITIVE ADDRESSING.  
/ 5 A JUMP SUB TAKES PLACE TO THE SUBROUTINE 1705F

0409 / 5 EPOCHRAT: MAC, PLS, ST, R, ON  
/ 5 DRUS, DN, AP, S, ADD

0410 / 5 THE CONTENTS OF THE DERIVED OPERAND ARE ADDED TO THE CONTENTS OF THE  
/ 5 SPECIFIED REGISTER

0410 / 5 SPIAZI: MAC, PLS, ST, R, ON  
/ 5 DRUS, DN, AP, S, ADD

0411 / 5 THIS IS THE ENTRY POINT FOR REGISTER TO REGISTER ADDRESS MODE.  
/ 5 THE CONTENTS OF THE SPECIFIED REGISTERS ARE SUBTRACTED.

0411 / 5 EPOCHRAT: MAC, PLS, ST, R, ON  
/ 5 DRUS, DN, AP, S, ADD

0412 / 5 A RETURN OCCURS CONDITIONAL ON OVERFLOW NOT RATING TO 1701C  
/ 5 MAC, PLS, ST, R, ON  
/ 5 DRUS, DN, AP, S, ADD

1 MAY 1981

PAGE 5

AMDS/20 AMDASM MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBRUT FOR 1700A - 1700C

0406 / 5 UNCONDITIONAL JUMP TAKES PLACE IN THE YEPFLW ROUTINE OCCURS.

0405 / 5 MAC, PLS, ST, R, ON  
/ 5 DRUS, DN, AP, S, ADD

0407 / 5 THIS IS THE ENTRY POINT FOR SHORT AND DIRECT-INDEXED ADDRESSING.  
/ 5 A JUMP SUB TAKES PLACE TO THE SUBROUTINE 1705F

0407 / 5 EPOCHRAT: MAC, PLS, ST, R, ON  
/ 5 DRUS, DN, AP, S, ADD

0408 / 5 JUMP IS MADE TO 1701A  
/ 5 MAC, PLS, ST, R, ON  
/ 5 DRUS, DN, AP, S, ADD

0409 / 5 THIS IS THE ENTRY POINT FOR IMMEDIATE ADDRESSING.  
/ 5 A JUMP SUB TAKES PLACE TO THE SUBROUTINE 1705F

0409 / 5 EPOCHRAT: MAC, PLS, ST, R, ON  
/ 5 DRUS, DN, AP, S, ADD

0410 / 5 A JUMP IS MADE TO 1701A  
/ 5 MAC, PLS, ST, R, ON  
/ 5 DRUS, DN, AP, S, ADD

0411 / 5 THIS IS THE ENTRY POINT FOR REGISTER TO REGISTER ADDRESS MODE.  
/ 5 THE CONTENTS OF THE SPECIFIED REGISTERS ARE SUBTRACTED.

0411 / 5 EPOCHRAT: MAC, PLS, ST, R, ON  
/ 5 DRUS, DN, AP, S, ADD

0412 / 5 A RETURN OCCURS CONDITIONAL ON OVERFLOW NOT RATING TO 1701C  
/ 5 MAC, PLS, ST, R, ON  
/ 5 DRUS, DN, AP, S, ADD

SINGLE PRECISION INTERIOR SUBTRACT  
\*\*\*\*\*

((1)) THIS IS THE ENTRY POINT FOR REGISTER TO REGISTER ADDRESS MODE.  
THE CONTENTS OF THE SPECIFIED REGISTERS ARE SUBTRACTED.  
THE MACHINE AND MICROSTATUS REGISTERS ARE LOADED DIRECTLY FROM  
I2, I3, I4, I5  
CARRY IN TO THE ALU IS SET TO ONE  
CARRY TO THE APPROPRIATE STATUS BIT IS CARRY OUT OF THE ALU  
0411 / 5 EPOCHRAT: MAC, PLS, ST, R, ON  
/ 5 DRUS, DN, AP, S, ADD



1 MAY 1961

PAGE

AND/OR APDASH MICRO-ASSEMBLY AND  
EMULATION SEQUENCES FOR THE SYSTEMS READY FOR 1958. (MSL)

(6) ENTRY POINT FOR IMMEDIATE ADDRESSING  
\*\*\*\*\*

8425 OPDCD001: MAC, FALLETTER, 025  
/ 5  
ADD 5, 0B03, 0B04

8426 / 5  
MAC, FALLETTER, 025  
/ 5  
ADD 5, 0B03, 0B04

ENTRY POINT FOR IMMEDIATE ADDRESSING  
\*\*\*\*\*

(8) JUMP TABLE PLACE TO THE IMMEDIATE OPERAND FETCH ROUTINE.  
8427 OPDCD001: MAC, FALLETTER, 025  
/ 5  
ADD 5, 0B03, 0B04

(7) JUMP TABLE PLACE TO MULTIPLE SEQUENCE TAKES PLACE.  
8428 / 5  
MAC, FALLETTER, 025  
/ 5  
ADD 5, 0B03, 0B04

ENTRY POINT FOR IMMEDIATE ADDRESSING  
\*\*\*\*\*

(8) JUMP SUB TABLE PLACE TO THE IMMEDIATE OPERAND FETCH ROUTINE.  
8429 TOPCD001: MAC, FALLETTER, 025  
/ 5  
ADD 5, 0B03, 0B04

START OF MULTIPLE SEQUENCE

842A SP180: MAC, FALLETTER, 025  
/ 6  
ADD 5, 0B03, 0B04

842B MAC, FALLETTER, 025

1 MAY 1961

AND/OR APDASH MICRO-ASSEMBLY AND  
EMULATION SEQUENCES FOR THE SYSTEMS READY FOR 1958. (MSL)

841P / 5  
MAC, FALLETTER, 025  
/ 5  
ADD 5, 0B03, 0B04

8414 THIS IS THE ENTRY POINT FOR IMMEDIATE ADDRESSING.  
8420 OPDCD001: MAC, FALLETTER, 025  
/ 5  
ADD 5, 0B03, 0B04

8421 / 5  
MAC, FALLETTER, 025  
/ 5  
ADD 5, 0B03, 0B04

SINGLE PREVIOUS INSTRUCTIONS  
\*\*\*\*\*

(1) ENTRY POINT FOR REGISTER TO REGISTER ADDRESSING MODE  
\*\*\*\*\*  
THE DATA IN 202 IS TRANSFERRED TO 825

8422 OPDCD001: MAC, FALLETTER, 025  
/ 5  
ADD 5, 0B03, 0B04

8423 OPDCD001: MAC, FALLETTER, 025  
/ 5  
ADD 5, 0B03, 0B04

(2) ENTRY POINT FOR ISP ADDRESSING  
\*\*\*\*\*  
JUMP SUB TABLE PLACE TO IMMEDIATE OPERAND FETCH ROUTINE

8424 / 5  
MAC, FALLETTER, 025  
/ 6  
ADD 5, 0B03, 0B04

(3) JUMP TO START OF MULTIPLE SEQUENCE



1961

1961

1961

INCREASES IN THE NUMBER OF MICROPROGRAMS TO BE STORED IN THE MEMORY OF THE MICROPROCESSOR. THE NUMBER OF MICROPROGRAMS TO BE STORED IN THE MEMORY OF THE MICROPROCESSOR IS 7.8 x 10^4.

START OF DIVISION SEQUENCE. THE DIVISION SEQUENCE IS STORED IN THE MEMORY OF THE MICROPROCESSOR. THE DIVISION SEQUENCE IS 7.8 x 10^4.

(110) A TEST IS MADE TO DETERMINE IF THE DIVISION SEQUENCE IS STORED IN THE MEMORY OF THE MICROPROCESSOR. THE DIVISION SEQUENCE IS 7.8 x 10^4.

(111) THE DIVISION SEQUENCE IS STORED IN THE MEMORY OF THE MICROPROCESSOR. THE DIVISION SEQUENCE IS 7.8 x 10^4.

(112) JUMP TO OVERFLOW. THE DIVISION SEQUENCE IS 7.8 x 10^4.

(113) THE DIVISION SEQUENCE IS STORED IN THE MEMORY OF THE MICROPROCESSOR. THE DIVISION SEQUENCE IS 7.8 x 10^4.

(114) THE DIVISION SEQUENCE IS STORED IN THE MEMORY OF THE MICROPROCESSOR. THE DIVISION SEQUENCE IS 7.8 x 10^4.

(115) THE DIVISION SEQUENCE IS STORED IN THE MEMORY OF THE MICROPROCESSOR. THE DIVISION SEQUENCE IS 7.8 x 10^4.

(116) THE DIVISION SEQUENCE IS STORED IN THE MEMORY OF THE MICROPROCESSOR. THE DIVISION SEQUENCE IS 7.8 x 10^4.

(117) THE DIVISION SEQUENCE IS STORED IN THE MEMORY OF THE MICROPROCESSOR. THE DIVISION SEQUENCE IS 7.8 x 10^4.

(118) THE DIVISION SEQUENCE IS STORED IN THE MEMORY OF THE MICROPROCESSOR. THE DIVISION SEQUENCE IS 7.8 x 10^4.

(119) THE DIVISION SEQUENCE IS STORED IN THE MEMORY OF THE MICROPROCESSOR. THE DIVISION SEQUENCE IS 7.8 x 10^4.

(120) THE DIVISION SEQUENCE IS STORED IN THE MEMORY OF THE MICROPROCESSOR. THE DIVISION SEQUENCE IS 7.8 x 10^4.

(121) THE DIVISION SEQUENCE IS STORED IN THE MEMORY OF THE MICROPROCESSOR. THE DIVISION SEQUENCE IS 7.8 x 10^4.

(122) THE DIVISION SEQUENCE IS STORED IN THE MEMORY OF THE MICROPROCESSOR. THE DIVISION SEQUENCE IS 7.8 x 10^4.

(123) THE DIVISION SEQUENCE IS STORED IN THE MEMORY OF THE MICROPROCESSOR. THE DIVISION SEQUENCE IS 7.8 x 10^4.

(124) THE DIVISION SEQUENCE IS STORED IN THE MEMORY OF THE MICROPROCESSOR. THE DIVISION SEQUENCE IS 7.8 x 10^4.

(125) THE DIVISION SEQUENCE IS STORED IN THE MEMORY OF THE MICROPROCESSOR. THE DIVISION SEQUENCE IS 7.8 x 10^4.

(126) THE DIVISION SEQUENCE IS STORED IN THE MEMORY OF THE MICROPROCESSOR. THE DIVISION SEQUENCE IS 7.8 x 10^4.

(127) THE DIVISION SEQUENCE IS STORED IN THE MEMORY OF THE MICROPROCESSOR. THE DIVISION SEQUENCE IS 7.8 x 10^4.

(128) THE DIVISION SEQUENCE IS STORED IN THE MEMORY OF THE MICROPROCESSOR. THE DIVISION SEQUENCE IS 7.8 x 10^4.

(129) THE DIVISION SEQUENCE IS STORED IN THE MEMORY OF THE MICROPROCESSOR. THE DIVISION SEQUENCE IS 7.8 x 10^4.

(130) THE DIVISION SEQUENCE IS STORED IN THE MEMORY OF THE MICROPROCESSOR. THE DIVISION SEQUENCE IS 7.8 x 10^4.

1 MAY 1981

PAGE 14

1 MAY 1981

PAGE 15

AMDOS/29 AMDASH MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1759. (BMSL)

0444 / 6 DATINSTR D#1  
/ 6  
:(15) QREG AND CRI ARE DECRYPTED, d JOES INTO THE MS BIT OF DOTS.  
/ 6 MAC 'CONT  
/ 6 ALU #0,B#1,RAMQU,OR,OR,ZA  
/ 6 REC 'CRI,CRI  
/ 6 CKALU & DBUS SNOKE  
/ 6 STATSBT #000100000000

0445 / 6 MAC 'TRUE,MIE,LOOP  
/ 6 ALU & DBUS SNOKE  
/ 6 STATSBT #0000001110

0446 / 6 MAC 'CONT  
/ 6 ALU 'RAMOD,OR,OR,ZA  
/ 6 REC 'CRI,CRI  
/ 6 CKALU & DBUS SNOKE  
/ 6 STATSBT #000100000000

0447 / 6 MAC 'CONT  
/ 6 ALU 'RAMOD,OR,OR,ZA  
/ 6 REC 'CRI,CRI  
/ 6 CKALU & DBUS SNOKE  
/ 6 STATSBT #000100000000

0448 / 6 MAC 'CONT  
/ 6 ALU 'RAMOD,OR,OR,ZA  
/ 6 REC 'CRI,CRI  
/ 6 CKALU & DBUS SNOKE  
/ 6 STATSBT #000100000000

0449 / 6 MAC 'CONT  
/ 6 ALU 'RAMOD,OR,OR,ZA  
/ 6 REC 'CRI,CRI  
/ 6 CKALU & DBUS SNOKE  
/ 6 STATSBT #000100000000

0450 / 6 MAC 'CONT  
/ 6 ALU 'RAMOD,OR,OR,ZA  
/ 6 REC 'CRI,CRI  
/ 6 CKALU & DBUS SNOKE  
/ 6 STATSBT #000100000000

0451 / 6 MAC 'CONT  
/ 6 ALU 'RAMOD,OR,OR,ZA  
/ 6 REC 'CRI,CRI  
/ 6 CKALU & DBUS SNOKE  
/ 6 STATSBT #000100000000

0452 / 6 MAC 'CONT  
/ 6 ALU 'RAMOD,OR,OR,ZA  
/ 6 REC 'CRI,CRI  
/ 6 CKALU & DBUS SNOKE  
/ 6 STATSBT #000100000000

0453 / 6 MAC 'CONT  
/ 6 ALU 'RAMOD,OR,OR,ZA  
/ 6 REC 'CRI,CRI  
/ 6 CKALU & DBUS SNOKE  
/ 6 STATSBT #000100000000

0454 / 6 MAC 'CONT  
/ 6 ALU 'RAMOD,OR,OR,ZA  
/ 6 REC 'CRI,CRI  
/ 6 CKALU & DBUS SNOKE  
/ 6 STATSBT #000100000000

AMDOS/29 AMDASH MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (BMSL)

0443 / 6 ADDRESS,SPIDA  
/ 6 ALU & DBUS SNOKE  
/ 6  
:(20) DIVISOR IS ADDED TO REMAINDER  
/ 6 MAC 'CONT  
/ 6 ALU #0,B#1,RAMP,ADD,ADD,AB  
/ 6 REC 'CRI,CRI  
/ 6 CKALU & DBUS SNOKE  
/ 6 STATSBT #000000000000

0444 / 6 MAC 'CONT  
/ 6 ALU 'RAMOD,OR,OR,ZA  
/ 6 REC 'CRI,CRI  
/ 6 CKALU & DBUS SNOKE  
/ 6 CARRYSEL COLSB  
/ 6 STATSBT #000000000000

0445 / 6 MAC 'CONT  
/ 6 ALU 'RAMOD,OR,OR,ZA  
/ 6 REC 'CRI,CRI  
/ 6 CKALU & DBUS SNOKE  
/ 6 CARRYSEL COLSB  
/ 6 STATSBT #000000000000

0446 / 6 MAC 'CONT  
/ 6 ALU 'RAMOD,OR,OR,ZA  
/ 6 REC 'CRI,CRI  
/ 6 CKALU & DBUS SNOKE  
/ 6 CARRYSEL COLSB  
/ 6 STATSBT #000000000000

0447 / 6 MAC 'CONT  
/ 6 ALU 'RAMOD,OR,OR,ZA  
/ 6 REC 'CRI,CRI  
/ 6 CKALU & DBUS SNOKE  
/ 6 CARRYSEL COLSB  
/ 6 STATSBT #000000000000

0448 / 6 MAC 'CONT  
/ 6 ALU 'RAMOD,OR,OR,ZA  
/ 6 REC 'CRI,CRI  
/ 6 CKALU & DBUS SNOKE  
/ 6 CARRYSEL COLSB  
/ 6 STATSBT #000000000000

0449 / 6 MAC 'CONT  
/ 6 ALU 'RAMOD,OR,OR,ZA  
/ 6 REC 'CRI,CRI  
/ 6 CKALU & DBUS SNOKE  
/ 6 CARRYSEL COLSB  
/ 6 STATSBT #000000000000

0450 / 6 MAC 'CONT  
/ 6 ALU 'RAMOD,OR,OR,ZA  
/ 6 REC 'CRI,CRI  
/ 6 CKALU & DBUS SNOKE  
/ 6 CARRYSEL COLSB  
/ 6 STATSBT #000000000000

0451 / 6 MAC 'CONT  
/ 6 ALU 'RAMOD,OR,OR,ZA  
/ 6 REC 'CRI,CRI  
/ 6 CKALU & DBUS SNOKE  
/ 6 CARRYSEL COLSB  
/ 6 STATSBT #000000000000

0452 / 6 MAC 'CONT  
/ 6 ALU 'RAMOD,OR,OR,ZA  
/ 6 REC 'CRI,CRI  
/ 6 CKALU & DBUS SNOKE  
/ 6 CARRYSEL COLSB  
/ 6 STATSBT #000000000000

0453 / 6 MAC 'CONT  
/ 6 ALU 'RAMOD,OR,OR,ZA  
/ 6 REC 'CRI,CRI  
/ 6 CKALU & DBUS SNOKE  
/ 6 CARRYSEL COLSB  
/ 6 STATSBT #000000000000



1 MAY 1981

PAGE 16

AMDOS/20 AMDASH MICRO ASSEMBLER, V1.0  
 EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (BMSL  
 : (24) THE DIVISOR AND THE QUOTIENT MASE ARE SHIFTED DOWN.  
 / 5  
 / 5  
 / 5  
 / 5  
 / 5

MAC ...CONT  
 ALU ...MASHD,OR,OR,2A  
 REG ...GRI,GRI  
 CCALLU & DRUS SMOKE  
 CARRYSEL CQLSB  
 STATSHFT B#010000000000

;(25) JUMP TO SPID2 TAKES PLACE IF THE QUOTIENT  
 MASE HAS NOT BEEN SHIFTED OUT OF THE GRI.  
 / 5  
 / 5  
 / 5  
 / 5

ADDRESS SPID2,OR,OR,2A  
 ALU ...MASHD,OR,OR,2A  
 REG ...MASHD  
 DBUS SMOKE

;(25A) JUMP TO SPID3 TAKES PLACE IF THE MS BIT WAS SET INDICATING A NEGATIVE  
 RESULT.  
 / 5

MAC ...FALSE,ZMAB,CJP  
 ALU & DBUS SMOKE & ADDRESS SPID3

;(26) THE QUOTIENT IS PLACED IN GRI, THE MACHINE STATUS REGISTER IS  
 LOADED AND RETURN TAKES PLACE.  
 / 5  
 / 5  
 / 5  
 / 5

MAC ...FALSE,TZER,CRTN  
 ALU ...MASHD,OR,OR,2A  
 REG ...GRI,GRI  
 CCALLU & DRUS SMOKE  
 STATSHFT B#010000000000

;(26A) THE REMAINDER IN GRI + 1 IS NEGATED.  
 / 5  
 / 5  
 / 5  
 / 5

MAC ...CONT  
 ALU ...MASHD,OR,OR,2A  
 REG ...MASHD,OR,OR,2A  
 CARRYSEL CZERO  
 CCALLU DBUS SMOKE  
 STATSHFT B#010000000000

;(26B) THE QUOTIENT IS NEGATED AND RETURN TAKES PLACE.  
 / 5  
 / 5

MAC ...FALSE,TZER,CRTN  
 ALU ...MASHD,OR,OR,2A  
 CCALLU & DRUS SMOKE

1 MAY 1981

PAGE 17

AMDOS/20 AMDASH MICRO ASSEMBLER, V1.0  
 EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (BMSL

/ 5  
 / 5  
 / 5

REG ...GRI,GRI,R9  
 STATSHFT B#010000010000  
 CARRYSEL CZERO

SINGLE PRECISION INTEGER COMPARE  
 \*\*\*\*\*

ENTRY POINT FOR REGISTER TO REGISTER ADDRESSING  
 \*\*\*\*\*

THE CONTENTS OF REGISTER GR2 ARE SUBTRACTED FROM THE CONTENTS  
 REGISTER GR1. THE MACHINE STATUS REGISTER IS SET BASED ON THE  
 RESULT WHICH IS NOT LOADED INTO ANY REGISTER. CARRY IN TO THE MACHINE  
 STATUS REGISTER IS SET TO ZERO.

OPCODEY1: MAC ...FALSE,TZER,CRTN  
 / 5  
 / 5  
 / 5  
 / 5

ALU ...MASHD,OR,OR,2A  
 REG ...GRI,GRI  
 DBUS SMOKE  
 STATSHFT B#010000010000  
 CARRYSEL CZERO

ENTRY POINT FOR BASE RELATIVE ADDRESSING  
 \*\*\*\*\*

OPCODES2: MAC ...FALSE,TZER,CJS  
 / 5  
 / 5

ALU & DBUS SMOKE  
 BADDRESS OFB1

MAC ...FALSE,TZER,CRTN  
 ALU ...MASHD,OR,OR,2A  
 REG ...MASHD,OR,OR,2A  
 DBUS SMOKE  
 CARRYSEL CZERO & STATSHFT B#010000010000

ENTRY POINT FOR BASE RELATIVE INDEXED ADDRESSING  
 \*\*\*\*\*

JUMP SUB TO OPERAND FETCH ROUTINE  
 OPFC040C: MAC ...FALSE,TZER,CJS  
 / 5  
 / 5

ALU & DBUS SMOKE & BADDRESS OFB11

1 MAY 1981

PAGE 18

AMDOS/29 AMDASH MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (EMSL)

0453 : DERIVED OP IN EMS IS SUBTRACTED FROM CONTENTS OF IR2  
/ 6  
MAC ,FALSE,TZERO,CRTN  
ALU ,B#0,ABUS,MOP,SUBR,SUBR,DA  
REG ,B#10,TZERO,R5  
DBUS SNOKE & CARRISEL CZERO  
STATSFT B#010000010000  
/ 6  
ENTRY POINT FOR ISP ADDRESSING  
: \*\*\*\*\*  
: \*\*\*\*\*

045C OPCODEF0: MAC ,FALSE,TZERO,CJS  
/ 6  
ALU & DBUS SNOKE & ADDRESS OFISP

045D : MAC ,FALSE,TZERO,CRTN  
/ 6  
ALU ,B#0,ABUS,MOP,SUBR,SUBR,DA  
REG ,B#10,R5  
DBUS SNOKE & CARRISEL CZERO & STATSFT B#010000010000  
/ 6  
ENTRY POINT FOR ISM ADDRESSING  
: \*\*\*\*\*  
: \*\*\*\*\*

045E OPCODEF1: MAC ,FALSE,TZERO,CJS  
/ 6  
ALU & DBUS SNOKE & ADDRESS OFISM

045F : MAC ,FALSE,TZERO,CRTN  
/ 6  
ALU ,B#0,ABUS,MOP,SUBR,SUBR,DA  
REG ,B#10,R5 & DBUS SNOKE & CARRISEL CZERO  
STATSFT B#010000010000  
/ 6  
ENTRY POINT FOR DIRECT OR DIRECT INDICED ADDRESSING  
: \*\*\*\*\*  
: \*\*\*\*\*

0460 OPCODEF0: MAC ,FALSE,TZERO,CJS  
/ 6  
ALU & DBUS SNOKE & ADDRESS OFD11

0461 : MAC ,FALSE,TZERO,CRTN  
/ 6  
ALU ,B#0,ABUS,MOP,SUBR,SUBR,DA  
REG ,B#10,R5 & DBUS SNOKE & CARRISEL CZERO  
STATSFT B#010000010000  
/ 6  
ENTRY POINT FOR IMMEDIATE ADDRESSING  
: \*\*\*\*\*  
: \*\*\*\*\*

1 MAY 1981

PAGE 18

AMDOS/29 AMDASH MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (EMSL)

0462 IOPCDA1: MAC ,FALSE,TZERO,CJS  
/ 6  
ALU & DBUS SNOKE & ADDRESS OFIM

0463 : MAC ,FALSE,TZERO,CRTN  
/ 6  
ALU ,B#0,ABUS,MOP,SUBR,SUBR,DA  
REG ,B#10,R5 & DBUS SNOKE & CARRISEL CZERO  
STATSFT B#010000010000  
/ 6  
COMPARE BETWEEN LIMITS  
: \*\*\*\*\*  
: \*\*\*\*\*

0464 OPCODEF1: MAC ,FALSE,TZERO,CJS  
/ 6  
DBUS SNOKE & ALU & ADDRESS OFD12

0465 : THE LOWER LIMIT IS LOADED INTO QREG. THE MACHINE STATUS REGISTER IS CLEARED.  
/ 6  
MAC ,B#0,CONT & ALU ,B#0,ABUS,REG,CR,OP,DZ & REG ,B#0,R5 & DBUS SNOKE  
CEALU & STATSFT B#0000000011 & MACSTEN B#0000  
/ 6  
THE LOWER LIMIT IN Q IS SUBTRACTED FROM THE UPPER LIMIT. ALL OF THE MICROSTATUS  
REGISTER BITS ARE LOADED. ONLY THE CARRY BIT OF THE MACHINE  
STATUS REGISTER IS LOADED.  
MAC ,B#0,CONT & ALU ,B#0,ABUS,MOP,SUBS,SUBS,DQ & REG ,B#0,R0  
DBUS SNOKE & STATSFT B#0000000000 & MACSTEN B#1101  
/ 6  
CARRISEL CONE  
/ 6  
RETURN TAKES PLACE IF MICRO STATUS BIT N WAS SET.  
MAC ,TRUE,M01,CRTN & ALU & DBUS SNOKE & STATSFT B#0000000011110  
/ 6  
THE LOWER LIMIT IS SUBTRACTED FROM THE CONTENTS OF CRI  
THE MACHINE STATUS IS SET ACCORDING TO THE RESULT. CARRY IS SET TO ZERO.  
MAC ,B#0,CONT  
ALU ,B#0,ABUS,MOP,SUBR,SUBR,DA  
REG ,B#0,CRI,R5 & DBUS SNOKE & CARRISEL CZERO  
STATSFT B#0100000101110  
/ 6  
RETURN TAKES PLACE IF THE RESULT WAS NEGATIVE INDICATING THAT THE CONTENTS  
OF CRI WERE LESS THAN THE LOWER LIMIT.  
MAC ,TRUE,M01,CRTN  
ALU & DBUS SNOKE & STATSFT B#0000000101110  
/ 6

PAGE 19

1 MAY 1981

PAGE 26

AMDOS/29 AMDASH MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (EMSL)

```

0464 / 6 THE UPPER LIMIT IS SUBTRACTED FROM THE CONTENTS OF GRI. THE MACHINE STATUS
      / 6 IS SET ON THE RESULT OF THE SUBTRACTION. CARRY IS SET EQUAL TO ZERO.
      / 6 MAC ...CONT
      / 6 ALU .B#9,ABUS,NOP,SUBR,SUBR,DA
      / 6 REG ...GRI,REG & DBUS SNOONE & CARRISEL CZERO
      / 6 STATSEFT B#00000010000

0465 / 6 RETURN TAKES PLACE IF THE RESULT OF THE SUBTRACTION WAS POSITIVE INDICATING
      / 6 THAT THE CONTENTS OF GRI WERE GREATER THAN THE UPPER LIMIT.
      / 6 MAC TRUE,MUI,CRTN
      / 6 ALU & DBUS SNOONE & STATSEFT B#000000100110

0466 / 6 THE CONTENTS OF GRI ARE BETWEEN THE LIMITS SO THE MACHINE STATUS IS SET
      / 6 FOR A ZERO RESULT.
      / 6 MAC FALSE,TZFFO,CRTM
      / 6 ALU .B#9,NOP,AND,AND,DZ
      / 6 DBUS SNOONE & CARRISEL CZERO
      / 6 STATSEFT B#00000010000

```

INCREMENT MEMORY BY POSITIVE INTEGER  
\*\*\*\*\*

ENTRY POINT  
\*\*\*\*\*

```

046D / 6 (1) JUMP SUB TAKES PLACE TO OPDI1
      / 6 OPCODES: MAC ,FALSE,TZERO,CJS & ALU & DBUS SNOONE & BADDRESS OPDI1

046E / 6 THE INSTRUCTION IN IR0 IS SWAPPED WITH THE CONTENTS OF IR0.
      / 6 MAC ...CONT & ALU ...ABUS,RAM,OR,OR,DZ & REG ...RZERO,RZERO,R1
      / 6 CELL0 & CEREZ & DBUS SALU

046F / 6 (3) THE INSTRUCTION IN IR0 IS DOWNSHIFTED.
      / 6 MAC ...CONT & ALU ...RAMD,OR,OR,ZA & REG ...RZERO,RZERO & CREALU
      / 6 DBUS SNOONE & STATSEFT B#000000000000

0470 / 6 (4) THE INSTRUCTION IN IR0 IS DOWNSHIFTED.

```

1 MAY 1981

PAGE 21

AMDOS/29 AMDASH MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (EMSL)

```

0470 / 6 MAC ...CONT & ALU ...RAMD,OR,OR,ZA & REG ...RZERO,RZERO & CREALU
      / 6 DBUS SNOONE & STATSEFT B#000000000000

0471 / 6 (5) THE INSTRUCTION IN IR0 IS MASKED BY 000000000011111 AND DOWNSHIFTED.
      / 6 MAC ...CONT & ALU ...DBUS,RAMD,AND,AND,DA & REG ...RZERO,RZERO
      / 6 DBUS SDATA & DATINSRT D#63 & CREALU

0472 / 6 (6) 2 IS ADDED TO THE CONTENTS OF IR0 AND IT IS DOWNSHIFTED.
      / 6 MAC ...CONT & ALU ...DBUS,RAMD,ADD,ADD,DA & REG ...RZERO,RZERO & CREALU
      / 6 DBUS SDATA & DATINSRT D#2

0473 / 6 (7) THE POSITIVE INTEGER NOW OBTAINED IS ADDED TO THE CONTENTS OF ERS.
      / 6 MAC ...CONT & ALU .B#0,ABUS,NOP,ADD,ADD,DA & DBUS SALU & CEREZ
      / 6 REG ...RZERO,R5 & STATSEFT B#00000010000 & CARRISEL CGAR
      / 6 MACSTEN B#0000

0474 / 6 (3) JUMP TO OSGENPUR TAKES PLACE IF OVERFLOW WAS NOT SET BY THE PREVIOUS
      / 6 INSTRUCTION.
      / 6 MAC ,FALSE,OV,CJP & ALU ...ABUS,AMP,OR,OR,DZ & REG ...RZERO,R1
      / 6 DBUS SNOONE & CREALU & BADDRESS OSGENPUR

0475 / 6 (4) JUMP SUB TO OSGENPUR TAKES PLACE.
      / 6 MAC ,FALSE,TZERO,CJS & ALU & DBUS SNOONE & BADDRESS OSGENPUR

0476 / 6 (5) JUMP TO OVERFLOW TAKES PLACE.
      / 6 MAC ...JP & ALU & DBUS SNOONE & BADDRESS OVERFLOW

```

DECREMENT MEMORY BY POSITIVE INTEGER  
\*\*\*\*\*

DECREMENT MEMORY BY POSITIVE INTEGER  
\*\*\*\*\*

ENTRY POINT  
\*\*\*\*\*

```

0477 / 6 (1) JUMP SUB TAKES PLACE TO OPDI1
      / 6 OPCODES: MAC ,FALSE,TZERO,CJS & ALU & DBUS SNOONE & BADDRESS OPDI1

0478 / 6 THE INSTRUCTION IN IR1 IS SWAPPED WITH THE CONTENTS OF IR0.
      / 6 MAC ...CONT & ALU ...ABUS,RAM,OR,OR,DZ & REG ...RZERO,RZERO,R1
      / 6 CELL0 & CEREZ & DBUS SALU

```



1 MAY 1981

PAGE 24

AMDOS/29 AMDASH MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (EMSL)

```

(1) JUMP SUB TO OFB1
0480 OPCODES: MAC ,FALSE,TZERO,CJS & ALU & DBUS SNOKE & BADDRESS OFB1
(2) THE DERIVED OPERAND IS ORED WITH THE CONTENTS OF IR2 AND THE RESULT
PLACED IN IR2
0489 / & MAC ,FALSE,TZERO,CRTN & ALU ,B#0,ABUS,RAMP,OR,DA
/ & REG ,B#10,B#10,RZERO,RZERO,R5 & DBUS SNOKE & STATSEFT #000000010000
/ & CCALL & CARRISEL CZERO
ENTRY POINT FOR BASE RELATIVE INDEED ADDRESSING
*****
(1) JUMP SUB TO OFB1
048A KOPCD48F: MAC ,FALSE,TZERO,CJS & ALU & DBUS SNOKE & BADDRESS OFB1
(2) THE DERIVED OPERAND IS ORED WITH THE CONTENTS OF IR2 AND THE RESULT
PLACED IN IR2
048B / & MAC ,FALSE,TZERO,CRTN & ALU ,B#0,ABUS,RAMP,OR,DA
/ & REG ,B#10,B#10,RZERO,RZERO,R5 & DBUS SNOKE & STATSEFT #000000010000
/ & CCALL & CARRISEL CZERO
ENTRY POINT FOR DIRECT OR DIRECT INDEED ADDRESSING
*****
(1) JUMP SUB TO OFD1
048C OPCODES: MAC ,FALSE,TZERO,CJS & ALU & DBUS SNOKE & BADDRESS OFD1
(2) THE DERIVED OPERAND IS ORED WITH THE CONTENTS OF GRI AND THE RESULT PLACED
IN GRI.
048D / & MAC ,FALSE,TZERO,CRTN & ALU ,B#0,ABUS,RAMP,OR,DA
/ & REG ,GRI,GRI,R5 & DBUS SNOKE & STATSEFT #000000010000 & CCALL
/ & CARRISEL CZERO
ENTRY POINT FOR IMMEDIATE ADDRESSING
*****
(1) JUMP SUB TO OFIM
048E KOPCD48B: MAC ,FALSE,TZERO,CJS & ALU & DBUS SNOKE & BADDRESS OFIM
(2) THE DERIVED OPERAND IS ORED WITH THE CONTENTS OF GRI AND THE RESULT LEFT
IN GRI.
048F / & MAC ,FALSE,TZERO,CRTN & ALU ,B#0,ABUS,RAMP,OR,DA
/ & REG ,GRI,GRI,R5 & DBUS SNOKE & STATSEFT #000000010000 & CCALL
/ & CARRISEL CZERO

```

1 MAY 1981

PAGE 25

AMDOS/29 AMDASH MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (EMSL)

```

LOGICAL AND
*****
ENTRY POINT FOR REGISTER ADDRESSING
(1) THE CONTENTS OF GR2 (R2) ARE AND'ED WITH THE CONTENTS OF GRI (R1).
THE RESULT IS STORED IN GRI (R1).
0490 OPCODES: MAC ,FALSE,TZERO,CRTN & ALU ,B#0,RAMP,AND,AND,AB & REG ,GRI,GR2
/ & CCALL & DBUS SNOKE & STATSEFT #000000010000
/ & CARRISEL CZERO
ENTRY POINT FOR BASE RELATIVE ADDRESSING
*****
(1) JUMP SUB TO OFB1
0491 OPCODES: MAC ,FALSE,TZERO,CJS & ALU & DBUS SNOKE & BADDRESS OFB1
(2) THE DERIVED OPERAND IS AND'ED WITH THE CONTENTS OF IR2 AND THE RESULT
LEFT IN IR2
0492 / & MAC ,FALSE,TZERO,CRTN & ALU ,B#0,ABUS,RAMP,AND,AND,DA
/ & REG ,B#10,B#10,RZERO,RZERO,R5 & DBUS SNOKE
/ & STATSEFT #000000010000
/ & CARRISEL CZERO
ENTRY POINT FOR BASE RELATIVE INDEED ADDRESSING.
*****
(1) JUMP SUB TO OFB1
0493 KOPCD48E: MAC ,FALSE,TZERO,CJS & ALU & DBUS SNOKE & BADDRESS OFB1
(2) THE DERIVED OPERAND IS AND'ED WITH THE CONTENTS OF IR2 AND THE RESULT LEFT
IN IR2.
0494 / & MAC ,FALSE,TZERO,CRTN & ALU ,B#0,ABUS,RAMP,AND,AND,DA
/ & REG ,B#10,B#10,RZERO,RZERO,R5 & DBUS SNOKE
/ & STATSEFT #000000010000
/ & CARRISEL CZERO
ENTRY POINT FOR DIRECT AND DIRECT INDEED ADDRESSING
*****
(1) JUMP SUB TO OFD1
0495 OPCODES: MAC ,FALSE,TZERO,CJS & ALU & DBUS SNOKE & BADDRESS OFD1

```

1 MAY 1981

PAGE 26

AM005/29 AMDASH MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1759. (EMSL)

```

0496 / 5 (2) THE DERIVED OPERAND IS AND'ED WITH THE CONTENTS OF GRI AND THE RESULT
      / 5 PLACED IN GRI.
      / 5 MAC ,FALSE,ZERO,CRTN & ALU ,R#0,ABUS,RAMP,AND,AND,DA
      / 5 REG ,GRI,GRI,R5 & CKALU & DBUS,SNONE & STATSBFT #000000010000
      / 5 CARRISEL CZERO
      / 5 ENTRY POINT FOR IMMEDIATE ADDRESSING
      / 5 *****
0497 TOPCDA47: MAC ,FALSE,ZERO,CJS & ALU & DBUS,SNONE & BADDRESS OPIM
      / 5
      / 5 (2) THE DERIVED OPERAND IS AND'ED WITH THE CONTENTS OF GRI (RA) AND THE RESULT
      / 5 LEFT IN GRI (RA).
      / 5 MAC ,FALSE,ZERO,CRTN & ALU ,R#0,ABUS,RAMP,AND,AND,DA
      / 5 REG ,GRI,GRI,R5 & CKALU & DBUS,SNONE & STATSBFT #000000010000
      / 5 CARRISEL CZERO

```

EXCLUSIVE LOGICAL OR

ENTRY POINT FOR REGISTER ADDRESSING

```

0499 / 5 (1) THE CONTENTS OF CR2 (BB) IS EXCLUSIVE ORED WITH THE CONTENTS OF GRI (RB).
      / 5 THE RESULT IS LEFT IN GRI (RA).
      / 5 MAC ,FALSE,ZERO,CRTN & ALU ,R#0,RAMP,FIOR,FIOR,DA
      / 5 REG ,GRI,GRI,R5 & CKALU & DBUS,SNONE & STATSBFT #000000010000
      / 5 CARRISEL CZERO

```

ENTRY POINT FOR DIRECT OR DIRECT IMMEDIAD ADDRESSING

```

049A / 5 (1) JUMP SUB TO OPD11
      / 5 *****
      / 5 (2) THE DERIVED OPERAND IS AND'ED WITH THE CONTENTS OF GRI (RA) AND THE RESULT
      / 5 LEFT IN GRI (RA).
      / 5 MAC ,FALSE,ZERO,CJS & ALU & DBUS,SNONE & BADDRESS OPD11
      / 5
      / 5 (2) THE DERIVED OPERAND IS EXCLUSIVE ORED WITH THE CONTENTS OF GRI (RA) AND
      / 5 THE RESULT LEFT IN GRI (RA).
      / 5 MAC ,FALSE,ZERO,CRTN & ALU ,R#0,ABUS,RAMP,FIOR,FIOR,DA
      / 5 REG ,GRI,GRI,R5 & CKALU & DBUS,SNONE & STATSBFT #000000010000
      / 5 CARRISEL CZERO
      / 5 ENTRY POINT FOR IMMEDIATE ADDRESSING
      / 5 *****

```

1 MAY 1981

PAGE 27

AM005/29 AMDASH MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (EMSL)

```

049C / 5 (1) JUMP SUB TO OP1M
      / 5 *****
      / 5 (2) THE DERIVED OPERAND IS EX ORED WITH THE CONTENTS OF GRI (RA) AND THE RESULT
      / 5 LEFT IN GRI (RA).
      / 5 MAC ,FALSE,ZERO,CRTN & ALU ,R#0,ABUS,RAMP,FIOR,FIOR,DA
      / 5 REG ,GRI,GRI,R5 & CKALU & DBUS,SNONE & STATSBFT #000000010000
      / 5 CARRISEL CZERO

```

LOGICAL AND

ENTRY POINT FOR REGISTER ADDRESSING

```

049E / 5 (1) THE CONTENTS OF CP: (RR) ARE AND'ED WITH THE CONTENTS OF GRI (RA) AND
      / 5 THE RESULT LEFT IN GRI (RA).
      / 5 MAC ,FALSE,ZERO,CRTN & ALU ,R#0,RAMP,AND,AND,AB & REC ,GRI,GRI & CKALU
      / 5 DBUS,SNONE

```

```

049F / 5 (2) THE CONTENTS OF GFI (RA) ARE INVERTED (BY TAKINGG THE EXCLUSIVE NOR WITH
      / 5 ZERO) AND PLACED IN GRI (RA).
      / 5 MAC ,FALSE,ZERO,CRTN & ALU ,R#0,RAMP,FIOR,FIOR,DA
      / 5 REG ,GFI,GFI & CKALU & DBUS,SNONE & STATSBFT #000000010000
      / 5 CARRISEL CZERO

```

ENTRY POINT FOR DIRECT OR DIRECT IMMEDIAD ADDRESSING

```

04A0 / 5 (1) JUMP SUB TO OPD13
      / 5 *****
      / 5 (2) THE DERIVED OPERAND IS AND'ED WITH THE CONTENTS OF GRI (RA) AND THE RESULT
      / 5 LEFT IN GRI (RA).
      / 5 MAC ,FALSE,ZERO,CJS & ALU & DBUS,SNONE & BADDRESS OPD13
      / 5
      / 5 (3) THE NOT OF THE CONTENTS OF GFI (RA) IS TAKEN AND THE RESULT PLACED IN
      / 5 GRI (RA).
      / 5 MAC ,FALSE,ZERO,CRTN & ALU ,R#0,RAMP,FIOR,FIOR,DA
      / 5 REG ,GFI,GRI & CKALU & DBUS,SNONE & STATSBFT #000000010000
      / 5 ENTRY POINT FOR IMMEDIATE ADDRESSING
      / 5 *****

```



1 MAY 1961

PAGE 10

PAGE 31

AMDS29 AMDASH MICRO ASSEMBLY, F14  
EMULATION SEQUENCE FOR SINGLE LENGTH SHIFT FOR 105A. (MCL)

7/5    0482    0483    0484    0485    0486    0487    0488    0489    0490    0491    0492    0493    0494    0495    0496    0497    0498    0499    0500

7/5    0482    0483    0484    0485    0486    0487    0488    0489    0490    0491    0492    0493    0494    0495    0496    0497    0498    0499    0500

7/5    0482    0483    0484    0485    0486    0487    0488    0489    0490    0491    0492    0493    0494    0495    0496    0497    0498    0499    0500

7/5    0482    0483    0484    0485    0486    0487    0488    0489    0490    0491    0492    0493    0494    0495    0496    0497    0498    0499    0500

7/5    0482    0483    0484    0485    0486    0487    0488    0489    0490    0491    0492    0493    0494    0495    0496    0497    0498    0499    0500

7/5    0482    0483    0484    0485    0486    0487    0488    0489    0490    0491    0492    0493    0494    0495    0496    0497    0498    0499    0500

7/5    0482    0483    0484    0485    0486    0487    0488    0489    0490    0491    0492    0493    0494    0495    0496    0497    0498    0499    0500

7/5    0482    0483    0484    0485    0486    0487    0488    0489    0490    0491    0492    0493    0494    0495    0496    0497    0498    0499    0500

AMDS29 AMDASH MICRO ASSEMBLY, F14  
EMULATION SEQUENCE FOR SINGLE LENGTH SHIFT FOR 105A. (MCL)

7/5    0482    0483    0484    0485    0486    0487    0488    0489    0490    0491    0492    0493    0494    0495    0496    0497    0498    0499    0500

7/5    0482    0483    0484    0485    0486    0487    0488    0489    0490    0491    0492    0493    0494    0495    0496    0497    0498    0499    0500

7/5    0482    0483    0484    0485    0486    0487    0488    0489    0490    0491    0492    0493    0494    0495    0496    0497    0498    0499    0500

7/5    0482    0483    0484    0485    0486    0487    0488    0489    0490    0491    0492    0493    0494    0495    0496    0497    0498    0499    0500

7/5    0482    0483    0484    0485    0486    0487    0488    0489    0490    0491    0492    0493    0494    0495    0496    0497    0498    0499    0500

7/5    0482    0483    0484    0485    0486    0487    0488    0489    0490    0491    0492    0493    0494    0495    0496    0497    0498    0499    0500

7/5    0482    0483    0484    0485    0486    0487    0488    0489    0490    0491    0492    0493    0494    0495    0496    0497    0498    0499    0500



AMERICAN MACHINERY ASSOCIATION, 1400  
WASHINGTON, D. C. 20004

MEMORANDUM FOR THE DIRECTOR, NATIONAL BUREAU OF STANDARDS  
SUBJECT: AMERICAN MACHINERY ASSOCIATION, 1400  
WASHINGTON, D. C. 20004

1. The American Machinery Association has requested that the  
National Bureau of Standards issue a report on the  
machinery industry.

2. The Bureau has been requested to issue a report on the  
machinery industry.

3. The Bureau has been requested to issue a report on the  
machinery industry.

4. The Bureau has been requested to issue a report on the  
machinery industry.

5. The Bureau has been requested to issue a report on the  
machinery industry.

6. The Bureau has been requested to issue a report on the  
machinery industry.

7. The Bureau has been requested to issue a report on the  
machinery industry.

8. The Bureau has been requested to issue a report on the  
machinery industry.

9. The Bureau has been requested to issue a report on the  
machinery industry.

AMERICAN MACHINERY ASSOCIATION, 1400  
WASHINGTON, D. C. 20004

MEMORANDUM FOR THE DIRECTOR, NATIONAL BUREAU OF STANDARDS  
SUBJECT: AMERICAN MACHINERY ASSOCIATION, 1400  
WASHINGTON, D. C. 20004

1. The American Machinery Association has requested that the  
National Bureau of Standards issue a report on the  
machinery industry.

2. The Bureau has been requested to issue a report on the  
machinery industry.

3. The Bureau has been requested to issue a report on the  
machinery industry.

4. The Bureau has been requested to issue a report on the  
machinery industry.

5. The Bureau has been requested to issue a report on the  
machinery industry.

6. The Bureau has been requested to issue a report on the  
machinery industry.

7. The Bureau has been requested to issue a report on the  
machinery industry.

8. The Bureau has been requested to issue a report on the  
machinery industry.

9. The Bureau has been requested to issue a report on the  
machinery industry.

AD-A114 029

ROYAL AIRCRAFT ESTABLISHMENT FARNBOROUGH (ENGLAND) F/G 9/2  
AN IMPLEMENTATION OF MIL-STD-1750 AIRBORNE COMPUTER INSTRUCTION--ETC(U)  
MAY 81 S J SHRIMPSON  
RAE-F5-403

DRIC-BR-80502

NL

UNCLASSIFIED

2 - 2

31-0024




END  
DATE  
FILMED  
5-82  
DTIC

1 MAY 1981

PAGE 34

1 MAY 1981

PAGE 35

AMDS/29 AMDASH MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (EMSL)

DOUBLE SHIFT LEFT LOGICAL  
\*\*\*\*\*

ENTRY POINT  
\*\*\*\*\*

04C5 OPCODES: MAC ,FALSE,ZERO,CJS  
/ & ALU & DBUS SNOWE & BADDRESS SEPTMH

04C7 DSRL1:  
/ & (2) THE CONTENTS OF REGISTER RB-1 (GR2-1) ARE LOADED INTO THE QREG  
/ & ALU ,DBUS,NOP,SUBS,DZ  
/ & REG ,R9 & DBUS SALU  
/ & CREG & STATSEPT B000010000000

04D0 DSRL1:  
/ & (3) THE CONTENTS OF RB (GR2) AND QREG ARE CONCATENATED AND UPSHIFTED  
/ & LOGICAL.  
/ & MAC ,COMT  
/ & ALU ,RAMOD,OR,OR,ZA  
/ & REG ,CR2,GR2  
/ & DBUS SNOWE & CREALU & STATSEPT B000110000000

04D1 / & (4) 1 IS SUBTRACTED FROM THE CONTENTS OF RB9 (THE CARRY INPUT IS SET  
/ & TO 0 BY STATSEPT CAUSING THIS TO HAPPEN)  
/ & ALU ,DBUS,NOP,SUBS,DZ  
/ & REG ,R9 & DBUS SALU  
/ & CREG & STATSEPT B000000000000

04D2 / & (5) JUMP TO DSRL1 TAKES PLACE IF ZLSB IS NOT SET  
/ & THE MICRO STATUS REGISTER IS LOADED ACCORDING TO THE CONTENTS OF  
/ & QREG (THE MOST SIGNIFICANT HALF OF THE DOUBLE LENGTH  
/ & WORD).  
/ & MAC ,FALSE,ZLSB,CJP  
/ & ALU & DBUS SNOWE & BADDRESS DSRL1

04D3 / & (6) JUMP SUB TAKES PLACE TO ASDLSG2, THE ROUTINE THAT DETERMINES THE  
/ & SETTING OF THE STATUS BITS FOR A DOUBLE LENGTH WORD IN GR2 AND GR2-1.  
/ & MAC ,FALSE,ZERO,CJS  
/ & ALU & DBUS SNOWE & BADDRESS ASDLSG2

04D4 / & (9) RETURN TAKES PLACE  
/ & MAC ,FALSE,ZERO,CRTM & ALU & DBUS SNOWE

AMDS/29 AMDASH MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (EMSL)

DOUBLE SHIFT RIGHT LOGICAL  
\*\*\*\*\*

ENTRY POINT  
\*\*\*\*\*

04D5 OPCODES: MAC ,FALSE,ZERO,CJS  
/ & ALU & DBUS SNOWE & BADDRESS SEPTMH

04D6 DSRL1:  
/ & (2) THE CONTENTS OF REGISTER RB-1 (GR2-1) ARE LOADED INTO THE QREG  
/ & ALU ,DBUS,NOP,SUBS,DZ  
/ & REG ,R9 & DBUS SALU  
/ & CREG & STATSEPT B000000000000

04D7 DSRL1:  
/ & (3) THE CONTENTS OF RB (GR2) AND QREG ARE CONCATENATED AND DOWNSHIFTED  
/ & LOGICAL.  
/ & MAC ,COMT  
/ & ALU ,RAMOD,OR,OR,ZA  
/ & REG ,CR2,GR2  
/ & DBUS SNOWE & CREALU & STATSEPT B000110000000

04D8 / & (4) 1 IS SUBTRACTED FROM THE CONTENTS OF RB9 (THE CARRY INPUT IS SET  
/ & TO 0 BY STATSEPT CAUSING THIS TO HAPPEN)  
/ & ALU ,DBUS,NOP,SUBS,DZ  
/ & REG ,R9 & DBUS SALU  
/ & CREG & STATSEPT B000000000000

04D9 / & (5) JUMP TO DSRL1 TAKES PLACE IF ZLSB IS NOT SET  
/ & MAC ,FALSE,ZLSB,CJP  
/ & ALU & DBUS SNOWE & BADDRESS DSRL1

04DA / & (6) JUMP SUB TAKES PLACE TO ASDLSG2, THE ROUTINE THAT DETERMINES THE  
/ & SETTING OF THE STATUS BITS FOR A DOUBLE LENGTH WORD IN GR2 AND GR2-1.  
/ & MAC ,FALSE,ZERO,CJS  
/ & ALU & DBUS SNOWE & BADDRESS ASDLSG2

04DB / & (9) RETURN TAKES PLACE  
/ & MAC ,FALSE,ZERO,CRTM & ALU & DBUS SNOWE

DOUBLE SHIFT RIGHT ARITHMETIC  
\*\*\*\*\*

TM FS 403

1 MAY 1961

PAGE 36

AM905/29 AMDASH MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (DMSL)

```

: ENTRY POINT
: *****
043C OFC0B0?1: MAC ,FALSE,ZERO,CJS
/ &
/ &
: (2) THE CONTENTS OF REGISTER RB+1 (GR2+1) ARE LOADED INTO THE QREG
043D D5BA2: MAC ...CONT
/ &
/ &
: (2A) THE CONTENTS OF GR2 (MS HALF) ARE SHIFTED LEFT SO THAT THE MS BIT GOES
: INTO THE CARRY. THE ALU IS NOT CLOCKED HOWEVER SO THAT THE CONTENTS OF GR2
: ARE UNCHANGED.
043E / &
/ &
/ &
: (3) THE CONTENTS OF RB (GR2) AND QREG ARE CONCATENATED AND DOWNSHIFTED
: WITH THE CARRY GOING INTO THE MS BIT...
043F D5BA1: MAC ...CONT
/ &
/ &
/ &
: (4) 1 IS SUBTRACTED FROM THE CONTENTS OF ERG (THE CARRY INPUT IS SET
: TO 0 BY STATUS7 CAUSING THIS TO HAPPEN)
0438 / &
/ &
/ &
: (5) JUMP TO D5A1 TAKES PLACE IF ZLSB IS NOT SET
: THE MACHINE STATUS REGISTER IS LOADED ACCORDING TO THE CONTENTS OF
: GR2 (THE MOST SIGNIFICANT HALF OF THE DOUBLE LENGTH
: WORD.
0439 / &
/ &
: (6) JUMP SUB TAKES PLACE TO A5L1G2, THE ROUTINE THAT DETERMINES THE
: SETTING OF THE STATUS BITS FOR A DOUBLE LENGTH WORD IN GR2 AND GR2+1.
043Z / &
/ &

```

1 MAY 1961

PAGE 37

AM905/29 AMDASH MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (DMSL)

```

0433 / &
/ &
: (9) RETURN TAKES PLACE.
MAC ,FALSE,ZERO,CRTM & ALU & DBUS SHONE
-----
: DOUBLE SHIFT LEFT ARITHMETIC
: *****
0434 D5LA1: MAC ...CONT,OR,OR,ZA
/ &
/ &
: (1) THE CONTENTS OF REGISTER RP+1 (GR2+1) ARE LOADED INTO THE QREG
: (2) THE CONTENTS OF RB (GR2) AND QREG ARE CONCATENATED AND UPSHIFTED
: LOGICAL. THE ORIGINAL CONTENTS ARE PLACED IN ERG.
0435 D5LA2: MAC ...CONT,OR,OR,ZA
/ &
/ &
/ &
: (3) THE CONTENTS OF ERG ARE XORED WITH GR2. THE CONTENTS OF GR2 ARE PLACED IN
: ERG. THE RESULT OF THE FUNCTION IS PLACED IN GR2.
0436 / &
/ &
/ &
: (4) 1 IS SUBTRACTED FROM THE CONTENTS OF ERG (THE CARRY INPUT IS SET
: TO 0 BY STATUS7 CAUSING THIS TO HAPPEN)
0437 / &
/ &
/ &
: (5) JUMP SUBROUTINE TO OVERFLOW TAKES PLACE IF THE ZMSD AUXILIARY STATUS
: BIT WAS NOT SET. THE CONTENTS OF IR2 ARE RESTORED.
0438 / &
/ &
/ &
: (6) 1 IS SUBTRACTED FROM THE CONTENTS OF ERG (THE CARRY INPUT IS SET
: TO 0 BY STATUS7 CAUSING THIS TO HAPPEN)
0439 / &
/ &
/ &
: (7) JUMP TO D5A1 TAKES PLACE IF ZLSB IS NOT SET
: THE MACHINE STATUS REGISTER IS LOADED ACCORDING TO THE CONTENTS OF

```

1 MAY 1981

PAGE 38

ANDOS/29 AMDASH MICRO ASSEMBLER, VI.0  
 EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (EMSL  
 : GR2 (THE MOST SIGNIFICANT HALF OF THE DOUBLE LENGTH  
 : WORD.  
 / 5  
 : (8) JUMP SUB TAKES PLACE TO ASDLSTG2, THE ROUTINE THAT DETERMINES THE  
 : SETTING OF THE STATUS BITS FOR A DOUBLE LENGTH WORD IN GR2 AND GR2+1.  
 : MAC ,FALSE,ZERO,CJS  
 / 5  
 : (9) RETURN TAKES PLACE.  
 : MAC ,FALSE,ZERO,CRTM & ALU & DBUS SHOME

0412A : MAC ,FALSE,ZLSB,CJP  
 / 5  
 : ALU & DBUS SHOME & ADDRESS DSLA2

0412B : (8) JUMP SUB TAKES PLACE TO ASDLSTG2, THE ROUTINE THAT DETERMINES THE  
 : SETTING OF THE STATUS BITS FOR A DOUBLE LENGTH WORD IN GR2 AND GR2+1.  
 : MAC ,FALSE,ZERO,CJS  
 / 5  
 : ALU & DBUS SHOME & ADDRESS ASDLSTG2

0412C : (9) RETURN TAKES PLACE.  
 : MAC ,FALSE,ZERO,CRTM & ALU & DBUS SHOME

DOUBLE SHIFT LEFT CYCLIC  
 \*\*\*\*\*

ENTRY POINT  
 \*\*\*\*\*

0412D OPCODES: MAC ,FALSE,ZERO,CJS  
 / 5  
 : ALU & DBUS SHOME & ADDRESS SHFTM

0412E DSLC2: MAC ,FALSE,ZERO,CJS  
 / 5  
 : ALU & DBUS SHOME & ADDRESS SHFTM  
 / 5  
 : REG ,RAMOP,OR,OR,ZA  
 / 5  
 : DBUS SHOME & CICALU & STATSHFT 24001111000000

0412F DSLC1: MAC ,FALSE,ZERO,CJS  
 / 5  
 : ALU & DBUS SHOME & ADDRESS SHFTM  
 / 5  
 : REG ,RAMOP,OR,OR,ZA  
 / 5  
 : DBUS SHOME & CICALU & STATSHFT 24001111000000

0412G : (4) 1 IS SUBTRACTED FROM THE CONTENTS OF ER0 (THE CARRY INPUT IS SET  
 : TO 0 BY STATSHFT CAUSING THIS TO HAPPEN)  
 : MAC ,FALSE,ZERO,CJS  
 / 5  
 : ALU & DBUS SHOME & ADDRESS SHFTM  
 / 5  
 : REG ,RAMOP,OR,OR,ZA  
 / 5  
 : DBUS SHOME & CICALU & STATSHFT 24001111000000

0412H : (5) JUMP TO DSLC1 TAKES PLACE IF ZLSB IS NOT SET  
 : THE MACHINE STATUS REGISTER IS LOADED ACCORDING TO THE CONTENTS OF

1 MAY 1981

PAGE 39

ANDOS/29 AMDASH MICRO ASSEMBLER, VI.0  
 EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (EMSL  
 : GR2 (THE MOST SIGNIFICANT HALF OF THE DOUBLE LENGTH  
 : WORD.  
 / 5  
 : (8) JUMP SUB TAKES PLACE TO ASDLSTG2, THE ROUTINE THAT DETERMINES THE  
 : SETTING OF THE STATUS BITS FOR A DOUBLE LENGTH WORD IN GR2 AND GR2+1.  
 : MAC ,FALSE,ZERO,CJS  
 / 5  
 : ALU & DBUS SHOME & ADDRESS ASDLSTG2

0417A : MAC ,FALSE,ZLSB,CJP  
 / 5  
 : ALU & DBUS SHOME & ADDRESS DSLG1

0417B : (8) JUMP SUB TAKES PLACE TO ASDLSTG2, THE ROUTINE THAT DETERMINES THE  
 : SETTING OF THE STATUS BITS FOR A DOUBLE LENGTH WORD IN GR2 AND GR2+1.  
 : MAC ,FALSE,ZERO,CJS  
 / 5  
 : ALU & DBUS SHOME & ADDRESS ASDLSTG2

0417C : (9) RETURN TAKES PLACE.  
 : MAC ,FALSE,ZERO,CRTM & ALU & DBUS SHOME

DOUBLE SHIFT RIGHT CYCLIC  
 \*\*\*\*\*

0417D DSLC2: MAC ,FALSE,ZERO,CJS  
 / 5  
 : ALU & DBUS SHOME & ADDRESS DSLG1  
 / 5  
 : REG ,RAMOP,OR,OR,ZA  
 / 5  
 : DBUS SHOME & CICALU & STATSHFT 24001111000000

0417E DSLC1: MAC ,FALSE,ZERO,CJS  
 / 5  
 : ALU & DBUS SHOME & ADDRESS DSLG1  
 / 5  
 : REG ,RAMOP,OR,OR,ZA  
 / 5  
 : DBUS SHOME & CICALU & STATSHFT 24001111000000

0417F : (4) 1 IS SUBTRACTED FROM THE CONTENTS OF ER0 (THE CARRY INPUT IS SET  
 : TO 0 BY STATSHFT CAUSING THIS TO HAPPEN)  
 : MAC ,FALSE,ZERO,CJS  
 / 5  
 : ALU & DBUS SHOME & ADDRESS DSLG1  
 / 5  
 : REG ,RAMOP,OR,OR,ZA  
 / 5  
 : DBUS SHOME & CICALU & STATSHFT 24001111000000

0417G : (5) JUMP TO DSLC1 TAKES PLACE IF ZLSB IS NOT SET  
 : THE MACHINE STATUS REGISTER IS LOADED ACCORDING TO THE CONTENTS OF  
 : GR2 (THE MOST SIGNIFICANT HALF OF THE DOUBLE LENGTH  
 : WORD.  
 / 5  
 : MAC ,FALSE,ZLSB,CJP  
 / 5  
 : ALU & DBUS SHOME & ADDRESS DSLG1

0417H : (8) JUMP SUB TAKES PLACE TO ASDLSTG2, THE ROUTINE THAT DETERMINES THE  
 : SETTING OF THE STATUS BITS FOR A DOUBLE LENGTH WORD IN GR2 AND GR2+1.

TN FS 403

1 MAY 1961

PAGE 49

AMDOS/29 AMDASH MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (EMSL)

0476 / 4 MAC FALSE,ZERO,CJS  
ALU & DBUS SNOKE & ADDRESS ASD1ST02  
0479 / 4 (9) RETURN TAKES PLACE  
MAC FALSE,ZERO,CRTM & ALU & DBUS SNOKE

SEPTND32 -- SUBROUTINE USED FOR DETERMINING DIRECTION AND NUMBER OF SHIFTS  
FOR SINGLE SHIFT COUNT IN REGISTER INSTRUCTIONS.

PLACES MODULUS OF GR2 IN ERG SETS ERG AS FOLLOWS:  
0 IF ZERO SHIFT  
1 IF POSITIVE SHIFT  
2 IF NEGATIVE SHIFT  
3 IF OVERFLOW.

(1) THE CONTENTS OF GR2 ARE PLACED IN ERG. MICROSTATUS IS LOADED ACCORDING  
TO GR2.  
047A SEPTND32: MAC ...CONT & ALU ...NOP,OR,ZA & REG ...GR2,R9 & CKREG  
DBUS SALU & STATSHFT 0010000001000

(2) RETURN TAKES PLACE IF MICRO Z IS SET INDICATING A ZERO SHIFT. 0 IS PLACED  
IN ERG  
047B / 4 MAC TRUE,MUI,CRTM & ALU ...NOP,AND,AND,DZ & DBUS SALU & REG ...R9  
CKREG & STATSHFT 0000000010100

(2A) 1 IS SUBTRACTED FROM GR2 AND THE RESULT PLACED IN THE QREG.  
047C / 4 MAC ...CONT & ALU ...QREG,SUB,SUBR,ZA & REG ...GR2  
STATSHFT 000000000000 & CKALU & DBUS SNOKE

(3) QREG CONTENTS ARE MASKED WITH 1111111110000. MICROSTATUS IS LOADED  
ACCORDING TO RESULT. NB THE MASK PATTERN NEEDED IS COINCIDENTALLY THE SAME  
AS A STATUS AND SHIFT PATTERN THAT WILL LOAD THE MICROSTATUS REGISTER.  
047D / 4 MAC ...CONT & ALU ...NOP,AND,AND,DZ & DBUS SNOKE  
DAYINSHT 0465528

(4) RETURN TAKES PLACE IF MICROSTATUS N IS SET. THIS IS THE CASE IF THE  
CONTENTS OF THE REGISTER INDICATING SHIFT MAGNITUDE AND DIRECTION WAS  
POSITIVE AND NOT GREATER THAN 10.  
047E / 4 MAC TRUE,MUI,CRTM & ALU ...ABUS,NOP,ADD,ADD,DZ & REG ...R9  
DBUS SALU & STATSHFT 0010000010100 & CKREG

(5) GR2 IS DELETED AND PLACED IN ERG.  
047F / 4 MAC ...CONT & ALU ...NOP,SUBS,SUBS,ZA & REG ...GR2,R9 & CKREG

1 MAY 1961

PAGE 41

AMDOS/29 AMDASH MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (EMSL)

0500 / 4 DBUS SALU & STATSHFT 0010000000000  
(6) 1 IS SUBTRACTED FROM THE CONTENTS OF ERG AND THE RESULT  
IS PLACED IN QREG.  
MAC ...CONT & ALU ...ABUS,QREG,SUBS,SUBS,DZ & REG ...R9 & CKALU  
STATSHFT 0000000000000

(7) CONTENTS OF QREG ARE MASKED WITH 1111111110000 AND THE MICROSTATUS  
REGISTER SET ACCORDING TO THE RESULT.  
0501 / 4 MAC ...CONT & ALU ...NOP,AND,AND,DZ & DBUS SNOKE  
DAYINSHT 0465528

(8) RETURN TAKES PLACE IF MICROSTATUS ZERO IS SET. 1 IS ADDED TO THE CONTENTS  
OF ERG.  
0502 / 4 MAC TRUE,MUI,CRTM & ALU ...ABUS,NOP,ADD,ADD,DZ & DBUS SALU & CKREG  
REG ...R9 & STATSHFT 0010000010100

(9) RETURN TAKES PLACE. 1 IS ADDED TO ERG.  
0503 / 4 MAC FALSE,ZERO,CRTM & ALU ...ABUS,NOP,ADD,ADD,DZ & DBUS SALU & CKREG  
REG ...R9 & STATSHFT 0010000000000

SEPTND32 -- SUBROUTINE USED FOR DETERMINING DIRECTION AND NUMBER OF SHIFTS  
FOR DOUBLE SHIFT COUNT IN REGISTER INSTRUCTIONS.

PLACES MODULUS OF GR2 IN ERG SETS ERG AS FOLLOWS:  
0 IF ZERO SHIFT  
1 IF POSITIVE SHIFT  
2 IF NEGATIVE SHIFT  
3 IF OVERFLOW.

(1) THE CONTENTS OF GR2 ARE PLACED IN ERG. MICROSTATUS IS LOADED ACCORDING  
TO GR2.  
0504 SEPTND32: MAC ...CONT & ALU ...NOP,OR,ZA & REG ...GR2,R9 & CKREG  
DBUS SALU & STATSHFT 0000000010000

(2) RETURN TAKES PLACE IF MICRO Z IS SET INDICATING A ZERO SHIFT. 0 IS PLACED  
IN ERG  
0505 / 4 MAC TRUE,MUI,CRTM & ALU ...NOP,AND,AND,DZ & DBUS SALU & REG ...R9  
CKREG & STATSHFT 0000000010100

(2A) 1 IS SUBTRACTED FROM GR2 AND THE RESULT PLACED IN THE QREG.  
0506 / 4 MAC ...CONT & ALU ...QREG,SUBR,SUBR,ZA & REG ...GR2  
STATSHFT 000000000000 & CKALU & DBUS SNOKE

(3) QREG CONTENTS ARE MASKED WITH 1111111110000. MICROSTATUS IS LOADED

1 MAY 1961

PAGE 42

AMNOS/29 AMNASH MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (BMSL)

0507 / 6  
: ACCORDING TO RESULT, NO THE MASK PATTERN NEEDED IS COINCIDENTALLY THE SAME  
: AS A STATUS AND SHIFT PATTERN THAT WILL LOAD THE MICROSTATUS REGISTER.  
: MAC ...CONT & ALU 000, DBUS, NOP, AND, AND, DQ & DBUS SDATA  
: DATINSET D065504

0508 / 6  
: (4) RETURN TAKES PLACE IF MICROSTATUS N IS SET. THIS IS THE CASE IF THE  
: CONTENTS OF THE REGISTER INDICATING SHIFT MAGNITUDE AND DIRECTION WAS  
: POSITIVE AND NOT GREATER THAN 16.  
: MAC ...TRUE, M01, CRTM & ALU ...AMUS, NOP, ADD, ADD, DZ & REG ...R0  
: DBUS SALU & STATSHFT 0001000001000 & CREG

0509 / 6  
: (5) GR2 IS NEGATED AND PLACED IN ER0.  
: MAC ...CONT & ALU ...NOP, SUBS, SUBS, 2A & REG ...R2, R0 & CREG  
: DBUS SALU & STATSHFT 0001000000000

0510 / 6  
: (6) 1 IS SUBTRACTED FROM THE CONTENTS OF ER0 AND THE RESULT  
: PLACED IN OREG.  
: MAC ...CONT & ALU ...ABUS, OREG, SUBS, SUBS, DZ & REG ...R0 & CKALU  
: STATSHFT 0000000000000

0511 / 6  
: (7) CONTENTS OF OREG ARE MASKED WITH 11111111110000 AND THE MICROSTATUS  
: REGISTER SET ACCORDING TO THE RESULT.  
: MAC ...CONT & ALU 000, DBUS, NOP, AND, AND, DQ & DBUS SDATA  
: DATINSET D065504

0512 / 6  
: (8) RETURN TAKES PLACE IF MICROSTATUS ZERO IS SET. 1 IS ADDED TO THE CONTENTS  
: OF ER0.  
: MAC ...TRUE, M01, CRTM & ALU ...ABUS, NOP, ADD, ADD, DZ & DBUS SALU & CREG  
: REG ...R0 & STATSHFT 0001000001000

0513 / 6  
: (9) RETURN TAKES PLACE, 1 IS ADDED TO ER0.  
: MAC ...FALSE, TZERO, CRTM & ALU ...ABUS, NOP, ADD, ADD, DZ & DBUS SALU & CREG  
: REG ...R0 & STATSHFT 0001000000000

0514 / 6  
: THIS SUBROUTINE PLACES THE CONTENTS OF THE CR1 FIELD IN THE  
: INSTRUCTION IN THE GR2 FIELD POSITION IN THE INSTRUCTION REGISTER.

0515 / 6  
: (1) THE CONTENTS OF ER1 ARE SWAPPED WITH THE CONTENTS OF ER0  
: ER0 & CREG & DBUS SALU

0516 / 6  
: (2) THE CONTENTS OF ER0 ARE DOWN SHIFTED.  
: MAC ...CONT & ALU ...RAMP, OR, OR, 2A & REG ...RZERO, RZERO & CKALU  
: DBUS SMOKE & STATSHFT 0001010000000

1 MAY 1961

PAGE 43

AMNOS/29 AMNASH MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (BMSL)

0510 / 6  
: (3) THE CONTENTS OF ER0 ARE DOWNSHIFTED.  
: MAC ...CONT & ALU ...RAMP, OR, OR, 2A & REG ...RZERO, RZERO & CKALU  
: DBUS SMOKE & STATSHFT 0001010000000

0511 / 6  
: (4) THE CONTENTS OF ER0 ARE DOWNSHIFTED.  
: MAC ...CONT & ALU ...RAMP, OR, OR, 2A & REG ...RZERO, RZERO & CKALU  
: DBUS SMOKE & STATSHFT 0001010000000

0512 / 5  
: (5) THE CONTENTS OF ER0 ARE DOWNSHIFTED.  
: MAC ...CONT & ALU ...RAMP, OR, OR, 2A & REG ...RZERO, RZERO & CKALU  
: DBUS SMOKE & STATSHFT 0001010000000

0513 / 5  
: (6) THE CONTENTS OF ER0 ARE SWAPPED WITH THE CONTENTS OF ER1. THE INSTRUCTION  
: REGISTER IS LOADED.  
: MAC ...FALSE, TZERO, CRTM & ALU ...ABUS, RAMP, OR, OR, DZ & DBUS SALU  
: REG ...RZERO, RZERO, R1 & CKALU & CREG

SHIFT LOGICAL COUNT IN REGISTER  
\*\*\*\*\*

ENTRY POINT  
\*\*\*\*\*

0514 OPCODE6A: MAC ...FALSE, TZERO, CJS & ALU & DBUS SMOKE & RADDRESS SEPTMD10

(2) JUMP TAKES PLACE TO P1GRIGR2 SO THAT THE CR1 FIELD IN THE INSTRUCTION  
REGISTER IS TRANSFERRED TO THE GR2 FIELD SO THAT THE INSTRUCTIONS SLL, SRL, SRA  
SLC, DSSL, DSRL, DSRA, DSLC CAN BE USED. THIS RESULTS IN A LARGE SAVING IN  
CODE ALTHOUGH THERE IS A TIME PENALTY INCURRED BY USING THIS SUBROUTINE.  
MAC ...FALSE, TZERO, CJS & ALU & DBUS SMOKE & RADDRESS P1GRIGR2

(3) THE CONTENTS OF ER0 ARE PASSED THROUGH THE ALU.  
MAC ...CONT & ALU ...RAMP, MOP, OR, OR, DZ & DBUS SMOKE & REG ...R0

(4) RETURN TAKES PLACE IF LS BYTE WAS ZERO IMPLYING NO SHIFT.  
MAC ...TRUE, ZLSB, CRTM & ALU ...ABUS, MOP, SUBS, SUBS, DZ & REG ...R0  
CREG & STATSHFT 0000000000000 & DBUS SALU

(5) JUMP TO SLL1 TAKES PLACE IF LS BYTE OF ER0 WAS ZERO AFTER SUBTRACTION IN  
(3) INDICATING POSITIVE (IF LEFT) SHIFT.  
MAC ...TRUE, ZLSB, CJP & ALU & DBUS SMOKE & RADDRESS SLL1

(6) 1 IS SUBTRACTED FROM ER0

TM FS 403

1 MAY 1961

PAGE 44

AMDOS/20 AMDASH MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (EMSL)

```
0510 / &
MAC ...CONT & ALU ..ABUS.NOP.SUBS.DZ & REG ....RB & DBUS SALU
CEREG & STASHTT 00000000000000000000
(7) JUMP TO S111 TAKES PLACE IF LS BYTE OF ERG WAS ZERO AFTER THE SUBTRACTION
MEANING A NEGATIVE SHIFT (IF RIGHT) IS REQUIRED.
MAC ,TRUE,ZLSB,CJP & ALU & DBUS SMOVE & ADDRESS S111
(8) IN THE EVENT THAT ERG IS STILL NONZERO, JUMP TO OVERFLOW TAKES PLACE.
MAC ...JP & ALU & DBUS SMOVE & ADDRESS OVERFLOW
```

```
SHIFT ARITHMETIC COUNT IN REGISTER
*****
ENTRY POINT
*****
```

```
0511 OPDC05B:: MAC ,FALSE,TZERO,CJS & ALU & DBUS SMOVE & ADDRESS SEFTNDIG
(2) JUMP TAKES PLACE TO PLGRIC2 SO THAT THE GR1 FIELD IN THE INSTRUCTION
REGISTER IS TRANSFERRED TO THE GR2 FIELD SO THAT THE INSTRUCTIONS S11,S12,S1A
S1C,S1L,S1R,S1S,D1S1A,D1S1C CAN BE USED. THIS RESULTS IN A LARGE SAVING IN
CODE ALTHOUGH THERE IS A TIME PENALTY INCURRED BY USING THIS SUBROUTINE.
MAC ,FALSE,TZERO,CJS & ALU & DBUS SMOVE & ADDRESS PLGRIC2
```

```
0512 (3) THE CONTENTS OF ERG ARE PASSED THROUGH THE ALU.
MAC ...CONT & ALU ..ABUS.NOP.OR.OR.DZ & DBUS SMOVE & REG ....RB
(4) RETURN TAKES PLACE IF LS BYTE WAS ZERO IMPLYING NO SHIFT.
MAC ,TRUE,ZLSB,CJM & ALU ..ABUS.NOP.SUBS.DZ & REG ....RB
CEREG & STASHTT 00000000000000000000
```

```
0513 (5) JUMP TO S111 TAKES PLACE IF LS BYTE OF ERG WAS ZERO AFTER SUBTRACTION IN
(3) INDICATING POSITIVE (IE LEFT) SHIFT.
MAC ,TRUE,ZLSB,CJP & ALU & DBUS SMOVE & ADDRESS S111
```

```
0514 (6) 1 IS SUBTRACTED FROM ERG
MAC ...CONT & ALU ..ABUS.NOP.SUBS.DZ & REG ....RB & DBUS SALU
CEREG & STASHTT 00000000000000000000
```

```
0515 (7) JUMP TO S1A0 TAKES PLACE IF LS BYTE OF ERG WAS ZERO AFTER THE SUBTRACTION
MEANING A NEGATIVE SHIFT (IF RIGHT) IS REQUIRED.
MAC ,TRUE,ZLSB,CJP & ALU & DBUS SMOVE & ADDRESS S1A0
```

```
0516 (8) IN THE EVENT THAT ERG IS STILL NONZERO, JUMP TO OVERFLOW TAKES PLACE.
```

1 MAY 1961

PAGE 45

AMDOS/20 AMDASH MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (EMSL)

```
0523 / &
MAC ...JP & ALU & DBUS SMOVE & ADDRESS OVERFLOW
SHIFT CYCLIC COUNT IN REGISTER
*****
ENTRY POINT
*****
```

```
0524 OPDC06C:: MAC ,FALSE,TZERO,CJS & ALU & DBUS SMOVE & ADDRESS SEFTNDIG
(2) JUMP TAKES PLACE TO PLGRIC2 SO THAT THE GR1 FIELD IN THE INSTRUCTION
REGISTER IS TRANSFERRED TO THE GR2 FIELD SO THAT THE INSTRUCTIONS S11,S12,S1A
S1C,S1L,S1R,S1S,D1S1A,D1S1C CAN BE USED. THIS RESULTS IN A LARGE SAVING IN
CODE ALTHOUGH THERE IS A TIME PENALTY INCURRED BY USING THIS SUBROUTINE.
MAC ,FALSE,TZERO,CJS & ALU & DBUS SMOVE & ADDRESS PLGRIC2
```

```
0525 (3) THE CONTENTS OF ERG ARE PASSED THROUGH THE ALU.
MAC ...CONT & ALU ..ABUS.NOP.OR.OR.DZ & DBUS SMOVE & REG ....RB
(4) RETURN TAKES PLACE IF LS BYTE WAS ZERO IMPLYING NO SHIFT.
MAC ,TRUE,ZLSB,CJM & ALU ..ABUS.NOP.SUBS.DZ & REG ....RB
CEREG & STASHTT 00000000000000000000
```

```
0526 (5) JUMP TO S1C1 TAKES PLACE IF LS BYTE OF ERG WAS ZERO AFTER SUBTRACTION IN
(3) INDICATING POSITIVE (IE LEFT) SHIFT.
MAC ,TRUE,ZLSB,CJP & ALU & DBUS SMOVE & ADDRESS S1C1
```

```
0527 (6) 1 IS SUBTRACTED FROM ERG
MAC ...CONT & ALU ..ABUS.NOP.SUBS.DZ & REG ....RB & DBUS SALU
CEREG & STASHTT 00000000000000000000
```

```
0528 (7) JUMP TO S1C1 TAKES PLACE IF LS BYTE OF ERG WAS ZERO AFTER THE SUBTRACTION
MEANING A NEGATIVE SHIFT (IF RIGHT) IS REQUIRED.
MAC ,TRUE,ZLSB,CJP & ALU & DBUS SMOVE & ADDRESS S1C1
```

```
0529 (8) IN THE EVENT THAT ERG IS STILL NONZERO, JUMP TO OVERFLOW TAKES PLACE.
MAC ...JP & ALU & DBUS SMOVE & ADDRESS OVERFLOW
```

```
SHIFT CYCLIC COUNT IN REGISTER
*****
ENTRY POINT
*****
```



1 MAY 1981

PAGE 46

ANDOS/29 AMDASH MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (EMSL)

```

*****
052C OPCODES: MAC ,FALSE,ZERO,CJS & ALU & DBUS SNOKE & BADDRESS SEPTND32
(2) JUMP TAKES PLACE TO PLGR1R2 SO THAT THE GR1 FIELD IN THE INSTRUCTION REGISTER IS TRANSFERRED TO THE GR2 FIELD SO THAT THE INSTRUCTIONS SLL,SRL,SRA SLC,DSLL,DSRL,DSRA,DSLCL CAN BE USED. THIS RESULTS IN A LARGE SAVING IN CODE ALTHOUGH THERE IS A TIME PENALTY INCURRED BY USING THIS SUBROUTINE.
MAC ,FALSE,ZERO,CJS & ALU & DBUS SNOKE & BADDRESS PLGR1R2
052D
(3) THE CONTENTS OF ERB ARE PASSED THROUGH THE ALU.
MAC ,TRUE,ZERO,CJS & ALU & DBUS SNOKE & BADDRESS D5LAI
052E
(4) RETURN TAKES PLACE IF IS BITS WAS ZERO IMPLYING NO SHIFT.
MAC ,TRUE,ZERO,CJS & ALU & DBUS SNOKE & BADDRESS D5LAI
052F / &
CAREC & STATSHFT #000000000000 & DBUS SALU
(5) JUMP TO D5RA2 TAKES PLACE IF IS BITS OF ERB WAS ZERO AFTER SUBTRACTION IN MEANING A NEGATIVE SHIFT (IF LEFT) IS REQUIRED.
MAC ,TRUE,ZERO,CJS & ALU & DBUS SNOKE & BADDRESS D5LAI
0530
(6) 1 IS SUBTRACTED FROM ERB
MAC ,TRUE,ZERO,CJS & ALU & DBUS SNOKE & BADDRESS D5LAI
0531 / &
CAREC & STATSHFT #000000000000 & DBUS SALU
(7) JUMP TO D5RA2 TAKES PLACE IF IS BITS OF ERB WAS ZERO AFTER THE SUBTRACTION MEANING A NEGATIVE SHIFT (IF RIGHT) IS REQUIRED.
MAC ,TRUE,ZERO,CJS & ALU & DBUS SNOKE & BADDRESS D5RA2
0532
(8) IN THE EVENT THAT ERB IS STILL NONZERO, JUMP TO OVERFLOW TAKES PLACE.
MAC ,TRUE,ZERO,CJS & ALU & DBUS SNOKE & BADDRESS D5RA2
0533
DOUBLE SHIFT ARITHMETIC COUNT IN REGISTER
*****
ENTRY POINT
*****
0534 OPCODES: MAC ,FALSE,ZERO,CJS & ALU & DBUS SNOKE & BADDRESS SEPTND32
(2) JUMP TAKES PLACE TO PLGR1R2 SO THAT THE GR1 FIELD IN THE INSTRUCTION REGISTER IS TRANSFERRED TO THE GR2 FIELD SO THAT THE INSTRUCTIONS SLL,SRL,SRA SLC,DSLL,DSRL,DSRA,DSLCL CAN BE USED. THIS RESULTS IN A LARGE SAVING IN CODE ALTHOUGH THERE IS A TIME PENALTY INCURRED BY USING THIS SUBROUTINE.
MAC ,FALSE,ZERO,CJS & ALU & DBUS SNOKE & BADDRESS PLGR1R2
0535
(3) THE CONTENTS OF ERB ARE PASSED THROUGH THE ALU.
MAC ,TRUE,ZERO,CJS & ALU & DBUS SNOKE & BADDRESS D5LAI
0536
(4) RETURN TAKES PLACE IF IS BITS WAS ZERO IMPLYING NO SHIFT.
MAC ,TRUE,ZERO,CJS & ALU & DBUS SNOKE & BADDRESS D5LAI
0537 / &
CAREC & STATSHFT #000000000000 & DBUS SALU
(5) JUMP TO D5RA2 TAKES PLACE IF IS BITS OF ERB WAS ZERO AFTER THE SUBTRACTION MEANING A NEGATIVE SHIFT (IF RIGHT) IS REQUIRED.
MAC ,TRUE,ZERO,CJS & ALU & DBUS SNOKE & BADDRESS D5RA2
0538
(6) IN THE EVENT THAT ERB IS STILL NONZERO, JUMP TO OVERFLOW TAKES PLACE.
MAC ,TRUE,ZERO,CJS & ALU & DBUS SNOKE & BADDRESS D5RA2
0539
DOUBLE SHIFT CYCLIC COUNT IN REGISTER
*****
ENTRY POINT
*****
053C OPCODES: MAC ,FALSE,ZERO,CJS & ALU & DBUS SNOKE & BADDRESS SEPTND32
(2) JUMP TAKES PLACE TO PLGR1R2 SO THAT THE GR1 FIELD IN THE INSTRUCTION REGISTER IS TRANSFERRED TO THE GR2 FIELD SO THAT THE INSTRUCTIONS SLL,SRL,SRA SLC,DSLL,DSRL,DSRA,DSLCL CAN BE USED. THIS RESULTS IN A LARGE SAVING IN CODE ALTHOUGH THERE IS A TIME PENALTY INCURRED BY USING THIS SUBROUTINE.
MAC ,FALSE,ZERO,CJS & ALU & DBUS SNOKE & BADDRESS PLGR1R2
053D
(3) THE CONTENTS OF ERB ARE PASSED THROUGH THE ALU.
MAC ,TRUE,ZERO,CJS & ALU & DBUS SNOKE & BADDRESS D5LAI
053E
(4) RETURN TAKES PLACE IF IS BITS WAS ZERO IMPLYING NO SHIFT.
MAC ,TRUE,ZERO,CJS & ALU & DBUS SNOKE & BADDRESS D5LAI
053F / &
CAREC & STATSHFT #000000000000 & DBUS SALU

```

1 MAY 1981

PAGE 47

ANDOS/29 AMDASH MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (EMSL)

```

*****
0535 OPCODES: MAC ,FALSE,ZERO,CJS & ALU & DBUS SNOKE & BADDRESS PLGR1R2
(3) THE CONTENTS OF ERB ARE PASSED THROUGH THE ALU.
MAC ,TRUE,ZERO,CJS & ALU & DBUS SNOKE & BADDRESS D5LAI
0536
(4) RETURN TAKES PLACE IF IS BITS WAS ZERO IMPLYING NO SHIFT.
MAC ,TRUE,ZERO,CJS & ALU & DBUS SNOKE & BADDRESS D5LAI
0537 / &
CAREC & STATSHFT #000000000000 & DBUS SALU
(5) JUMP TO D5RA2 TAKES PLACE IF IS BITS OF ERB WAS ZERO AFTER SUBTRACTION IN MEANING A NEGATIVE SHIFT (IF LEFT) IS REQUIRED.
MAC ,TRUE,ZERO,CJS & ALU & DBUS SNOKE & BADDRESS D5LAI
0538
(6) 1 IS SUBTRACTED FROM ERB
MAC ,TRUE,ZERO,CJS & ALU & DBUS SNOKE & BADDRESS D5LAI
0539 / &
CAREC & STATSHFT #000000000000 & DBUS SALU
(7) JUMP TO D5RA2 TAKES PLACE IF IS BITS OF ERB WAS ZERO AFTER THE SUBTRACTION MEANING A NEGATIVE SHIFT (IF RIGHT) IS REQUIRED.
MAC ,TRUE,ZERO,CJS & ALU & DBUS SNOKE & BADDRESS D5RA2
053A
(8) IN THE EVENT THAT ERB IS STILL NONZERO, JUMP TO OVERFLOW TAKES PLACE.
MAC ,TRUE,ZERO,CJS & ALU & DBUS SNOKE & BADDRESS D5RA2
053B
DOUBLE SHIFT CYCLIC COUNT IN REGISTER
*****
ENTRY POINT
*****
053C OPCODES: MAC ,FALSE,ZERO,CJS & ALU & DBUS SNOKE & BADDRESS SEPTND32
(2) JUMP TAKES PLACE TO PLGR1R2 SO THAT THE GR1 FIELD IN THE INSTRUCTION REGISTER IS TRANSFERRED TO THE GR2 FIELD SO THAT THE INSTRUCTIONS SLL,SRL,SRA SLC,DSLL,DSRL,DSRA,DSLCL CAN BE USED. THIS RESULTS IN A LARGE SAVING IN CODE ALTHOUGH THERE IS A TIME PENALTY INCURRED BY USING THIS SUBROUTINE.
MAC ,FALSE,ZERO,CJS & ALU & DBUS SNOKE & BADDRESS PLGR1R2
053D
(3) THE CONTENTS OF ERB ARE PASSED THROUGH THE ALU.
MAC ,TRUE,ZERO,CJS & ALU & DBUS SNOKE & BADDRESS D5LAI
053E
(4) RETURN TAKES PLACE IF IS BITS WAS ZERO IMPLYING NO SHIFT.
MAC ,TRUE,ZERO,CJS & ALU & DBUS SNOKE & BADDRESS D5LAI
053F / &
CAREC & STATSHFT #000000000000 & DBUS SALU

```

TM FS 403

1 MAY 1961

PAGE 48

ANDOS/20 ANDASH MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (EMSL)

```

: (5) JUMP TO DSR2 TAKES PLACE IF LS BYTE OF RRG WAS ZERO AFTER SUBTRACTION IN
: (3) INDICATING POSITIVE (I.E. LEFT) SHIFT.
MAC .TRUF,ZLSB,CJP & ALU & DBUS SNOWE & ADDRESS DSR2
: (6) 1 IS SUBTRACTED FROM RRG
MAC ...COMT & ALU ...ABUS,NOT,SUBS,DZ & REC ...RB & DBUS SALU
CRRG & STATSHFT B000000000000
: (7) JUMP TO DSR2 TAKES PLACE IF LS BYTE OF RRG WAS ZERO AFTER THE SUBTRACTION
: MEANING A NEGATIVE SHIFT (IE RIGHT) IS REQUIRED.
MAC .TRUF,ZLSB,CJP & ALU & DBUS SNOWE & ADDRESS DSR2
: (8) IN THE EVENT THAT RRG IS STILL NONZERO, JUMP TO OVERFLOW TAKES PLACE.
MAC ...JP & ALU & DBUS SNOWE & ADDRESS OVERFLOW

```

SINGLE PRECISION LOAD

ENTRY POINT FOR REGISTER ADDRESSING

```

: (1) THE CONTENTS OF GR2 (RB) ARE PLACED IN GR1 (RA)
OPCODEB1: MAC .FALSE,TZERO,CRTM & ALU .B00,RAMP,OR,OR,ZA
/ & GR1,GR2 & CKALU & DBUS SNOWE & CARRTSEL CZERO
/ & STATSHFT B000000010000

```

ENTRY POINT FOR ISP ADDRESSING

```

: (1) JUMP SUB TAKES PLACE TO OP1P
OPCODEB2: MAC .FALSE,TZERO,CJS & ALU & DBUS SNOWE & ADDRESS OP1P
: (2) THE DERIVED OPERAND IS PLACED IN GR1. MACHINE STATUS IS LOADED AND
: RETURN TAKES PLACE.
MAC .FALSE,TZERO,CRTM & ALU .B00,ABUS,RAMP,OR,OR,DZ & REG ...GR1,..RS
/ & CKALU & DBUS SNOWE & STATSHFT B000000010000
/ & CARRTSEL CZERO

```

ENTRY POINT FOR ISM ADDRESSING

1 MAY 1961

PAGE 49

ANDOS/20 ANDASH MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (EMSL)

```

: (1) JUMP SUB TO OP1M
OPCODEB3: MAC .FALSE,TZERO,CJS & ALU & DBUS SNOWE & ADDRESS OP1M
: (2) THE DERIVED OPERAND IN IRS IS PLACED IN GR1. MACHINE STATUS IS LOADED
: AND RETURN TAKES PLACE.
MAC .FALSE,TZERO,CRTM & ALU .B00,ABUS,RAMP,OR,OR,DZ & REG ...GR1,..RS
/ & CKALU & CARRTSEL CZERO & DBUS SNOWE & STATSHFT B000000010000

```

ENTRY POINT FOR BASE RELATIVE ADDRESSING

```

: (1) JUMP SUB TO OP1I
OPCODEB4: MAC .FALSE,TZERO,CJS & ALU & DBUS SNOWE & ADDRESS OP1I
: (2) THE DERIVED OPERAND IN IRS IS PLACED IN IR2. MACHINE STATUS IS LOADED
: AND RETURN TAKES PLACE.
MAC .FALSE,TZERO,CRTM & ALU .B00,ABUS,RAMP,OR,OR,DZ
/ & REG B010 ..ZERO..RS & CKALU & DBUS SNOWE & CARRTSEL CZERO
/ & STATSHFT B000000010000

```

ENTRY POINT FOR BASE RELATIVE INDEKED ADDRESSING

```

: (1) JUMP SUB TAKES PLACE TO OP1K1
OPCODEB5: MAC .FALSE,TZERO,CJS & ALU & DBUS SNOWE & ADDRESS OP1K1
: (2) THE DERIVED OPERAND IS PLACED IN IR2. THE MACHINE STATUS REGISTER IS
: LOADED ACCORDING TO THE ALU OUTPUT. RETURN TAKES PLACE.
MAC .FALSE,TZERO,CRTM & ALU .B00,ABUS,RAMP,OR,OR,DZ
/ & REG B010 ..ZERO..RS & CKALU & DBUS SNOWE & CARRTSEL CZERO
/ & STATSHFT B000000010000

```

ENTRY POINT FOR DIRECT OR INDIRECT ADDRESSING

```

: (1) JUMP SUB TO OP1D1
OPCODEB6: MAC .FALSE,TZERO,CJS & ALU & DBUS SNOWE & ADDRESS OP1D1
: (2) THE DERIVED OPERAND IN IRS IS LOADED INTO GR1 (RA). THE MACHINE STATUS
: REGISTER IS LOADED ACCORDING TO ITS VALUE. RETURN TAKES PLACE.
MAC .FALSE,TZERO,CRTM & ALU .B00,ABUS,RAMP,OR,OR,DZ

```

OP1D2

1 MAY 1981

IMBOS/28 ANDRAM MICRO ASSEMBLER, V1.8  
 EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (BMSL)

0555 / 6 MAC FALSE COUNT, REFC & ALU ..AND,OR,OR,DZ  
 CCELL & DBUS SNOKE & REG ..GRI,ORI & STATSHFT B#0001 00000000

0556 / 6 (3A) A MASK (1111111100000000) IS PLACED IN QREG  
 MAC ..CONT & ALU ..DBUS,ARGO,OR,DZ  
 DBUS SDATA & DATINSRT D#05280 & CCELL

0557 / 6 (4) THE CONTENTS OF RRS (ORIG,HALLY THE CONTENTS OF ORI) ARE MASKED BY  
 THE CONTENTS OF Q REG (1111111100000000) AND PLACED IN QREG.  
 MAC ..CONT & ALU ..ARGO,QREG,AND,AND,DQ & REG ..RS & CCELL  
 DBUS SNOKE

0558 / 6 (5) THE CONTENTS OF QREG (MS HALF OF ORIGINAL RA) ARE OREG WITH THE  
 CONTENTS OF ORI. THE RESULT IS PLACED IN ORI AND THE STATUS REGISTER  
 LOADED.  
 MAC ..FALSE,TZERO,GRM & ALU ..B#0 RAMP,OR,OR,OR  
 RPT ..GRI,ORI & CCELL & DBUS SNOKE & GARRISEL CZERO  
 STATSHFT B#000000010000

ENTRY POINT FOR INDIRECT AND INDIRECT INDEED ADDRESSING  
 \*\*\*\*\*

0559 OPCODEB: MAC ..FALSE,TZERO,CJS & ALU & DBUS SNOKE & ADDRESS OFI11  
 (1) JUMP SUB TO OFI11

055A (2) JUMP TO START OF SEQUENCE FOR DIRECT ADDRESSING  
 MAC ..JP & ALU & DBUS SNOKE & ADDRESS LD01

LOAD FROM LOWER BYTE  
 \*\*\*\*\*

ENTRY POINT FOR DIRECT OR DIRECT INDEED ADDRESSING  
 \*\*\*\*\*

055F OPCODEB: MAC ..FALSE,TZERO,CJS & ALU & DBUS SNOKE & ADDRESS OFD11  
 (1) JUMP SUB TO OFD11

055C L0B1: MAC ..CONT & ALU ..ARGO,QREG,OR,OR,DZ & REG ..RS & CCELL  
 DBUS SNOKE

1 MAY 1981

IMBOS/28 ANDRAM MICRO ASSEMBLER, V1.8  
 EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (BMSL)

0547 / 6 REG ..RI ..RS & CCELL & DBUS SNOKE & GARRISEL CZERO  
 STATSHFT B#000000010000

ENTRY POINT FOR INDIRECT AND INDIRECT INDEED ADDRESSING  
 \*\*\*\*\*

0547 OPCODEB: MAC ..FALSE,TZERO,CJS & ALU & DBUS SNOKE & ADDRESS OFI11  
 (2) THE DERIVED OPERAND IN RRS IS PLACED IN ORI. THE MACHINE STATUS  
 REGISTER IS LOADED AND RETURN TAKES PLACE.  
 MAC ..FALSE,TZERO,GRM & ALU ..B#0 ARGO,OR,OR,DZ  
 RPT ..GRI,ORI & CCELL & DBUS SNOKE & GARRISEL CZERO  
 STATSHFT B#000000010000

ENTRY POINT FOR IMMEDIATE ADDRESSING  
 \*\*\*\*\*

0551 OPCODEB: MAC ..FALSE,TZERO,CJS & ALU & DBUS SNOKE & ADDRESS FETD1AD  
 (2) THE DERIVED OPERAND IN RRS IS LOADED INTO ORI. THE MACHINE STATUS REGISTER  
 IS LOADED ACCORDING TO ITS VALUE. RETURN TAKES PLACE.  
 MAC ..FALSE,TZERO,GRM & ALU ..B#0 ARGO,OR,OR,DZ  
 RPT ..GRI,ORI & CCELL & DBUS SNOKE & GARRISEL CZERO  
 STATSHFT B#000000010000

LOAD FROM UPPER BYTE  
 \*\*\*\*\*

ENTRY POINT FOR DIRECT OR DIRECT INDEED ADDRESSING  
 \*\*\*\*\*

0553 OPCODEB: MAC ..FALSE,TZERO,CJS & ALU & DBUS SNOKE & ADDRESS OFD11  
 (1) JUMP SUB TO OFD11

0554 L0B1: MAC ..FALSE,TZERO,PUSH & ALU ..ARGO,RAMA,OR,OR,DZ & REG ..ORI,ORI,RS  
 DBUS S4LU & CCELL & CARGO & DATINSRT D#0

(3) THE CONTENTS OF ORI ARE SHIFTED 8 PLACES DOWN.



1 MAY 1981

PAGE 56

AMDOS/29 AMDASH MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (EMSL)

```

0560 / &
      MAC ...CONT & ALU ..ABUS.QREG.AND.AND.DQ & REG ....R1 & CEALU
      DBUS SALU

(4) LOADING OF THE INSTRUCTION REGISTER IS CARRIED OUT...
      THE MASKED INSTRUCTION IS ALSO PLACED IN ER1
      MACP ...CONT & ALU ...NOP.OR.OR.ZQ & DBUS SALU
      CCRP & REG ....R1
(5) JUMP SUB TAKES PLACE TO OFENPUP.
      MAC ,FALSE,TZERO,CJS & ALU & DBUS SMOKE & BADDRESS OFENPUP

(5A) THE CONTENTS OF ER5 ARE PLACED IN CR2.
      MAC ...CONT & ALU ..ABUS.RAMP.OR.OR.D2 & CEALU & REG ..GR2,..R5
      DBUS SMOKE
(6) THE CONTENTS OF ER1 ARE PLACED IN QREG
      MAC ...CONT & ALU ..ABUS.QREG.OR.OR.D2 & CEALU & REG ....R1
      DBUS SMOKE

(5B) THE CONTENTS OF THE Q REGISTER ARE MASKED BY (0000000011110000) BUT NOT
      LOADED.
      MAC ...CONT & ALU ..UBUS.NOP.AND.AND.DQ & DBUS SDATA & DATINSRT D6240

(6) I IS ADDED TO THE CONTENTS OF ER2. RETURN TAKES PLACE IF ZLSB WAS SET BY
      THE PREVIOUS INSTRUCTION.
      MAC ,TRUE,ZLSB.CRTM & ALU ..ABUS.NOP.ADD.ADD.D2 & REG ....R2 & CREG
      DBUS SALU & STATSHFT B001000000000000

(7) I5 IS SUBTRACTED FROM THE CONTENTS OF QREG.
      THIS MEANS THAT THE M FIELD IS DECREMENTED AND THE CR2 FIELD INCREMENTED.
      MAC ...CONT & ALU ..DBUS.QREG.SUB.SUB.DQ & CEALU
      DBUS SDATA & DATINSRT D614

(8) JUMP TAKES PLACE TO LMI.
      MAC ...JP & ALU & DBUS SMOKE & BADDRESS LMI

-----
EXCHANGE BITES IN REGISTER
*****
ENTRY POINT
*****

```

1 MAY 1981

PAGE 55

AMDOS/29 AMDASH MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (EMSL)

```

0576 OFCODEC: MAC ,FALSE,TZERO,PUSH & ALU & DBUS SMOKE
      / &
      DATINSRT D66

(2) THE CONTENTS OF CR1 ARE SHIFTED 8 PLACES DOWN CYCLIC
      MAC ,FALSE,COUNT,RPCT & ALU ...RAMP.OR.OR.ZA & CEALU & DBUS SMOKE
      REG ..CR1,CR1 & STATSHFT B001010000000000

(3) THE MACHINERY STATUS REGISTER IS LOADED AND RETURN TAKES PLACE
      MAC ,FALSE,TZERO,CRTM & ALU ..RAMP.OR.OR.ZA & REG ..CR1,CR1
      STATSHFT P00000010000 & CARRYSEL CZERO

-----
EXCHANGE WORDS IN REGISTER
*****
ENTRY POINT
*****

(1) THE CONTENTS OF RB (CR2) ARE PLACED TEMPORARILY IN Q REG
      OFCODEC: MAC ...CONT & ALU ...QREG.OR.OR.ZA & REG ..GR2 & CEALU & DBUS SMOKE

(2) THE CONTENTS OF RA (CR1) ARE PLACED IN RB (CR2).
      MAC ...CONT & ALU ...RAMP.OR.OR.ZA & REG ..CR2,CR1 & CEALU & DBUS SMOKE

(3) THE CONTENTS OF THE QREG ARE PLACED IN RA (CR1) THE STATUS REGISTER
      IS LOADED AND RETURN TAKES PLACE.
      MAC ,FALSE,TZERO,CRTM & ALU ..RAMP.OR.OR.ZO & REG ..CR1 & CEALU
      DBUS SMOKE & STATSHFT B00000010000 & CARRYSEL CZERO

-----
SINGLE PRECISION STORE
*****
ENTRY POINT FOR BASE RELATIVE ADDRESSING
*****
      OFCODEC: MAC ...CONT & ALU ...NOP.OR.OR.ZA & REG ..R10..ZZERO,R5 & CREG
      / &
      DBUS SALU

(2) JUMP TO APPROPRIATE OPERAND SEND ROUTINE
      MAC ...JP & ALU & DBUS SMOKE & BADDRESS OSB1

```

TM FS 403

1 MAY 1981

PAGE 56

AMD05/29 AMDASH MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (BMSL)

\*\*\*\*\*  
: ENTRY POINT FOR BASE RELATIVE INDIRECT ADDRESSING  
: MAC ...CONT & ALU ...NOP,OR,OR,ZA & REG ,B019,,RZERO,R5 & CREG  
/ & DBUS SALU

\*\*\*\*\*  
: (2) JUMP TO APPROPRIATE OPERAND SEND ROUTINE  
: MAC ...JP & ALU & DBUS SNONE & BADDRESS OSDI1

\*\*\*\*\*  
: ENTRY POINT FOR DIRECT AND INDIRECT INDEXED ADDRESSING  
: \*\*\*\*\*

\*\*\*\*\*  
: (1) THE CONTENTS OF IR0 ARE PLACED IN IRS  
: MAC ...CONT & ALU ...NOP,OR,OR,ZA & REG ...C011,R5 & CREG  
/ & DBUS SALU

\*\*\*\*\*  
: (2) JUMP TO OPERAND SEND ROUTINE.  
: MAC ...JP & ALU & DBUS SNONE & BADDRESS OSDI1

\*\*\*\*\*  
: ENTRY POINT FOR INDIRECT AND INDIRECT INDEXED ADDRESSING  
: MAC ...CONT & ALU ...NOP,OR,OR,ZA & REG ...C011,R5 & CREG  
/ & DBUS SALU

\*\*\*\*\*  
: (2) JUMP TO APPROPRIATE OPERAND SEND ROUTINE  
: MAC ...JP & ALU & DBUS SNONE & BADDRESS OSDI1

\*\*\*\*\*  
: STORE A NON NEGATIVE CONSTANT  
: \*\*\*\*\*

\*\*\*\*\*  
: ENTRY POINT FOR DIRECT AND INDIRECT INDEXED ADDRESSING  
: \*\*\*\*\*

\*\*\*\*\*  
: (1) JUMP SUB TO STCI --- STCI TAKES THE CONSTANT FROM THE FIELD WITHIN THE  
: INSTRUCTION AND PLACES IT IN IRS  
: MAC ...FALSE,TZERO,CJS & ALU & DBUS SNONE & BADDRESS STCI

\*\*\*\*\*  
: (2) JUMP TO THE APPROPRIATE OPERAND SEND ROUTINE (OSDI1)  
: MAC ...JP & DBUS SNONE & ALU & BADDRESS OSDI1

\*\*\*\*\*  
: ENTRY POINT FOR INDIRECT AND INDIRECT INDEXED ADDRESSING  
: \*\*\*\*\*

1 MAY 1981

PAGE 57

AMD05/29 AMDASH MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (BMSL)

\*\*\*\*\*  
: (1) JUMP SUB TO STCI  
: MAC ...FALSE,TZERO,CJS & ALU & DBUS SNONE & BADDRESS STCI  
/ & DBUS SALU  
\*\*\*\*\*  
: (2) JUMP TO APPROPRIATE OPERAND SEND ROUTINE. (OSDI1)  
: MAC ...JP & ALU & DBUS SNONE & BADDRESS OSDI1

\*\*\*\*\*  
: (1) THE CONTENTS OF IR0 ARE PLACED IN IRS  
: MAC ...CONT & ALU ...NOP,OR,OR,ZA & REG ...RZERO,R5 & CREG  
/ & DBUS SALU

\*\*\*\*\*  
: (2) THE INSTRUCTION IN IR1 IS SHIFTED DOWN AND PLACED IN IR0  
: MAC ...CONT & ALU ...ABUS,RAND,OR,OR,OZ & REG ...RZERO,,R1 & C0ALU  
/ & DBUS SNONE & STATSHFT B000000000000

\*\*\*\*\*  
: (3) THE CONTENTS OF IR0 ARE DOWNSHIFTED  
: MAC ...CONT & ALU ...RAND,OR,OR,ZA & C0ALU & REG ...RZERO,RZERO  
/ & DBUS SNONE & STATSHFT B02000000000

\*\*\*\*\*  
: (4) THE CONTENTS OF IR0 ARE DOWNSHIFTED  
: MAC ...CONT & ALU ...RAND,OR,OR,ZA & C0ALU & REG ...RZERO,RZERO  
/ & DBUS SNONE & STATSHFT B00000000000

\*\*\*\*\*  
: (5) THE CONTENTS OF IR0 ARE MASKED BY 00000000001111 AND DOWNSHIFTED.  
: MAC ...CONT & ALU ...DBUS,RAND,AND,AND,DA & C0ALU & REG ...RZERO,RZERO  
/ & DBUS SDATA & DATINERT D031

\*\*\*\*\*  
: (6) THE CONTENTS OF IR0 ARE SWAPPED WITH THE CONTENTS OF IRS. RETURN  
: TAKES PLACE.  
: MAC ,FALSE,TZERO,C0TN & ALU ,ABUS,RAMA,OR,OR,ZA & C0ALU & C0REG  
/ & REG ,RZERO,RZERO,R5 & DBUS SALU

\*\*\*\*\*  
: STORE REGISTER THROUGH MASK  
: \*\*\*\*\*

\*\*\*\*\*  
: ENTRY POINT FOR DIRECT AND INDIRECT INDEXED ADDRESSING  
: \*\*\*\*\*

\*\*\*\*\*  
: (1) THE CONTENTS OF REGISTER GR1 (RA) ARE AND'ED WITH THE CONTENTS OF  
: REGISTER GR1+1 AND THE RESULTS PLACED IN IRS.  
: \*\*\*\*\*

\*\*\*\*\*  
: (2) JUMP TO APPROPRIATE OPERAND SEND ROUTINE (OSDI1)  
: MAC ...JP & ALU ...NOP,AND,AND,AB & REG ,B001,GR1,GR1,R5

1 MAY 1981

PAGE 59

AMDOS/29 AMDASM MICRO ASSEMBLER, V1.0  
 EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (EMSL)

;(4) THE CONTENTS OF CRI ARE PLACED IN ER5  
 THE NEXT LOCATION IS PUSHED ONTO THE STACK AND THE COUNTER IS LOADED WITH  
 THE VALUE 6.  
 MAC ,FALSE,TZERO,PUSH & ALU ,MOP,OR,OR,ZA & REG ,,,CRI,RE & CREG  
 / 5 DBUS SALU & DATINSPT DMS

;(5) THE CONTENTS OF CRI ARE SHIFTED UPWARDS 8 TIMES  
 MAC ,FALSE,COUNT,RYCT & ALU ,,,MAD,OR,OR,ZA & REG ,,,CRI,ORI  
 / 5 CVALU & DBUS SNOKE & STRAIGHT P#00000000

;(6) THE CONTENTS OF THE QREG ARE ORED WITH THE CONTENTS OF CRI AND THE  
 RESULT LEFT IN CRI.  
 MAC ,COUNT & ALU ,,,RMP,OP,OR,QAQ & REG ,,,CRI,CRI & CVALU  
 / 5 DBUS SNOKE

;(7) THE CONTENTS OF CRI ARE SWAPPED WITH ER5. RETURN TAKES PLACE.  
 MAC ,FALSE,TZERO,CPTN & ALU ,,,ABUS,TRM,OR,OR,DZ & CVALU & CREG  
 / 5 REG ,,,CRI,CRI,PS & DBUS SALU

STORE INTO LOWER BYTE  
 \*\*\*\*\*

ENTRY POINT FOR DIRECT OR DIRECT INDEXED ADDRESSING  
 \*\*\*\*\*

0598 JUMP SUB TO OFDI1  
 OPCODE9C: MAC ,FALSE,TZERO,CJS & ALU & DBUS SNOKE & BADDRESS OFDI1

0599 JUMP SUB TO SLBI  
 MAC ,FALSE,TZERO,CJS & ALU & DBUS SNOKE & BADDRESS SLBI

059A JUMP TO OSCENPUR  
 MAC ,,,JP & ALU & DBUS SNOKE & BADDRESS OSCENPUR

059B A MASK (1111111100000000) IS PLACED IN QREG.  
 MAC ,,,CONT & AT ,,,DBUS,QREG,OR,OR,DZ & DBUS SDATA & CVALU  
 / 6 DATINSPT D#652E

059C THE DERIVED OPERAND IN ER5 IS MASKED AND THE RESULT LEFT IN ER5.  
 MAC ,,,CONT & ALU ,,,ABUS,MOP,AND,AND,DQ & REG ,,,RS & CREG  
 / 6 DBUS SALU

1 MAY 1981

PAGE 58

AMDOS/29 AMDASM MICRO ASSEMBLER, V1.0  
 EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (EMSL)

DBUS SALU & CREG & BADDRESS OSCLI  
 / 6

STORE INTO UPPER BYTE  
 \*\*\*\*\*

ENTRY POINT FOR DIRECT OR DIRECT INDEXED ADDRESSING  
 \*\*\*\*\*

;(1) JUMP TO OPERAND FILTER ROUTINE FOR DIRECT OR DIRECT INDEXED ADDRESSING  
 SUBROUTINE TO CARRY OUT THE NECESSARY SHIFTING AND MASKING COMMON TO BOTH  
 ADDRESSING MODES.  
 MAC ,FALSE,TZERO,CJS & ALU & DBUS SNOKE & BADDRESS OFDI1

;(2) JUMP SUB TO STUB1  
 MAC ,FALSE,TZERO,CJS & ALU & DBUS SNOKE & BADDRESS STUB1

;(3) THE RESULT IN ER5 IS PLACED IN MEMORY AT THE SAME ADDRESS AS  
 IT CAME FROM USING OSCENPUR.  
 MAC ,,,JP & ALU & BADDRESS OSCENPUR

ENTRY POINT FOR INDIRECT AND INDIRECT INDEXED ADDRESSING  
 \*\*\*\*\*

0598 JUMP SUB TO OFDI1  
 OPCODE9D: MAC ,FALSE,TZERO,CPTN & ALU & DBUS SNOKE & BADDRESS OFDI1

0599 JUMP SUB TO STUB1  
 MAC ,FALSE,TZERO,CJS & ALU & DBUS SNOKE & BADDRESS STUB1

059A JUMP TO OSCENPUR  
 MAC ,,,JP & ALU & DBUS SNOKE & BADDRESS OSCENPUR

059B A MASK (0000000011111111) IS PLACED IN QREG.  
 MAC ,,,CONT & ALU ,,,DBUS,QREG,OR,OR,DZ & CVALU & DBUS SDATA  
 / 6 DATINSPT D#255

059C THE DERIVED OPERAND IN ER5 IS MASKED AND LEFT IN THE QREG.  
 MAC ,,,CONT & ALU ,,,ABUS,QREG,AND,AND,DQ & REG ,,,RS & CVALU  
 / 6 DBUS SNOKE

EXES 113

1 MAY 1981

PAGE 60

AMDS/20 AMDASH MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1759. (EMSL)

```

(3) THE CONTENTS OF CH1 (RA) ARE MASKED BY (00000001111111) AND PLACED
: IN QREG
: MAC ,CONT & ALU ,DBUS,QREG,AND,AND,DA & REG ,CH1 & CEALU
/ & DBUS,DATA & DATINSRT D4255
(4) THE CONTENTS OF THE QREG ARE ORED WITH THE CONTENTS OF ER5 AND THE
: RESULT LEFT IN ER5. RETURN TAKES PLACE.
: MAC ,FALSE,TZERO,CJ5 & ALU ,ABUS,QREG,CJ5 & ALU ,DBUS,QREG,AND,AND,DQ & REG ,ER5 & CEREG
/ & DBUS,SALU
ENTRY POINT FOR INDIRECT OR INDIRECT INDEXED ADDRESSING
*****
(1) JUMP SUB TO OFI11
OPCODE99: MAC ,FALSE,TZERO,CJ5 & ALU & DBUS,SNOME & BADDRESS OFI11
(2) JUMP SUB TO SLB1
MAC ,FALSE,TZERO,CJ5 & ALU & DBUS,SNOME & BADDRESS SLB1
(3) JUMP TO OSGENPUP
MAC ,JP & ALU & DBUS,SNOME & BADDRESS OSGENPUP

```

STORE MULTIPLE REGISTERS  
\*\*\*\*\*

ENTRY POINT FOR DIRECT OR DIRECT INDEXED ADDRESSING  
\*\*\*\*\*

```

(1) JUMP TAKES PLACE TO FETDIADD WHICH IS A SUBROUTINE THAT FETCHES THE
CORRECT ADDRESS AND A DIRECT OR DIRECT INDEXED OPERAND.
THE ADDRESS OF THE OPERAND IS PLACED IN ER2.
OPCODE99: MAC ,FALSE,TZERO,CJ5 & ALU & DBUS,SNOME & BADDRESS FETDIADD
(2) A MASK (00000001110000) IS PLACED IN QREG.
MAC ,CONT & ALU ,DBUS,QREG,OR,OR,DZ & CEALU
/ & DBUS,DATA & DATINSRT D4248
(3) THE INSTRUCTION IN ER1 IS MASKED AND LEFT IN THE QREG.
MAC ,CONT & ALU ,ABUS,QREG,AND,AND,DQ & REG ,ER1 & CEALU
/ & DBUS,SALU

```

1 MAY 1981

PAGE 61

AMDS/20 AMDASH MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1759. (EMSL)

```

(4) LOADING OF THE INSTRUCTION REGISTER TAKES PLACE.
: MAC ,CONT & ALU ,NOP,OR,OR,ZQ & DBUS,SALU
/ & CEREG & REG ,ER1
(5) THE CONTENTS OF GR2 IS PLACED IN ER5. JUMP SUB TAKES PLACE TO
: OSGENPUP.
: MAC ,FALSE,TZERO,CJ5 & ALU ,NOP,OR,OR,ZA & REG ,GR2,ER5 & DBUS,SALU
/ & CEREG & BADDRESS OSGENPUP
(5A) THE CONTENTS OF ER1 ARE PLACED IN THE QREG.
: MAC ,CONT & ALU ,ABUS,QREG,OR,OR,DZ & CEALU & REG ,ER1
/ & DBUS,SNOME
(5A) THE CONTENTS OF THE QREG ARE MASKED BY (00000001110000) BUT NOT LOADED.
: MAC ,CONT & ALU ,DBUS,NOP,AND,AND,DQ & DBUS,SDATA & DATINSRT D4248
/ & DBUS,SALU & STATSHFT D0010000000000
(6) 1 IS ADDED TO THE CONTENTS OF ER2. RETURN TAKES PLACE IF
THE PREVIOUS OPERATION SET ZLS9.
: MAC ,TRUE,ZLS9,CJ5 & ALU ,ABUS,NOP,ADD,ADD,DZ & REG ,ER2 & CEREG
/ & DBUS,SALU & STATSHFT D0010000000000
(7) 15 IS SUBTRACTED FROM THE CONTENTS OF QREG.
THIS MEANS THAT THE M FIELD IS DECREMENTED AND THE GR2 FIELD INCREMENTED.
: MAC ,CONT & ALU ,DBUS,QREG,SUBR,SUBR,DQ & CEALU
/ & DBUS,SDATA & DATINSRT D014
(8) JUMP TAKES PLACE TO STMI
: MAC ,JP & ALU & DBUS,SNOME & BADDRESS STMI
/ & DBUS,SALU
MOVE MULTIPLE WORDS. MEMORY TO MEMORY.
*****
ENTRY POINT
*****
(1) THE CONTENTS OF RA+1 ARE PASSED THROUGH THE ALU
OPCODE99: MAC ,CONT & ALU ,NOP,OR,OR,ZA & DBUS,SNOME
/ & STATSHFT D000000010000 & REG ,RA01,OR1
(2) RETURN TAKES PLACE IF RA WAS ZERO IN THE PREVIOUS INSTRUCTION.
: MAC ,TRUF,MUX,CJ5 & ALU & DBUS,SNOME & STATSHFT D000000000100
/ & DBUS,SALU

```



1 MAY 1981

PAGE 02

AMNOS/20 AMBASH MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (EMSL)

```

0581 / 6 : (3) THE CONTENTS OF R1 IS PLACED IN R2
      / 6 : JUMP SUB TAKES PLACE TO OSGENPUB
      / 6 : MAC .FALSE,TRUE,CJS & ALU ...MOP,OR,OR,ZA & DBUS SALU & CEREG
      / 6 : RREG ...OR2,R2 & ADDRESS OSGENPUB
0582 / 6 : (4) THE CONTENTS OF R2 IS PLACED IN R2, JUMP SUB TO OSGENPUB
      / 6 : MAC .FALSE,TRUE,CJS & ALU ...MOP,OR,OR,ZA & DBUS SALU & CEREG
      / 6 : RREG ...OR1,R2 & ADDRESS OSGENPUB
0583 / 6 : (5) THE CONTENTS OF R1 (R1) ARE INCREMENTED.
      / 6 : MAC ...CONT & ALU ...RAMF,ADD,ADD,ZA & REG ..OR1,OR1 & CEALU
      / 6 : DBUS SHONE & STATSHFT 0000000000000000
0584 / 6 : (6) THE CONTENTS OF R2 (R2) ARE INCREMENTED.
      / 6 : MAC ...CONT & ALU ...RAMF,ADD,ADD,ZA & REG ..OR2,OR2 & CEALU
      / 6 : DBUS SHONE & STATSHFT 0000000000000000
0585 / 6 : (7) THE CONTENTS OF R1-1 ARE DECREMENTED. THE MICROSTATUS IS LOADED
      / 6 : ACCORDINGLY.
      / 6 : MAC ...CONT & ALU ...RAMF,SUBR,SUBR,ZA & REG 0001,0001,OR1,OR1
      / 6 : DBUS SHONE & CEALU & STATSHFT 000000010000
0586 / 6 : (8) JUMP TO MOV1 IF NO MICRO INTERRUPT
      / 6 : MAC .TRUE,INTPT,CJP & ALU 1 DBUS SHONE & BADDRESS MOV1
0587 / 6 : (9) THE IS DECREMENTED AND JUMP TAKES PLACE TO MICINT SERVICE SEQUENCE.
      / 6 : MAC .FALSE,TRUE,CJA & MICINT RDC & CEMICINT
      / 6 : ALU ...DBUS,MOP,SUBS,SUBS,DZ & REG .....R0 & DBUS SALU & CEREG
      / 6 : STATSHFT 0000000000000000
-----
PUSH MULTIPLE REGISTERS ONTO STACK
-----
0588 / 6 : (1) THE INSTRUCTION IN R1 IS LOADED INTO THE QREG.
      / 6 : MAC ...CONT & ALU ...ABUS,QREG,OR,OR,DZ & REG ....R1 & CEALU
0589 / 6 : (2) THE INSTRUCTION IN R1 IS SWAPPED WITH THE CONTENTS OF R0.
      / 6 : MAC .FALSE,TRUE,PUSH & ALU ...ABUS,RAM,OR,OR,DZ & REG ..RZERO,RZERO,R1
      / 6 : CEALU & CEREG & DBUS SALU & DATINSRT D01
0590 / 6 : (3) THE CONTENTS OF R0 ARE DOWNSHIFTED 3 TIMES.
      / 6 : MAC .FALSE,COUNT,RCY & ALU ...RAMD,OR,OR,ZA & REG ..RZERO,RZERO

```

1 MAY 1981

PAGE 03

AMNOS/20 AMBASH MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (EMSL)

```

/ 6 : CEALU & DBUS SHONE & STATSHFT 0000000000000000
0591 / 6 : (3A) THE CONTENTS OF R0 ARE MASKED WITH 00000000001111 AND DOWNSHIFTED.
      / 6 : MAC ...CONT & ALU ...DBUS,RAND,AND,AND,DA & REG ..RZERO,RZERO
      / 6 : CEALU & DBUS SONTA & DATINSRT D031
0592 / 6 : (4) THE CONTENTS OF R0 ARE SWAPPED WITH R1.
      / 6 : MAC ...CONT & ALU ...RAMS,RAM,OR,OR,DZ & REG ..RZERO,RZERO,R1
      / 6 : CEALU & CEREG & DBUS SALU
0593 / 6 : (5) THE CONTENTS OF R1 ARE ADDED TO THE CONTENTS OF QREG AND THE RESULT
      / 6 : LEFT IN QREG.
      / 6 : MAC ...CONT & ALU ...ABUS,QREG,ADD,ADD,DQ & REG ....R1 & CEALU
      / 6 : DBUS SHONT & STATSHFT 0000000000000000
0594 / 6 : (7) THE CONTENTS OF QREG ARE PLACED IN R0.
      / 6 : MAC ...CONT & ALU ...MOP,OR,OR,EQ & REG ....R0 & DBUS SALU & CEREG
0595 / 6 : (8) A MASK 000000001110000 IS LOADED INTO QREG.
      / 6 : MAC ...CONT & ALU ...DBUS,QREG,OR,OR,DZ & CEALU & DBUS SDATA
      / 6 : DATINSRT D0240
0596 / 6 : (9) THE CONTENTS OF R0 ARE ORED WITH THE QREG AND THE RESULT LOADED INTO
      / 6 : THE INSTRUCTION REGISTER.
      / 6 : MACP ...CONT & ALU ...AMUS,MOP,OR,OR,DQ
      / 6 : DBUS SALU & REG ....R0
0597 / 6 : (10) R1 IS DECREMENTED AND THE RESULT PLACED IN R1 IS AND R2.
      / 6 : MAC ...CONT & ALU ...RAMF,SUBR,SUBR,ZA & REG ..OR1,OR1,R2
      / 6 : DBUS SALU & CEALU & CEREG
      / 6 : STATSHFT 0000000000000000
0598 / 6 : (11) THE CONTENTS OF R2 ARE PLACED IN R5, JUMP TAKES PLACE TO OSGENPUB.
      / 6 : MAC .FALSE,TRUE,CJS & ALU ...MOP,OR,OR,ZA & REG ..OR2,OR2,R5
      / 6 : DBUS SALU & CEREG & BADDRESS OSGENPUB
0599 / 6 : (12) THE CONTENTS OF R1 ARE DECREMENTED.
      / 6 : MAC ...CONT & ALU ...DBUS,MOP,SUBS,SUBS,DZ & REG ....R1
      / 6 : STATSHFT 000000010000 & DBUS SALU & CEREG
0599 / 6 : (13) RETURN TAKES PLACE IF THE LAST OPERATION SET MICRO-M. THE CONTENTS
      / 6 : OF R0 ARE DECREMENTED.
      / 6 : MAC .TRUE,MUL,CRTM & ALU ...AMUS,MOP,SUBS,SUBS,DZ & REG ....R0
      / 6 : STATSHFT 00000001110 & DBUS SALU & CEREG
0599 / 6 : (14) JUMP TO PUSHM1 TAKES PLACE

```

TM FS 403

1 MAY 1961

PAGE 64

AMDS/29 AMDASH MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (EMSL)

MAC ...JP & ALU & DBUS SMOKE & ADDRESS PUSH1

06C5

POP MULTIPLE REGISTERS OFF STACK

(1) THE NUMBER 15 IS LOADED INTO THE INSTRUCTION REGISTER  
OPCODES: MACP ...CONT & ALU & DBUS SMOKE & DATINSRT D015

06C6

(3) THE CONTENTS OF IR15 (THE STACK POINTER) ARE PLACED  
IN ER2.

06C7

(4) THE CONTENTS OF ER1 ARE SHIPPED ONE PLACE RIGHT AND PLACED IN IR15.  
MAC ...CONT & ALU ...RAMP,OR,2A & REG ...GR2,,R1 & CEALU  
DBUS SMOKE & STATSHFT 3000000000000000

06C8

(5) THE CONTENTS OF IR15 ARE SHIPPED ONE PLACE RIGHT.  
MAC ...CONT & ALU ...RAMP,OR,2A & REG ...3R2,GR2 & CEALU  
DBUS SMOKE & STATSHFT 3000000000000000

06C9

(6) THE CONTENTS OF IR15 ARE SHIPPED ONE PLACE RIGHT.  
MAC ...CONT & ALU ...RAMP,OR,2A & REG ...GR2,GR2 & CEALU  
DBUS SMOKE & STATSHFT 3000000000000000

06CA

(7) THE CONTENTS OF IR15 ARE MASKED BY 00000000001111 AND SHIPPED ONE  
PLACE RIGHT. THE VALUE OF N NOW OCCUPIES THE LEAST SIG FOUR BITS  
OF THE WORD. THE REST BEING ZERO.  
MAC ...CONT & ALU ...DBUS,RAMP,AND,DA & REG ...GR2,GR2 & CEALU  
DBUS SMOKE & STATSHFT 3000000000000000

06CB

(9) THE CONTENTS OF IR15 IS LOADED INTO ER2.  
MAC ...CONT & ALU ...MOP,OR,OR,2A & REG ...GR2,ER2 & CEALU  
DBUS SMOKE & STATSHFT 3000000000000000

06CC

(10) THE LOADING OF THE INSTRUCTION REGISTER TAKES PLACE. JUMP SOB TO  
OPERAND.  
OPCODES: MACP ...CONT & ALU & REG ...R1 & DBUS SMOKE  
& ADDRESS OPERAND

06CD

(12) THE CONTENTS OF ER5 ARE PLACED IN GR2.  
MAC ...CONT & ALU ...RAMP,OR,OR,2A & REG ...GR2,,R5 & CEALU  
DBUS SMOKE

06CE

1 MAY 1961

PAGE 65

AMDS/29 AMDASH MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (EMSL)

(13) THE CONTENTS OF ER6 ARE PASSED THROUGH THE ALU.  
MAC ...CONT & ALU ...RAMP,OR,OR,2A & REG ...DB & DBUS SMOKE

06CF

(14) JUMP TO POPM2 TAKES PLACE IF THE PREVIOUS OPERATION WERE ZLS.  
MAC ...TRUE,ZLS,CJP & ALU & DBUS SMOKE & ADDRESS POPM2

06D0

(15) THE CONTENTS OF ER6 ARE DECREMENTED.  
MAC ...CONT & ALU ...RAMP,OR,OR,2A & REG ...DB & DBUS SMOKE  
CEREC & STATSHFT 3000000000000000

06D1

(16) THE CONTENTS OF ER1 ARE INCREMENTED.  
MAC ...CONT & ALU ...RAMP,OR,OR,2A & REG ...DB & DBUS SMOKE & REG ...R1  
CEREC & STATSHFT 3001000000000000

06D2

(17) THE CONTENTS OF ER2 ARE INCREMENTED.  
MAC ...CONT & ALU ...RAMP,OR,OR,2A & REG ...DB & DBUS SMOKE & REG ...R2  
CEREC & STATSHFT 3001000000000000

06D3

(18) JUMP TAKES PLACE TO POPM1.  
MAC ...JP & ALU & DBUS SMOKE & ADDRESS POPM1

06D4

(12) THE INSTRUCTION REGISTER IS LOADED WITH 15.  
OPCODES: MACP ...CONT & ALU & DBUS SMOKE & DATINSRT D015

06D5

(14) THE CONTENTS OF ER2 ARE INCREMENTED AND PLACED IN IR15. RETURN TAKES  
PLACE.  
MAC ...FALSE,ZERO,CJM & ALU ...RAMP,OR,OR,2A & REG ...GR2,,R2  
CEALU & DBUS SMOKE & STATSHFT 3001000000000000

06D6

STACK 1C AND JUMP TO SUBROUTINE  
OPCODES: MACP ...CONT & ALU & DBUS SMOKE & ADDRESS PYSUB1ADD

06D7

(1) JUMP TAKES PLACE TO PYSUB1ADD.  
OPCODES: MACP ...FALSE,ZERO,CJS & ALU & DBUS SMOKE & ADDRESS PYSUB1ADD

06D8

(2) THE CONTENTS OF GR1 (R4) ARE DECREMENTED AND LEFT IN GR1.  
MAC ...CONT & ALU ...RAMP,OR,OR,2A & REG ...GR2,,R1,GR1  
DBUS SMOKE & STATSHFT 3000000000000000

06D9

1 MAY 1961

PAGE 06

ANDOS/20 ANDAM MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (EMSL)

```

0599 / 6
: (3) THE CONTENTS OF GR1 ARE SWAPPED WITH THE CONTENTS OF ER2.
MAC ...CONT & ALU ...ABUS,RAMP,OR,OR,DZ & REG ...GR1,GR1,R2 & CEALU
CEREG & DBUS SALU

059A / 6
: (4) THE CONTENTS OF ER0 (PC) ARE SWAPPED WITH THE CONTENTS OF GR1.
MAC ...CONT & ALU ...ABUS,RAMP,OR,OR,DZ & REG ...OR1,OR1,R0 & CEALU
CEREG & DBUS SALU

059B / 6
: (5) THE CONTENTS OF GR1 ARE PLACED IN ER5 (THE PC CONTENTS) SO THAT THEY
CAN BE STORED AT THE NEW STACK ADDRESS.
MAC ...FALSE,ZERO,CYB & ALU ...NOP,OR,OR,IA & REG ...GR1,R5 & CEREG
DBUS SALU & ADDRESS OSSEMPUR

059C / 6
: (6) THE CONTENTS OF ER2 (NEW STACK POINTER) AND PLACED IN GR1. RETURN TAKES
PLACE.
MAC ...FALSE,ZERO,CYB & ALU ...ABUS,RAMP,OR,OR,DZ & REG ...OR1,R2
CEALU & DBUS SHONE

UNSTACK IC AND RETURN FROM SUBROUTINE
*****

ENTER POINT
*****

: (1) THE CONTENTS OF ER2 ARE PLACED IN ER2.
THE INCREMENTED CONTENTS ARE ALSO RETURNED TO GR2 (RA)
JUMP SUB TAKES PLACE TO OPERAND WHICH WILL FETCH THE OPERAND POINTED TO
BY THE STACK POINTER TO ER2.
MAC ...CONT & ALU ...RAMP,ADD,ADD,IA & REG ...GR1,GR1,R7
OPCODE??? : CEALU & CEREG & DBUS SALU & STATSEPT B0000000000

: (2) JUMP SUB TAKES PLACE TO OPERAND WHICH FETCHES THE CONTENTS OF THE
MEMORY LOCATION POINTED TO BY THE STACK POINTER (ORIGINAL) NOW IN ER2.
THE MEMORY DATA WILL BE PLACED IN ER2.
MAC ...FALSE,ZERO,CYB & ALU & DBUS SHONE & ADDRESS OSSEMPUR

059E / 6
: (3) THE REGISTER IS LOADED WITH THE CONTENTS OF ER5
MAC ...CONT & ALU ...DBUS,OR,OR,OR,OR,DZ & CEALU & REG ...R5
DBUS SHONE

059F / 6
: (4) THE CONTENTS OF THE GR2 (THE NEW PROGRAM COUNTER) IS PLACED IN ER0
MAC ...FALSE,ZERO,CYB & ALU ...NOP,OR,OR,IA & DBUS SALU & CEREG

```

1 MAY 1961

PAGE 07

ANDOS/20 ANDAM MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (EMSL)

```

/ 6
REG ...R0

EMULATION SEQUENCES FOR SINGLE BIT OPERATIONS.

SELBIT - SELECTS THE BIT FOR OPERATION BY USING THE GR1 FIELD OF THE
INSTRUCTION WORD AND PRODUCING A MASK IN ER0 WHICH HAS ONLY THE RELEVANT
BIT SET TO ONE. THE BITS ARE NUMBERED FROM THE MOST SIGNIFICANT END - 0 TO 15

: (1) THE CONTENTS OF IR 0 ARE PLACED TEMPORARILY IN ER0.
SELBIT: MAC ...CONT & ALU ...NOP,OR,OR,IA & REG ...RZERO,RZERO,R0 & CEREG
DBUS SALU

: (1A) ER10 IS LOADED WITH 16.
MAC ...CONT & ALU & DBUS DATA & DATINSTR DP10 & R20 ...R10 & CEREG

: (2) IR0 IS LOADED WITH A ONE IN ITS LEAST SIGNIFICANT BIT AND 0 EVERYWHERE
ELSE.
MAC ...CONT & ALU ...DBUS,RAMP,OR,OR,DZ & DBUS SDATA & DATINSTR DP1
CEALU & REG ...RZERO,RZERO

: (3) A MASK B00000001100000 IS PLACED IN THE Q REG.
MAC ...CONT & ALU ...DBUS,OR,OR,OR,OR,DZ & DBUS SDATA & DATINSTR DP240
CEALU

: (4) THE INSTRUCTION IN ER1 IS MASKED AND LEFT IN Q REG
THE NEXT ADDRESS IS PUSHED ONTO THE MICRO-SEQUENCER STACK. THE COUNTER IS
NOT LOADED. THE MICROSTATUS REGISTER IS LOADED FROM THE ALU.
MAC ...TRUE,ZERO,PUSH & ALU R00 ...ABUS,OR,OR,AND,AND,R0 & DBUS SHONE
REG ...R1
CEALU & STATSEPT B000000010000 & CARRYSEL ZERO

: (5) THE CONTENTS OF IR0 ARE SHIFTED DOWN CYCLIC.
MAC ...CONT & ALU ...RAMP,OR,OR,IA & REG ...RZERO,RZERO & CEALU
DBUS SHONE & STATSEPT B00010000000

16 IS SUBTRACTED FROM THE CONTENTS OF THE REGISTER.
EXIT FROM THE LOOP TAKES PLACE IF
IF MICROSTATUS 1 WAS SET ON THE PREVIOUS LOADING. (EITHER STEP (4) OR PREVIOUS

```

TM FS 40 3

1 MAY 1981

PAGE 60

AM003/29 ARABASH MICRO ASSEMBLER V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (DW5L)

0507 : EXECUTION OF STEP (6).  
MAC TRUE,MI,LOOP  
ALU B00,ABUS,QREG,SDRR,SUBR,DQ & CVALU & DBUS SHONE  
STATSHFT B001000000100  
REG ...R10

0508 : (7) THE CONTENTS OF IRO AND REG ARE SWAPPED -- RETURN TAKES PLACE.  
MAC .FALSE,TZERO,CHTN & ALU ..ABUS,RAMA,OR,OR,DZ  
REG ..RZERO,RZERO,R0 & CVALU & CREG & DBUS SALU

REGSELBIT -- THIS ROUTINE LOADS REG WITH A MASK TO INDICATE THE BIT FOR  
OPERATION. THE BIT POSITION IS DETERMINED FROM THE COUNT IN THE LEAST  
SIGNIFICANT FOUR BIT POSITIONS OF GR2 (RB).

THE CONTENTS OF GR1 ARE MASKED BY 00000000001111 AND PLACED IN THE QREG.  
REGSELBIT: MAC ..CONT & ALU ..DBUS,QREG,AND,AND,DA & REG ..GRI & CVALU  
DBUS SDATA & DATMSHT DW15

(2) THE CONTENTS OF IRO ARE PASSED THROUGH THE ALU AND THE  
MICROSTATUS REGISTER LOADED ACCORDINGLY. THE CONTENTS OF IRO ARE PLACED  
IN REG.

MAC ..CONT & ALU B00,ABUS,OR,OR,ZQ & REG ..RZERO,RZERO,R0  
DBUS SALU & CREG & STATSHFT B000000010000

(3) IRO IS LOADED WITH 1 IN ITS LEAST SIG BIT POSITION AND ZERO EVERYWHERE  
ELSE. THE NEXT ADDRESS IS PUSHED INTO THE MICRO STACK. THE COUNTER IS  
NOT LOADED.

MAC TRUE,TZERO,PUSH & ALU ..DBUS,RAMP,OR,OR,DZ & DBUS SDATA  
DATMSHT D01 & CVALU & REG ..RZERO,RZERO

(4) THE CONTENTS OF IRO ARE SHIFTED DOWN CYCLIC.  
MAC ..CONT & ALU ..RAMP,OR,OR,ZA & REG ..RZERO,RZERO  
CVALU & DBUS SHONE & STATSHFT B00100000000

(5) THE CONTENTS OF THE QREG ARE DECREMENTED. END OF LOOP TAKES PLACE  
IF MICRO X WAS SET EITHER DURING STEP (2) OR DURING THE PREVIOUS EXECUTION  
OF STEP (5).

MAC TRUE,MI,LOOP & ALU B00,....QREG,SUBR,SUBR,ZQ & CVALU & DBUS SHONE  
STATSHFT B000000000100

(6) THE CONTENTS OF IRO AND REG ARE SWAPPED -- RETURN TAKES PLACE  
MAC .FALSE,TZERO,CHTN & ALU ..ABUS,RAMA,OR,OR,DZ & REG ..RZERO,RZERO,R0  
CVALU & CREG & DBUS SALU

1 MAY 1981

PAGE 60

AM003/29 ARABASH MICRO ASSEMBLER V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (DW5L)

ENT BIT  
\*\*\*\*\*

ENTRY POINT FOR REGISTER ADDRESSING  
\*\*\*\*\*

05F7 OPCODES1: MAC .FALSE,TZERO,CJS & ALU & DBUS SHONE & ADDRESS SELBIT

(2) THE MASK IN REG IS ORED WITH THE CONTENTS OF GR2. THE RESULT IS LEFT  
IN GR2 AND RETURN TAKES PLACE.  
MAC .FALSE,TZERO,CHTN & ALU ..ABUS,RAMP,OR,OR,DA & CVALU  
REG ..GR2,GR2,R0 & DBUS SHONE

ENTRY POINT FOR DIRECT OR INDIRECT INDEXED ADDRESSING  
\*\*\*\*\*

05F1 OPCODES0: MAC .FALSE,TZERO,CJS & ALU & DBUS SHONE & ADDRESS OPD01

(2) JUMP SUB TO SELBIT  
MAC .FALSE,TZERO,CJS & ALU & DBUS SHONE & ADDRESS SELBIT

(3) THE MASK IN REG IS LOADED INTO THE Q REGISTER.  
MAC ..CONT & ALU ..ABUS,QREG,OR,OR,DZ & REG ....R0 & DBUS SHONE  
CVALU

(4) THE DERIVED OPERAND IN REG IS ORED WITH THE CONTENTS OF THE Q REGISTER  
AND THE RESULT LEFT IN REG.  
MAC ..CONT & ALU ..ABUS,NOP,OR,OR,DQ & REG ....R5 & DBUS SALU  
CREG

(5) UNCONDITIONAL JUMP TAKES PLACE TO OSGENP0R THE RETURN WILL MARK THE END  
OF THE EMULATION SEQUENCE WITH THE STACK CORRECTLY PRESERVED.  
MAC ...JP & ALU & DBUS SHONE & ADDRESS OSGENP0R

ENTRY POINT FOR INDIRECT AND INDIRECT INDEXED ADDRESSING  
\*\*\*\*\*

05F6 OPCODES2: MAC .FALSE,TZERO,CJS & ALU & DBUS SHONE & ADDRESS OP11

(2) JUMP SUB TO SELBIT

MAC .FALSE,TZERO,CJS & ALU & DBUS SHONE & ADDRESS SELBIT

(3) THE CONTENTS OF REG (MASK) IS PLACED IN THE QREG.  
MAC ...CONT & ALU ..ABUS,QREG,OR,OR,DZ & REG ....R0 & CVALU & DBUS SHONE

AMDOS/20 AMBUSH MICRO ASSEMBLER, VI.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (EMSL)

0696 / 5  
:(4) THE DERIVED OPERAND IN RRS IS OADR WITH THE CONTENTS OF THE Q REGISTER  
AND THE RESULT LEFT IN RRS  
MAC ...CONT & ALU ...AMUS,NOP,OR,OR,DQ & RRS ....RS & DBUS SALU  
CRRG & ADDRESS OSGEMFOR

0697 / 5  
:TEST BIT  
:\*\*\*\*\*

ENTRY POINT FOR REGISTER ADDRESSING

0698 / 5  
:(1) JUMP SUB TO SELBIT  
OPCODES: MAC ,FALSE,TZERO,CJS & ALU & DBUS SHONE & ADDRESS SELBIT  
:(2) THE CONTENTS OF GR2 ARE ANDED WITH THE NOT OF THE MASK IN RRG. RETURN  
TAKES PLACE  
MAC ,FALSE,TZERO,CPTH & ALU ...AMUS,RAMP,NOTRS,NOTRS,DA & CEALU  
REG ...GR2,GR2,RG & DBUS SHONE

ENTRY POINT FOR DIRECT AND INDIRECT ADDRESSING

0699 / 5  
:(1) JUMP SUB TO SELBIT  
OPCODES: MAC ,FALSE,TZERO,CJS & ALU & DBUS SHONE & ADDRESS OPDIX  
:(2) JUMP SUB TO SELBIT  
MAC ,FALSE,TZERO,CJS & ALU & DBUS SHONE & ADDRESS SELBIT  
:(3) THE NOT OF THE MASK IN RRG IS PLACED IN QRRG  
MAC ...CONT & ALU ...AMUS,QRRG,RROR,RROR,DE & RRG ....RG & CEALU  
DBUS SHONE

0700 / 5  
:(5) THE DERIVED OPERAND IN RRS IS ANDED WITH THE CONTENTS OF THE Q REG AND  
THE RESULT PLACED IN RRS.  
MAC ...JP & ALU ...AMUS,NOP,AND,AND,DQ & RRS ....RS & CRRG  
DBUS SALU & ADDRESS OSGEMFOR

0701 / 5  
:ENTRY POINT FOR INDIRECT AND INDIRECT INDEKED ADDRESSING  
OPCODES: MAC ,FALSE,TZERO,CJS & ALU & DBUS SHONE & ADDRESS OPYIX  
:(2) JUMP SUB TO SELBIT  
MAC ,FALSE,TZERO,CJS & ALU & DBUS SHONE & ADDRESS SELBIT

AMDOS/20 AMBUSH MICRO ASSEMBLER, VI.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (EMSL)

0692 / 5  
:(3) THE NOT OF THE MASK IN RRG IS PLACED IN THE QRRG  
MAC ...CONT & ALU ...AMUS,QRRG,RROR,RROR,DE & RRG ....RG & CEALU  
DBUS SHONE

0693 / 5  
:(4) THE DERIVED OPERAND IN RRS IS ANDED WITH THE MASK IN QRRG.  
JUMP TO OSDEI TAKES PLACE  
MAC ...JP & ALU ...AMUS,NOP,AND,AND,DQ & RRS ....RS & CRRG  
DBUS SALU & ADDRESS OSGEMFOR

0694 / 5  
:TEST BIT  
:\*\*\*\*\*

ENTRY POINT FOR REGISTER ADDRESSING

0695 / 5  
:OPCODES: MAC ,FALSE,TZERO,CJS & ALU & DBUS SHONE & ADDRESS SELBIT  
:(2) THE CONTENTS OF GR2 ARE ANDED WITH THE MASK IN RRG AND THE MACHINE  
STATUS REGISTER LOADED ACCORDING TO THE RESULT.  
NB. 1750 DEFINES THAT IF NO BITS IN GR1 ARE SET MACHINE STATUS ZERO IS SET.  
IF THE MOST SIGNIFICANT BIT IS SET, MACHINE STATUS N IS SET.  
IF ANY OTHER BITS ARE SET, MACHINE STATUS P IS SET. THIS WILL TAKE PLACE  
CORRECTLY IN THE FOLLOWING INSTRUCTION.  
MAC ,FALSE,TZERO,CPTH & ALU ...AMUS,NOP,AND,AND,DA  
REG ...GR2,GR2,RG & DBUS SHONE & STATSEPT 3000000010000

CARRYSZL CZERO

ENTRY POINT FOR DIRECT AND DIRECT INDEKED ADDRESSING

0696 / 5  
:OPCODES: MAC ,FALSE,TZERO,CJS & ALU & DBUS SHONE & ADDRESS OPYIX  
:(2) JUMPSUB TO SELBIT  
MAC ,FALSE,TZERO,CJS & ALU & DBUS SHONE & ADDRESS SELBIT  
:(3) THE DERIVED OPERAND IN RRS IS PLACED IN QRRG.  
MAC ...CONT & ALU ...AMUS,QRRG,OR,OR,DE & CEALU & RRG ....RS  
DBUS SHONE

0697 / 5  
:(4) THE MASK IN RRG IS ANDED WITH THE DERIVED OPERAND AND THE MACHINE  
STATUS LOADED AS IN THE REGISTER ADDRESSING.  
: RETURN TAKES PLACE.  
MAC ,FALSE,TZERO,CPTH & ALU ...AMUS,NOP,AND,AND,DQ  
REG ....RG & DBUS SHONE & STATSEPT 3000000010000

TM PS 403

1 MAY 1961

PAGE 72

ANDOS/29 ANDASM MICRO ASSEMBLER, VI-B  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (EMSL)

```

/ &
CARRYSEL ZERO
-----
ENTRY POINT FOR INDIRECT AND INDIRECT INDIRECT ADDRESSING
OPCODES: MAC ,FALSE,TZERO,CJS & ALU & DBUS SHOME & BADDRESS OPDI1
(2) JUMP SUB TO SELBIT
MAC ,FALSE,TZERO,CJS & ALU & DBUS SHOME & BADDRESS SELBIT
(3) THE DERIVED OPERAND IN R5 IS PLACED IN QREG
MAC ,COMT & ALU ,ABUS,QREG,OR,OR,DZ & CREALU & REG ,,,,R5
DBUS SHOME
(4) THE MASK IN ERB IS ANDED WITH THE DERIVED OPERAND IN THE QREG.
MACHINE STATUS IS LOADED ACCORDING TO THE RESULT
RETURN TAKES PLACE.
MAC ,FALSE,TZERO,CRTN & ALU ,B00,ABUS,MOP,AND,AND,DQ & DBUS SHOME
R5 ,,,,R5 & STATSEFT
CARRYSEL ZERO
-----
TEST AND SET BIT
ENTRY POINT FOR DIRECT AND DIRECT INDIRECT ADDRESSING
OPCODES: MAC ,FALSE,TZERO,CJS & ALU & DBUS SHOME & BADDRESS OPDI1
(2) JUMP SUB TO SELBIT
MAC ,FALSE,TZERO,CJS & ALU & DBUS SHOME & BADDRESS SELBIT
(3) THE MASK IN ERB IS ANDED WITH THE MASK IN QREG.
MAC ,COMT & ALU ,B00,ABUS,MOP,AND,AND,DQ & REG ,,,,R5 & DBUS SHOME
DBUS SHOME
(4) THE DERIVED OPERAND IN R5 IS ANDED WITH THE MASK IN QREG. THE MACHINE
STATUS IS LOADED ACCORDING TO THE RESULT.
MAC ,COMT & ALU ,B00,ABUS,MOP,AND,AND,DQ & REG ,,,,R5 & DBUS SHOME
& STATSEFT
CARRYSEL ZERO
(5) THE DERIVED OPERAND IN R5 IS ANDED WITH THE MASK IN THE QREG. THE RESULT
IS PLACED IN ERB. JUMP PIPELINE TAKES PLACE TO OSGENPUP
MAC ,,,,P & ALU ,ABUS,MOP,OR,OR,DQ & REG ,,,,R5 & CREG & DBUS SAID

```

1 MAY 1961

PAGE 73

ANDOS/29 ANDASM MICRO ASSEMBLER, VI-B  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (EMSL)

```

/ &
BADDRESS OSGENPUP
-----
SET VARIABLE BIT IN REGISTER
ENTRY POINT
(1) JUMP TAKES PLACE TO REGSELBIT WHICH PROVIDES A MASK IN ERB WHICH
SELECTS THE REQUIRED BIT ACCORDING TO THE COMMENTS OF QRI.
OPCODES: MAC ,FALSE,TZERO,CJS & ALU & DBUS SHOME & BADDRESS REGSELBIT
(2) THE MASK IN ERB IS ORED WITH THE CONTENTS OF REGISTER GR2, RETURN TAKES
PLACE.
MAC ,FALSE,TZERO,CRTN & ALU ,ABUS,RAMP,OR,OR,DA & REG ,,GR2,GR2,R0
CREALU & DBUS SHOME
-----
RESET VARIABLE BIT IN REGISTER
ENTRY POINT
(1) JUMP SUB TO REGSELBIT (DESCRIBED ABOVE).
OPCODES: MAC ,FALSE,TZERO,CJS & ALU & DBUS SHOME & BADDRESS REGSELBIT
(2) THE NOT OF THE MASK IN ERB IS ANDED WITH THE CONTENTS OF REGISTER GR2
THE RESULT IS PLACED IN QREG.
RETURN TAKES PLACE.
MAC ,FALSE,TZERO,CRTN & ALU ,ABUS,RAMP,NOTES,NOTES,DA & REG ,,GR2,GR2,R0
CREALU & DBUS SHOME
-----
TEST VARIABLE BIT IN REGISTER
ENTRY POINT
(1) JUMP SUB TO REGSELBIT
OPCODES: MAC ,FALSE,TZERO,CJS & ALU & DBUS SHOME & BADDRESS REGSELBIT

```

1 MAY 1961

PAGE 74

ANDAS/20 ANDAS/20 MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE INMUTE SUBSET FOR 1750. (ENGL)

0010 / 6 (2) THE CONTENTS OF REG ARE AND'ED WITH THE MASK IN REG AND MACHINE STATUS  
IS LOADED ACCORDING TO THE RESULT. THE CONTENTS OF REG ARE NOT CHANGED.  
RETURN TAKES PLACE  
MAC .FALSE, ZERO, CTRM & ALU .DBUS, AND, AND, DA  
DBUS STATUS & STATUSBT 3000000100000  
/ 6  
/ 6

JMP ON CONDITION  
\*\*\*\*\*

ENTRY POINT FOR DIRECT AND DIRECT INDEXED ADDRESSING  
\*\*\*\*\*

0011 / 6 (2) JUMP SUB TO ZPTDIADD. THIS FETCHES THE SECOND WORD OF THE INSTRUCTION  
(THE LABEL) INTO REG AND INDEXES IT WITH THE CONTENTS OF THE INDEX REGISTER  
IF ONE IS SPECIFIED.  
MAC .FALSE, ZERO, CTRM & ALU .DBUS, AND, AND, DA  
DBUS STATUS & STATUSBT 3000000100000

0012 / 6 (1) THE CONTENTS OF REG ARE PLACED IN REG.  
MAC .CONT & ALU .NOP, OR, OR, DA & REG ...ZERO, RB & DBUS SALU  
CIRMS

0013 / 6 (2) THE INSTRUCTION IN REG IS PLACED IN REG.  
MAC .CONT & ALU .ABUS, RAMP, OR, OR, DE & REG ..ZERO, ZERO, RI  
CEALJ & DBUS SHONE

0014 / 6 (3) THE INSTRUCTION IS MASKED BY (00000001110000).  
MAC .CONT & ALU .DBUS, RAMP, AND, AND, DA & REG ..ZERO, ZERO  
CEALJ & DBUS SHONE & STATUSBT 30220

0015 / 6 (4) THE CONTENTS OF REG ARE DOWNSHIFTED.  
THE NEXT INSTRUCTION ADDRESS IS PUSHED INTO THE STACK AND THE COUNTER  
LOADED WITH 5.  
MAC .FALSE, ZERO, CTRM & ALU .RAMP, OR, OR, DA & REG ..ZERO, ZERO  
CEALJ & DBUS SHONE & STATUSBT 305

0016 / 6 (5) REG GIVES THE CORRECT STATUSBT FIELD FOR THE DOWNSHIFT.  
/ 6  
/ 6  
/ 6 (5) THE CONTENTS OF REG ARE DOWNSHIFTED 7 TIMES CIRCULARLY.

1 MAY 1961

PAGE 75

ANDAS/20 ANDAS/20 MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE INMUTE SUBSET FOR 1750. (ENGL)

0017 / 6 (7) THE CONTENTS OF THE STATUS REGISTER ARE AND'ED WITH THE CONTENTS OF  
REG.  
MAC .CONT & ALU .DBUS, RAMP, AND, AND, DA & REG ..ZERO, ZERO  
DBUS STATUS & STATUSBT 3000000100000  
/ 6  
/ 6 (8) THE CONTENTS OF REG ARE PLACED BACK IN REG. RETURN TAKES PLACE IF  
ZMSB WAS SET.  
MAC .TRUE, ZMSB, CTRM & ALU .ABUS, RAMP, OR, OR, DE & REG ..ZERO, ..RB  
DBUS SHONE

0021 / 6 (3) THE QREG IS LOADED WITH THE CONTENTS OF REG2.  
MAC .CONT & ALU .ABUS, QREG, OR, OR, DE & REG ....R2 & CEALJ  
DBUS SHONE

0022 / 6 (4) THE PC IS LOADED WITH THE CONTENTS OF THE QREG. RETURN TAKES PLACE.  
MAC .FALSE, ZERO, CTRM & ALU .NOP, OR, OR, DA & REG ...RB & CEALJ  
DBUS SALU

0023 / 6 ENTRY POINT FOR INDIRECT OR INDIRECT INDEXED ADDRESSING  
\*\*\*\*\*

0024 / 6 (6) JUMP SUB TO OFDRI. THIS FETCHES THE SECOND WORD OF THE INSTRUCTION TO  
REG, INDEXES IT WITH THE CONTENTS OF AN INDEX REGISTER IF SPECIFIED AND  
OBTAINS AN OPERAND FROM THE RESULTING ADDRESS PLACING IT IN REG.  
THE PROGRAM COUNTER IS INCREMENTED TO TAKE ACCOUNT OF THE TWO WORD INSTRUCTION  
OFDRI: MAC .FALSE, ZERO, CTRM & ALU .DBUS, SHONE & ADDRESS OFDRI

0025 / 6 (2) THE DERIVED OPERAND IN REG IS PLACED IN THE QREG.  
MAC .CONT & ALU .ABUS, QREG, OR, OR, DE & REG ....R5  
DBUS SHONE

0026 / 6 (3) THE QREG CONTENTS ARE PLACED IN REG2. JUMP TO JCI TAKES PLACE.  
MAC .CONT & ALU .NOP, OR, OR, DA & REG ....R2 & CEALJ & DBUS SALU  
ADDRESS JCI

JMP TO SUBROUTINE  
\*\*\*\*\*

ENTRY POINT FOR DIRECT OR DIRECT INDEXED ADDRESSING  
\*\*\*\*\*

IM FS 403

1 MAY 1961

PAGE 76

AMDS/79 ANDASH MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (MNSL)

:(1) JUMP TO FETDIADD. THIS FETCHES THE SECOND WORD OF THE TWO WORD INSTRUCTION  
: INTO ER2. THE RESULT IS THEN INDEXED IN THE CONTENTS OF THE INDEX REGISTER  
: IF SPECIFIED. THE PROGRAM COUNTER CONTENTS THAT ARE INCREMENTED TO THE  
: ACCOUNT OF THE YEC WORD INSTRUCTION. WHEN THE PROGRAM COUNTER WILL ALREADY  
: POINT TO THE MEMORY LOCATION AFTER THE CURRENT INSTRUCTION SINCE IT IS  
: INCREMENTED ONCE IN THE PREC SEQUENCE.

0020 OPCODE72:: MAC ,FALSE,TZERO,CJS & ALU & DBUS SNOONE & ADDRESS FETDIADD  
/ &  
: (2) THE CONTENTS OF ER2 (THE NEW PC VALUE) ARE PLACED IN CR1 (RA).  
: MAC ,,.CONT & ALU ,.ABUS,RAMP,OR,OR,DZ & RFS ,.CRI,.PZ & CICALU  
: DBUS SNOONE

0027 / &  
: (3) THE CONTENTS OF CR1 (RA) ARE SWAPPED WITH THE CONTENTS OF ER0. RETURN  
: TAKES PLACE.  
: MAC ,FALSE,TZERO,CRTM & ALU ,.ABUS,RAMA,OR,OR,DZ & REC ,.CRI,CRI,NO  
: CEREQ & CICALU & DBUS SALU

-----  
: SUBTRACT ONE AND JUMP  
: \*\*\*\*\*

ENTRY POINT  
: \*\*\*\*\*

0029 OPCODE73:: MAC ,FALSE,TZERO,CJS & ALU & DBUS SNOONE & ADDRESS FETDIADD  
: IS LOADED ACCORDINGLY.

002A / &  
: (4) THE CONTENTS OF CR1 (RA) ARE DECREMENTED, THE MACHINE STATUS REGISTER  
: CICALU & DBUS SNOONE & STATSHFT 000000010000 & MACSTEN 000000  
: CARRYSEL CZERO

002B / &  
: (2) RETURN TAKES PLACE IF MACHINE STATUS ZERO IS SET.  
: MAC ,TRUE,M01,CRTM & ALU & DBUS SNOONE & STATSHFT 0000000100100

002C / &  
: (4) THE QREG IS LOADED WITH THE CONTENTS OF ER2.  
: MAC ,.CONT & ALU ,.ABUS,QREG,OR,OR,DZ & REC ,.R2 & CICALU  
: DBUS SNOONE

002D / &  
: (5) THE PC (ER0) IS LOADED WITH THE CONTENTS OF QREG.  
: RETURN TAKES PLACE.  
: MAC ,FALSE,TZERO,CRTM & ALU ,.ABUS,PC,OR,OR,DZ & REC ,.R0 & CICALU  
: DBUS SALU

1 MAY 1961

PAGE 77

AMDS/79 ANDASH MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (MNSL)

BRANCH UNCONDITIONALLY  
: \*\*\*\*\*

002E OPCODE74:: MAC ,.CONT & ALU ,.ABUS,MOP,SUBS,DZ & CEREQ & DBUS SALU  
/ &  
: (6) THE PROGRAM COUNTER CONTENTS ARE DECREMENTED.

002F / &  
: (1) THE CONTENTS OF BR1 IS PLACED IN QREG.  
: MAC ,.CONT & ALU ,.ABUS,QREG,OR,OR,DZ & REC ,.R1 & CICALU  
: DBUS SNOONE

0030 / &  
: (2) THE CONTENTS OF QREG ARE MASKED WITH 0000000100000000 BUT NO REGISTERS  
: ARE LOADED.  
: MAC ,.CONT & ALU ,.DBUS,MOP,AND,AND,DQ & DBUS SDATA  
: DATINSRT D0120

0031 / &  
: (3) JUMP TO BR1 TAKES PLACE IF THE MASKED BIT WAS SET (IE LSB NOT -6)  
: MAC ,FALSE,ZLSB,CJP & ALU & DBUS SNOONE & ADDRESS BR1

0032 / &  
: (4) CONTINUE KNOWING THAT INSTRUCTION COUNTER RELATIVE OPERAND IS POSITIVE.  
: THE CONTENTS OF QREG ARE MASKED BY (00000000111111) AND LEFT IN QREG  
: MAC ,.CONT & ALU ,.DBUS,QREG,AND,AND,DQ & CICALU & DBUS SDATA  
: DATINSRT D0127

0033 / &  
: (5) THE CONTENTS OF QREG ARE ADDED TO ER0 (PC). RETURN TAKES PLACE.  
: MAC ,FALSE,TZERO,CRTM & ALU ,.ABUS,MOP,ADD,ADD,DQ & CEREQ  
: REC ,.R0 & DBUS SALU & STATSHFT 000000000000

0034 BR1:  
/ &  
: (6) CONTINUE KNOWING THAT THE INSTRUCTION COUNTER RELATIVE OPERAND MUST BE  
: TREATED AS NEGATIVE.  
: THE CONTENTS OF QREG ARE ORED WITH (11111110000000). THIS CONVERTS THE  
: 8 BIT 2'S COMPLEMENT NEGATIVE NUMBER TO A 16 BIT 2'S COMPLEMENT NEGATIVE  
: NUMBER.  
: MAC ,.CONT & ALU ,.DBUS,QREG,OR,OR,DQ & CICALU & DBUS SDATA  
: DATINSRT D0G200

0035 / &  
: (7) THE CONTENTS OF QREG ARE ADDED TO THE CONTENTS OF ER0 (PC). RETURN  
: TAKES PLACE.  
: MAC ,FALSE,TZERO,CRTM & ALU ,.ABUS,MOP,ADD,ADD,DQ & DBUS SALU  
: CEREQ & REC ,.R0 & STATSHFT 000000000000

-----  
: BRANCH IF EQUAL TO ZERO



1 MAY 1961

PAGE 78

AMDS/29 ANDASH MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (EMSL

\*\*\*\*\*

ENTRY POINT  
\*\*\*\*\*

(1) THE STATUS REGISTER CONTENTS ARE LOADED INTO THE QREG  
OPCODE75: MAC ...CONT & ALU ...DBUS,QREG,OR,OR,DZ & DBUS SSTATUS & CCALLU  
/ & STATUSPT 000000100000

(2) THE CONTENTS OF THE Q REGISTER ARE MASKED BY (0010000000000000) SO THAT  
ONLY THE ZERO BIT IS LEFT.  
OPCODE76: MAC ...CONT & ALU ...DBUS,NOP,AND,AND,DQ & DBUS SDATA  
/ & DATINSTR D04096

(3) RETURN TAKES PLACE IF THE BIT WAS ZERO (IF ZMSB IS SET)  
OPCODE77: MAC ...TRUE,ZMSB,CRTM & ALU & DBUS SNONE

(4) JUMP TO OPCODE74  
OPCODE78: MAC ...JP & ALU & DBUS SNONE & BADDRESS OPCODE74

BRANCH IF LESS THAN ZERO  
\*\*\*\*\*

(1) THE STATUS REGISTER CONTENTS ARE LOADED INTO THE QREG  
OPCODE79: MAC ...CONT & ALU ...DBUS,QREG,OR,OR,DZ & DBUS SSTATUS & CCALLU  
/ & STATUSPT 000000100000

(2) THE CONTENTS OF THE QREG ARE MASKED WITH (0010000000000000) SO THAT  
ONLY THE NEGATIVE BIT IS LEFT.  
OPCODE80: MAC ...CONT & ALU ...DBUS,NOP,AND,AND,DQ & DBUS SDATA  
/ & DATINSTR D04096

(3) RETURN TAKES PLACE IF THE BIT WAS ZERO (IF ZMSB IS SET.)  
OPCODE81: MAC ...TRUE,ZMSB,CRTM & ALU & DBUS SNONE

(4) JUMP TO OPCODE74  
OPCODE82: MAC ...JP & ALU & DBUS SNONE & BADDRESS OPCODE74

BRANCH IF NOT EQUAL TO ZERO  
\*\*\*\*\*

(1) THE STATUS REGISTER CONTENTS ARE LOADED INTO THE QREG  
OPCODE83: MAC ...CONT & ALU ...DBUS,QREG,OR,OR,DZ & DBUS SSTATUS & CCALLU  
/ & STATUSPT 000000100000

1 MAY 1961

PAGE 79

AMDS/29 ANDASH MICRO ASSEMBLER, V1.0  
EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (EMSL

\*\*\*\*\*

(2) THE CONTENTS OF THE QREG ARE MASKED WITH (0010000000000000) SO THAT  
THE NEGATIVE BIT AND ZERO BIT ARE LEFT.  
OPCODE84: MAC ...CONT & ALU ...DBUS,NOP,AND,AND,DQ & DBUS SDATA  
/ & DATINSTR D04096

(3) RETURN TAKES PLACE IF BOTH THE BITS WERE ZERO (IF ZMSB IS SET.)  
OPCODE85: MAC ...TRUE,ZMSB,CRTM & ALU & DBUS SNONE

(4) JUMP TO OPCODE74  
OPCODE86: MAC ...JP & ALU & DBUS SNONE & BADDRESS OPCODE74

BRANCH IF GREATER THAN ZERO  
\*\*\*\*\*

(1) THE STATUS REGISTER CONTENTS ARE LOADED INTO THE QREG  
OPCODE87: MAC ...CONT & ALU ...DBUS,QREG,OR,OR,DZ & DBUS SSTATUS & CCALLU  
/ & STATUSPT 000000100000

(2) THE CONTENTS OF THE QREG ARE MASKED WITH (0100000000000000) TO, LEAVE  
ONLY THE POSITIVE BIT.  
OPCODE88: MAC ...CONT & ALU ...DBUS,NOP,AND,AND,DQ & DBUS SDATA  
/ & DATINSTR D04096

(3) RETURN TAKES PLACE IF THE POSITIVE BIT WAS NOT SET. (IF ZMSB WAS SET)  
OPCODE89: MAC ...TRUE,ZMSB,CRTM & ALU & DBUS SNONE

(4) JUMP TO OPCODE74  
OPCODE90: MAC ...JP & ALU & DBUS SNONE & BADDRESS OPCODE74

BRANCH IF NOT EQUAL TO ZERO  
\*\*\*\*\*

(1) THE STATUS REGISTER CONTENTS ARE LOADED INTO THE QREG  
OPCODE91: MAC ...CONT & ALU ...DBUS,QREG,OR,OR,DZ & DBUS SSTATUS & CCALLU  
/ & STATUSPT 000000100000

(2) THE CONTENTS OF THE QREG ARE MASKED WITH (0101000000000000) SO THAT  
THE NEGATIVE AND POSITIVE BITS ARE LEFT.  
OPCODE92: MAC ...CONT & ALU ...DBUS,NOP,AND,AND,DQ & DBUS SDATA

TM FS 303

1 MAY 1961

PAGE 88

AM003/29 AM003 MICRO ASSEMBLER, V1.0  
 EMULATION SEQUENCES FOR SINGLE LENGTH SUBSET FOR 1750. (EMSL)

```

/ &
: (3) RETURN TAKES PLACE IF NEITHER OF THESE TWO BITS WERE SET. IE ZMSB IS SET.
0648 MAC ,TRUE,ZMSB,CEN & ALU & DBUS SMOKE
: (4) JUMP TO OPCODE74
0649 MAC ,...JP & ALU & DBUS SMOKE & BADDRESS OPCODE74
-----
: BRANCH IF GREATER THAN OR EQUAL TO ZERO
: (1) THE CONTENTS OF THE STATUS REGISTER ARE LOADED INTO THE QREG.
064A OPCODE7B: MAC ,...CONT & ALU ,DBUS,QREG,OR,OR,DL & CARRY & DBUS SSTATUS
/ &
: (2) THE CONTENTS OF THE QREG ARE MASKED BY (0110000000000000) SO THAT
: ONLY THE POSITIVE AND ZERO BITS ARE LEFT.
064B MAC ,...CONT & ALU ,DBUS,NOP,AND,AND,DQ & DBUS SDATA
/ &
: (3) RETURN TAKES PLACE IF BOTH BITS WERE ZERO. IE ZMSB IS SET.
064C MAC ,TRUE,ZMSB,CEN & ALU & DBUS SMOKE
: (4) JUMP TO OPCODE74
064D MAC ,...JP & ALU & DBUS SMOKE & BADDRESS OPCODE74
-----

```

THIS IS THE END OF THE EMULATION SEQUENCES.

END

REFERENCES

<u>No.</u>	<u>Author</u>	<u>Title, etc</u>
1	USAF	MIL-STD-1750 Airborne computer instruction set architecture. 27 June 1978. Headquarters, Washington DC 20360, 1 March 1980
2	A.A. Callaway S.J. Shrimpton	RAL contact with the USAF MIL-STD-1750 instruction set architecture standardisation programme. RAL Technical Memorandum FS 286 (1979)
3	Advanced Micro Devices	Microprocessors and microcomputers
4	Advanced Micro Computers	A microprocessor based computer control system. Special Report 1979/10

REPORTS SHOULD BE MADE AVAILABLE  
 TO THE PUBLIC BY THE PUBLIC  
 ORIGINATING ORGANISATIONS





Fig 1

Fig 2






Fig 3

Fig 4




Fig 4

Fig 5





Fig 5








Fig 8



MIL-STD-1750  
 MK IA HARDWARE  
 CPU BOARD 1  
 SHEET 6 OF 9  
*R. J. Anderson*  
 RME/EFSS

Fig 8

Fig 9



MIL-STD-1750  
MK1A HARDWARE  
CPU BOARD 1  
SHEET 7 OF 9  
*R. J. ...* RAE(1)/PS5

Fig 9



TM FS 403




Fig 11

Fig 12





Fig 12




MIL-STD-1750  
MK 1A HARDWARE  
CPU BOARD 2  
SHEET 2 OF 8  
RNE/FSF

Fig 13



Fig 14



MIL-STD-1750  
MK 1A HARDWARE  
CPU BOARD 2  
SHEET 3 OF 8

*RBA*  
RBA/FSS

Fig 14





Fig 16



MIL-STD-1750  
MK.1A HARDWARE  
CPU BOARD  
SHEET 7 OF 8






Fig 10




Fig 20




Fig 20

IN FS 403




Fig 21



Fig 22




Fig 22

EN FS 403





Fig 23

Fig 24



MIL-STD-1750  
 MK1A HARDWARE  
 INTERCONNECTION CABLES  
 SHEET 3 OF 8  
 RAE/fss

Fig 24

EM FS 403





Fig 25

Fig 26



MIL-STD-175C  
 MK 1A HARDWARE  
 INTERCONNECTION CABLES  
 SHEET 5 OF 8  
 RAE/JSS

Fig 26




Fig 27

Fig 28




Fig 28




Fig 29



**REPORT DOCUMENTATION PAGE**

Overall security classification of this page

**UNCLASSIFIED**

As far as possible this page should contain only unclassified information. If it is necessary to enter classified information, the box above must be marked to indicate the classification, e.g. Restricted, Confidential or Secret.

1. DRIC Reference (to be added by DRIC)	2. Originator's Reference RAE TM FS 403	3. Agency Reference N/A	4. Report Security Classification/Marking  <b>UNCLASSIFIED</b>
5. DRIC Code for Originator 7673000W	6. Originator (Corporate Author) Name and Location Royal Aircraft Establishment, Farnborough, Hants, UK		
5a. Sponsoring Agency's Code  N/A	6a. Sponsoring Agency (Contract Authority) Name and Location  N/A		
7. Title <b>An implementation of Mil-Std-1750 airborne computer instruction set architecture</b>			
7a. (For Translations) Title in Foreign Language			
7b. (For Conference Papers) Title, Place and Date of Conference			
8. Author 1. Surname, Initials Shrimpton, S.J.	9a. Author 2	9b. Authors 3, 4 ....	10. Date   Pages   Refs. May   149   4 1981
11. Contract Number N/A	12. Period N/A	13. Project	14. Other Reference Nos.
15. Distribution statement (a) Controlled by – (b) Special limitations (if any) –			
16. Descriptors (Keywords) (Descriptors marked * are selected from TEST)  Bit slice. Mil-Std-1750.			
17. Abstract  This Memorandum describes the design of a processor implementing the Mil-Std-1750 Airborne Computer Instruction Set Architecture, using Advanced Micro Devices 2901 bit-slice microprocessor devices. The aspects of the hardware design and microcode specific to Mil-Std-1750 are discussed and reviewed in the light of the experience gained. A full listing of the AMD 'AMDASM' micro assembler definition file and microcode source text is included, together with full hardware documentation.			

FS/IC