





FTD -ID(RS)T-0215-79

## EDITED TRANSLATION

FTD-ID(RS)T-0215-79 21 March 1979 MICROFICHE NR: JAD-79-C-000430

SEMICONDUCTOR CCD MEMORY INSTEAD OF DRUMS AND DISKS

By: Z. Naotynski

English pages: 3

Source: Informatyka, Vol. 13, Nr. 2, 1977, pp. 28-29

Country of Origin: Poland Translated by: SCITRAN F33657-78-D-0619 Requester: FTD/TQCS Approved for public release; distribution unlimited.

THIS TRANSLATION IS A RENDITION OF THE ORIGI-NAL FOREIGN TEXT WITHOUT ANY ANALYTICAL OR EDITORIAL COMMENT. STATEMENTS OR THEORIES ADVOCATED OR IMPLIED ARE THOSE OF THE SOURCE AND DO NOT NECESSARILY REFLECT THE POSITION OR OPINION OF THE FOREIGN TECHNOLOGY DI-VISION.

PREPARED BY:

TRANSLATION DIVISION FOREIGN TECHNOLOGY DIVISION WP-AFB, OHIO.

**FTD** -ID(RS)T-0215-79

Date 21 Mar 19 79

## SEMICONDUCTOR CCD MEMORY INSTEAD OF DRUMS AND DISKS

Z. Naotynski

An integrated memory system CCD 465 based on charge coupled devices with capacity of 65,000 bits was designed recently by Fairchild. This is a significant step forward since until now only 9000 and 16,384 bits CCD systems were made. The purpose of this system is to create a large capacity memory, approaching that of drums and disks.

The advantages of a large semiconductor memory are their high speed, compactness, low power consumption, and the fact that no electromechanical components are involved. These are often a cause for breakage.

An effective competition with large memory systems with a rotating memory carrier (drums or disks) is very difficult because of the low cost per bit of recorded information (of the order of thousandths of a cent) characteristic of these systems. For this reason, the large semiconductor memories are realized with the cheapest of the known and practically applied technologies, namely the CCD, which technology is related to the MOS technology. From the principle of operation of CCD systems, it follows that it is easy to use them in a sequential dynamical memory application. The system described is made in the form of a circular memory based on a CCD shift register. The sequential access to recorded information, inherent for circular memories, is not a drawback in their application as a large memory system, since the drum and disk systems are also sequential in nature. The real disadvantage of semiconductor memories is their high price. It can be assumed that the continuous trend to enlarge the scale of integration, of which the CCD 465 is an example, will lead to lower costs and an effective competition with the electromechanical memories from the viewpoint of economy.

1

The new CCD system has the SPS (series-parallel-serial) logical structure, characterized by a serial information input (bit after bit), parallel shift and serial information output. This structure was chosen since it is the most effective in applications to large serial memories. It ensures a low cost with high operation speed, high packing density, and low power consumption.

The integrated system described has 20 mm<sup>2</sup> area and contains a 64-bit input register, a basic shift register made of 16 parallel columns of 4096 bits, a 64 bit output register and peripheral circuits. Data enters the input register serially and after this is full, it is shifted into the 16 columns of the shift register. After transfer through the shift register it appears again serially at the output register.

The average access time to an arbitrary information bit is .5 msec at 4 MHz clock frequency, and in the extreme case it can reach 1 msec. This speed does not seem high as compared to memories with free access; however, it is comparable with speeds of drums and disks.

Another advantage is the lower power consumption. Operation in the mode write/read or write/modify/read requires 400 mW only, supplied by the usual four phase power supply at 4 MHz. A low power operation requires 70 mW at 1 MHz, while a fast searching consumes 300 mW at 4 MHz.

For general information about the capabilities of large semiconductor memory systems, we describe below a system based on the integrated CCD, INTEL 2416.

INTEL 2416 is a serial memory of 16,284 bits. It was introduced to the market at the beginning of 1975 at the price of \$60 per chip. It contains 64 recirculating shift registers with 256 bit capacity each (6 bit addressable). The recirculation is automatic when a clock is connected. A shift takes place in all 64 registers simultaneously. INTEL 2416 is a CCD chip based on a high voltage MOS gate located in an 18 terminal package. The maximum recording speed is 2 M bits/sec. An average access time is 100 microseconds at a frequency of 64 kHz, and 64 microseconds at 1 MHz. The supplied voltage is -12 V and +5 V. The dissipated power is 200 mW at maximum recording speed. The surface area is 20 mm<sup>2</sup>.

One printed board of 1 million bit memory can operate as a small disk or drum system with maximum access time of 200 microseconds and a transfer speed of 2M bit/sec. It contains 64 integrated circuit INTEL 2416.

A larger memory system IN-65 is constructed of the integrated circuits 2416, and has a capacity of 18 million bits. It contains three types of printed boards of dimensions 370 x 305 mm; one driving board, one buffer, and 16 memory modules. Application of the CCD 465 devices in such a/system would reduce the number of modules from 16 to 4.

Prepared by Z. Noatynski from the American journal Electronics

From the publisher:

According to latest reports in the professional literature, in addition to Fairchild and Intel, Texas Instruments started to supply components for domain memories and semiconductor memories of the CCD type, which can be used to replace small drum and disk memories. There are TBM-0103 with 92,304 bits and TMS-3064 with a capacity of 65 K bits (for CCD memories).

3

## DISTRIBUTION LIST

•

## DISTRIBUTION DIRECT TO RECIPIENT

ORGANIZATION		MICROFICHE	ORGANIZATION		MICROFICHE
A205 DMATC		1	E053	AF/INAKA	1
A210 DMAAC		2	E017	AF/RDXTR-W	1
B344 DIA/RI	DS-3C	9	E403	AFSC/INA	1
CO43 USAMI	IV	1	E404	AEDC	1
C509 BALLI	STIC RES LABS	1	E408	AFWL	1
C510 AIR M		1	E410	ADTC	1
•	INNY ARSENAL	1		FTD	
	ION SYS COMD	i		CCN	1
C591 FSTC		5		ASD/FTD/NII	s <u>3</u>
C619 MIA RI	FDSTONE	3		NIA/PHS	1
DOO8 NISC	CDD TOWN	1		NIIS	2
	E (USAREUR)	1		MIID	<b>**</b>
PO05 DOE	C (USARIUR)	1			
	ng / እግኮ/cn	1			
P050 CIA/CRB/ADD/SD		1			
NAVORDSTA (50L)		1			
NASL/KSI		1			
AFIT/LD		1			
111/Code 1-389		1			
1157/3213/101		2			

Sector and the second

1965 an 1966

FTD-ID(RS)T0215-79