
MICROWAVE ASSOCIATES INC BURLINGTON MASS F/G 9/1
PIN DIODE TRADE-OFF STUDY FOR BROADBAND HIGH POWER FAST SWITCHI--ETC(U)
JAN 79 J MORAN N00173-76-C-0132 AD-A071 724 UNCLASSIFIED NL 1 of 2 AD A071724 100



AD A 071724


9 Final rept,

NAVAL RESEARCH LABORATORY 4555 Overlook Avenue, S.W. Washington, D.C. 20375


Contract Number Na0173-76-C-0132

PIN DIODE TRADE OFF STUDY FOR BROADBAND HIGH POWER FAST SWITCHING SPEED MICROWAVE SWITCHES

DIE FILE COPY.



APPROVED FOR PUBLIC RELEASE DISTRIBUTION UNLIMITED





229 400

TABLE OF CONTENTS

I. LIST OF TABLES

II. LIST OF FIGURES

III. PHASE I, DIODE STUDY PROGRAM

IV. PHASE II, SWITCH PROGRAM 7 4

V. APPENDIX, TEST DATA, COMPUTER CONTROLLED NETWORK ANALYZER

NTIS DDC T	GRA&I	X
	ounced	
Justi	fication_	
Ву		
Distr	ibution/	
Avai	O. T. LY	Codes
	Avail and	l/or
Dist.	specia	1
Ω		
1		

LIST OF TABLES

		Ī	age
1.	Diode Static Data		4
2.	Switching Speed Data		11
3.	Preliminary Data - Multi-Dot Diode		27
4.	Multi-Dot Data, Uniform Capacitance		29
5.	Multi-Dot Data, Varying Capacitance		31
6.	Performance Summary - Transfer Switch (#1) .		77
7.	Performance Summary - SP2T (#2)		78
8.	Performance Summary - SP4T (#3)		79
9.	Performance Summary - SP2T (#4)		80
10.	Performance Summary - SP2T (#5)		81

LIST OF FIGURES

		P	age
1.	Typical Driver Output Pulse		7
2.	Schematic Type A Driver		9
3.	Schematic Type B Driver		10
4.	Peak Burn-out, -5V		13
5.	Peak Burn-out, -30V		14
6.	Peak Burn-out, +10 mA		15
7.	Peak Burn-out, +50 mA		16
8.	Peak Compression, -5V		17
9.	Peak Compression, -30V		18
10.	CW Burn-out, -5V		22
11.	CW Burn-out, -30V		23
12.	CW Burn-out, +10 mA		24
13.	CW Burn-out, +50 mA		25
14.	Switch Specifications		35
15.	Shunt Diode Circuits		39
16.	Uncompensated Shunt Diode Match		42
17.	Uncompensated Shunt Diode Match, 3 Diodes		43
18.	Compensated Low Capacitance Shunt Diode Match		44
19.	Compensated Hi Capacitance Shunt Diode Match.		45
20.	Compensated & Spaced Shunt Diode Match		46
21.	Series Diode Circuits		47
22.	Series Circuits		48
23.	DC Block Circuit		49
24.	Bias Circuit		50
25.	All Shunt SP2T Circuit		53
26.	"T" Junction Impedance for SP2T Switch		54
27.	Transfer Switch (#1)		56
28.	Transfer Switch (#1) RF Assembly		57
29.	SP2T (#5) RF Assembly		59
30.	SP2T (#5)		60
31.	SP4T (#3)		62
32.	SP4T Circuit Details		64

LIST OF FIGURES (cont.)

		Page
33.	SP2T (#4)	66
34.	SP2T (#4) RF Assembly	67
35.	SP2T (#2)	69
36.	SP2T (#2) RF Assembly	70
37.	Timing Diagram SP2T (#5)	71
38.	Hot Switching Test Set	72
39.	Timing Diagram, Hot Switching	73

PHASE I

DIODE STUDY PROGRAM

Background

The contract was for the investigation of fundamental PIN diode switching speed and RF power handling trade-offs. The program was conducted in two phases. The first phase was to determine the characteristics of PIN diodes. This characterization was conducted experimentally with I-region thickness as the prime variable. Each diode type was evaluated in terms of its inherent power handling capabilities and switching characteristics. The equivalent circuit parameters for each diode type were also compiled to determine the frequency response of proposed switch designs. The second phase of the program was to develop a series of broadband switches which would incorporate the design information generated from the initial effort, and compare the results.

Diodes ranging from 2 microns to 100 microns thickness I-region were utilized. Their static characteristics were determined and samples of each were designed into single chip all-shunt SPST switch circuits. These were then subjected to various switching speed and high power RF tests at three frequencies in the microwave spectrum.

The results from the diode study led to the generation of specifications for five switches. These units were constructed, tested and delivered with summary data included in this document. This portion of the investigation put into practical application the test results from Phase I.

Investigation - Static Diode Data

The final selection of diodes to be utilized for this study was determined somewhat by current engineering practice. The range was open, but thickness extremes were chosen to include the thinnest PIN (2 microns) and one which was thick enough (100 microns) to exceed the capabilities of available test equipment. Available diodes of comparable physical and electrical paramters dictated the following selection

- 1 2 micron I-layer
- 2 8 micron I-layer
- 3 18 micron I-layer
- 4 30 micron I-layer (1 mil)
- 5 50 micron I-layer (2 mil)
- 6 100 micron I-layer (4 mil)

Static measurements were run on forty diodes of each type to determine consistency and to ascertain the design parameters for RF use. Table I summarizes this data.

In reference to Table 1, the voltage breakdown (Vp) range signifies the minimum and maximum values for the forty piece sample. The distribution was quite uniform, with approximately 80% falling in the middle 50% of the range and the remainder being spread on both sides of the major portion. Thus, a selection process could reduce the VR variation by 50% with only a 20% parts shrinkage. This parameter is an indication of power/speed performance. A thin diode has a small intrinsic volume and cannot store much charge (low VR). This results in rapid recombination, and faster switching speeds. However, the small volume also results in lower power handling capabilities since the higher current density causes the junction to heat more rapidly when the diode is in the forward conducting state. In the reverse bias state, the voltage breakdown level can also be exceeded by lower RF voltages compared to that of a thicker diode. This fact is the crux of this investigation where several diodes of varying thicknesses were selected to determine exactly what speed and power trade-offs can be established. In contrast to the previous discussion for thin diodes, thick diodes exhibit large breakdowns with voltage, resulting in larger power handling, but are slower in speed.

Diode capacitance determines the upper frequency limit for broadband PIN diode switches. The diode capacitance can be utilized in two ways. In the first case, the diode shurts the transmission line and series inductance is added to optimize an equivalent low pass filter. The filter cutoff is inversely proportional to the diode capacitance. The second circuit type uses the diode in series with the transmission line. In this case, the diode capacitance acts as a series blocking element and dependent on the absolute blocking or isolation required, the high frequency cutoff is inversely proportional to diode capacitance. To maximize the power handling capability of any PIN diode, it is important to mount the diode to a heat sink surface. As shunt mounted PIN diodes are soldered directly to the massive ground plane, excellent cooling is achieved. This is not possible for series mounted diodes as both terminals of the diode have to be attached to the center conductor making significant heat sinking unlikely. For this reason, a high power requirement dictates the necessity of a shunt diode design.

TABLE 1 DIODE STATIC DATA

Consistency is also important for capacitance. Type 1 through
Type 4 diodes are excellent for this parameter. Varying the voltage
over a 5:1 range results in no significant change in capacitance. Type
5 showed a moderate change, and Type 6 showed a large variation. However, diodes of that thickness would not be employed at low bias voltages.
As such, they are well within a useful range for normal usage at 30 to
50 volts reverse bias.

Forward resistance (Rs) is a major factor in RF high power burnout. The I²R heating causes the diode junction to burn out due to excessive junction temperature in the order of 150°C or greater. The current is a combination of bias current and current from the incident RF signal. Under CW conditions, this current is easily calculated, but pulsed conditions must take into account the cooling intervals between pulses. If the RF pulse is very long, for example, greater than 100 micro-seconds, the diode will be heated to its maximum regardless of the cooling period between pulses. To assure proper evaluation of all diodes in this study, a pulse width of 1.0 microseconds was chosen. This is a commonly used value and is much less than the thermal time constant of all diodes under consideration. The Rs was measured at two bias current levels, 10mA and 50mA. This trade-off yields the following benefits and detriments. At lower current levels, the stored charge is lower and the diode can be switched faster. The major detriment is the higher Rs associated with the lower current. This results in higher power dissipation within the junction due to the increased I2R losses for a given current. It can be seen that this adds a third dimension to the speed/power trade-off and will be discussed in detail under the section on dynamic measurements for these diodes.

Lifetime (the time it takes for minority carriers to recombine) is proportional to the speed that can be achieved with a diode. Because

the tests were actually run on these chips, the lifetime was recorded for reference only. Actually, switching speed is strongly dependent on driver waveforms, which must be optimized for fastest possible switching speed.

Several other points should be discussed for clarity. The actual diode thickness is not easily controlled. Processing, doping, and environmental changes all contribute to slight variations in the final value. Therefore, the thickness as recorded should not be taken as absolute, but as close approximations for comparision purposes. All diodes were passivated. Types 1 through 4 were Silicon-dioxide passivated, and Types 5 and 6 were hard-glass passivated. Both are acceptable in military environments. Finally, the slice number is an M/A internal control number which gives a unique identity to every processing run for PIN diodes.

Investigation - Dynamic Diode Data

As discussed in the previous section, the various diode thicknesses result in different stored charge and a wide range of switching speed capabilities. To exploit the switching capabilities, an injected waveform must be produced. This waveform is of the opposite polarity of the stored charge when removing it, and is of the same polarity when inducing carriers.

Figure 1 presents a typical pulse as produced by a driver to create the desired switching action in a PIN diode. In effect, the TTL driver circuit stores internal charge which is several times that to be removed from the PIN diode. At the reception of a gated signal, the transistors change state, and the stored charge is impressed on the diode. With reference to Figure 1, the speed with which the signal reaches its maximum value (Ip) is the risetime. The duration of the spiking pulse is the pulse width. This curve represents the amount of energy avail-





FIGURE 1. TYPICAL DRIVER OUTPUT PULSE


able to remove the stored charge in the PIN diode. When the charge is removed, the driver supplied the specified steady-state bias (Iss) until the gated signal at the driver input is reversed. At this time, the diode is forces into the opposite state by spiking in the reverse polarity

An important consideration encountered when designing a driver is to produce adequate spiking for thick diodes. Transistors with 50 to 100 volt breakdowns must be utilized. They provide the necessary gain and current capability to remove large charge, but unfortunately, the response time is slower. Conversely, the drivers with faster response times cannot provide adequate pulse outputs to clear the charge from thick diodes, but will be much faster for thin diodes. Microwave Associates produced two drivers for this study. Type A was optimized for speed with a 2 micron diode. Type B was designed to switch the 4 mil diode. Figures 2 and 3 show schematic diagrams for these driver circuits. In the data summary, the crossover in speed is very apparent, whereby the slower but more powerful driver becomes beneficial for switching the thicker I-region diodes.

All switching speed data was taken at room temperature on a single chip SPST switch for each diode type. The mounting structures were identical, and the data was taken by the same technician on the same test set. The results are presented in Table 2. It can be seen that Driver A exhibits less delay time for diodes Type 1 through 3. However, the injection of carriers (risetime) is accomplished more quickly with Driver B for Type 3 only. As the diode thickness increases to Type 4, the high voltage driver can create faster rise and fall times, and less delay. Clearly, the tradeoff is at 20-25 microns. Continuing to Types 5 and 6, the output pulse from Driver B is clearly superior to that of Driver A.

Referring to Table 2, four parameters are recorded in each test. The RF risetime and RF falltime are the 10%-90% times for the detected RF pulse. The total rise speed and total full speed also includes the driver delay from the 50% point of the initial command. The actual driver delay is the difference between the total rise (fall) speed and the RF risetime (falltime).





	TOTAL FALL SPEED	N/A	57-07	60-75	160-200	325-520	1200-2200
8 3d	FALLTIME	N/N	15-20	20-22	25-28	40-55	180-260
DRIVER TYPE B	TOTAL RISE SPEED	N/A	8-10	22-35	120-160	275-470	1100-2100
	RISETIME	N/A	5-9	6-7	10-11	24-37	140-200
	TOTAL FALL SPEED	6-9	10-17	25-29	330-350	800-875	3500-4300
YPE A	FALLTIME	2-3	3-6	8-10	45-50	105-125	006-009
DRIVER TYPE A	TOTA: RISE SPEED	6-9	10-11	25-29	300-320	760-835	3000-4000
	RISEIDŒ	2-3	3-6	8-10	23-28	80-100	200-800
	DIODE TIPE Number	1	2	ю	4	rs	9

*All speeds in Nanoseconds

TABLE 2 SWITCHING SPEED DATA

It should be noted that there are other distinct differences between the two test drivers. These are noted below:

Driver A

Bias supplies +5V and -5V
Rep Rate 10 MHz
Output Voltage 4.3V (+ and -)

Driver B

Bias Supplies +5V, +15V, and -35V
Rep Rate 500 KHz
Output Voltage +14.3V and -34.3V

Additionally, the difference in complexity results in a cost increase of approximately 3:1 for the Type B driver.

Investigation - High Power RF Tests

With the information available on switching speed, the other investigative parameter, RF power was included. To gain maximum frequencoverage, and use the available facilities, the frequencies of 1 GHz, 9 GHz and 18 GHz were selected as test frequencies. At each frequency, the following tests were conducted:

- 1. Burn-out power (peak and average) at -5V reverse bias.
- 2. Burn-out power (peak and average) at -30V reverse bias.
- 3. Burn-out power (peak and average) at +10mA forward bias.
- 4. Burn-out power (peak and average) at +50mA forward bias
- 5. Conductivity modulation (dB compression) at -5V reverse bias
- . Conductivity modulation (dB compression) at -30V reverse bias

The burn-out and compression data were taken for CW and pulse conditions. In some cases power was not available and under no conditions did the power exceed an incident level of 10kW, because of connector/equipment/circuit stress versus diode stress which was the program interest as shown in the following data, there is considerable difference between burn-out levels on the same diode depending on whether the diode is for ward biased or reverse biased. From a thermal burn-out viewpoint, the line impedance of the switching structure could always be adjusted to equalize the dissipated power in the two states. This impedance change would band limit the device and since the program was dedicated to broad band devices, all testing was done in 50 ohm systems.

The curves of Figures 4, 5, 6, 7, 8 and 9 were generated to depict comparison data of peak power performance for the various thicknesses of diode I-regions as frequency is varied. It must be considered that




FIGURE 4. PEAK BURNOUT AT --5V BIAS




FIGURE 5. PEAK BURNOUT AT -30V BIAS




FIGURE 6. PEAK BURNOUT AT +10mA BIAS




FIGURE 7. PEAK BURNOUT AT +50mA BIAS




FIGURE 8. PEAK COMPRESSION AT -5V BIAS




FIGURE 9. PEAK COMPRESSION AT -30V BIAS

each burn-out meant a completely new switch circuit was assembled to allow resumption of the tests. Therefore, subtle differences in mechanical tolerances, moderate variances in diode junction characteristics and test equipment accuracy all contributed to the introduction of some undertermined deviation from completely reproducible performances. However, any major discrepancy resulted in retests to ascertain proper data points. The curves of Figures 4 thru 9 present this data.

Figure 4 clearly shows the increased power handling capacity of the thicker diodes. The trade off for selecting higher power levels is the necessarily slower speed associated with the larger junction. Increased frequency creates higher power densities within the junction resulting in burn-out at lower levels. In all respects, this data conformed to expected trends, but yielded actual values under a controlled investigation versus intermittent measurements on various programs. It should be noted that the data at 10KW peak was arrived at by extrapolation of the curve to approximate the typical slope of the curve family (dashed curves).

When reverse bias is increased, the power burn-out may increase, or stay the same for a particular diode. Because the increased DC voltage will be given a larger portion of the total maximum tolerated voltage (DC voltage plus RF voltage) before burn-out, it is normal to assume the threshold will be crossed at a lower peak power. However, the increased voltage also reduces the base-spreading resistance (determines reverse bias Q of the diode), and the resultant is lower power consumed and higher burn-out capabilities at lower frequencies. Sometimes one of these effects will outweigh the other; sometimes they balance for no change. Figure 5 provides -30V bias data to indicate the

subtleties of this reaction. Comparison to Figure 4 shows little effect in general at high frequencies and enhanced power handling at lower frequencies.

As noted previously in this document, increased forward bias current results in lower Rs and a corresponding reduction in junction heating due to the incident RF power. Therefore, the power capability improves. Figures 6 and 7 present the trade-off for 10 mA and 50 mA. In all cases, the 50mA resulted in enhanced power handling for a particular diode, to coincide with the measured Rs values of Table 1. However, as noted in the section on switching speed, a 50 mA bias produces five times the stored charge of 10 mA, and the speed degrades in the process.

Compression point is the power level at which the DC bias is overcome by RF voltages, and the insertion loss increases from conductivity modulation. Normal measurement standards employ the 1.0dB point as the reference level, but a more conservative value of 0.5dB was utilized for the evaluations in this investigation. Obviously, a bias level of 30 volts cannot be overcome as quickly as 5 volts as RF power is increased. Comparision of Figures 8 and 9 show the improved compression point response very clearly as bias is increased to 30 volts. However, the inevitable presence of a trade-off is not avoided. To produce the larger reverse voltages, higher breakdown transistors must be utilized in the driver circuits. The resultant is a reduction in speed as the higher voltage transistors have longer delay times.

Compression point data improves with increasing frequency. This can best be understood by considering a complete period of the RF waveform at low and high frequencies. The opposing RF voltage is impressed across the diode nine times longer at 1 GHz than at 9 GHz and eighteen

times longer than at 18 GHz. Thus, even though the peak voltages are identical, the RF waveform allows a greater opportunity for diode conduction at lower frequencies <u>during any given period</u>. This can be related to the response time for the diode junction itself; both Figures and 9 indicate this as the longer lifetime diodes have improved compression point performance at any test frequency.

Because of the thermal time constant associated with PIN diode junctions, the burn-out level must be carefully defined for peak levels. For instance, the peak power levels to which diodes were subjected during this investigation were always at one microsecond pulse width and 0.1% duty cycle. This assured destruction from avalanche voltage effects versus excess heating effects caused by absorbed power. For CW investigations, the heating effect is the general mode of destruction. Figures 10, 11, 12 and 13 present data for burn-out under application of CW signals.

CW power equipment was restricted to 100 watts. Therefore, the curves of Figures 10 through 13 are not entirely complete, but sufficient data is available to allow significant design aid.

Increased negative bias always improves burn-out for CW applications. The reduced base spreading resistance simply results in lower heating and, thus, better survival characteristics. This effect can be noted by comparison of Figures 10 and 11. Similarly, the increased bias of +50mA versus +10mA results in better power handling capabilities. This is due to lower Rs and, consequently, lower I²R losses (heating). Figures 12 and 13 depict this effect. To restate the trade-offs associated with increased bias, the speed will be affected either because of slower transistors (to accommodate increased reverse bias) or larger stored charge in the PIN diode junction (due to increased forward bias).




FIGURE 10. CW BURNOUT AT -5V BIAS




FIGURE 11. CW BURNOUT AT -30V BIAS




FIGURE 12. CW BURNOUT AT +10mA BIAS




FIGURE 13. CW BURNOUT AT +50mA BIAS

INVESTIGATION - SPECIAL DIODES

Off center mesa and multi-dot diodes

During this program, the concept of off center mesas and multi-dot diodes was investigated. The rationale for an off-center mesa is to minimize bond wire lengths when using the diode in the series configuration on a multi-throw switch. The shorter bond wires minimizes undesirable series inductance. The multi-dot diode also minimizes bond wire inductance and in addition, it permits construction of a multi-throw junction using only a single chip. The single chip is smaller and hopefully each diode on the chip is matched very closely to the others. In this study, four diodes were etched on a chip about twenty (20) mils square. This is sometimes called a "Quad Chip". The Quad Chip can also be constructed so that each diode is different, i.e., the capacitance can increase from diode to diode on the same chip (with an attendant decrease in series resistance). This device is useful for making a multi-throw switch where each arm is optimized for its own unique bandwidth requirement.

Table 3 presents data for the initial feasibility run for multidot diodes. It provided enough optimism for generation of new etching masks to attempt closer control. The variation in breakdown voltage (Table 3) would guarantee a wide variation in switching speed. This prompted the aforementioned second run. All other aspects of this first run were very encouraging; chips 1, 3, 6, 7, 8 and 10 could have been utilized and would probably produce acceptable results for switching speed. However, chips 6 and 10 would have to be eliminated for low bias capacitance (0.05 pf). Lifetimes were 80-140 nanoseconds.

Table 4 depicts the status data for the second run of "identical capacitance" multi-dot diodes. Breakdown voltage showed a slightly wider range than would be desired, but all other parameters are exceptionally good. Chips 1, 7, 8, 9, and 10 are almost perfect. The yield of 40 for 40 mesas is well above normal expectations.

Table 5 presents the data taken for the "varying" capacitance multidot diode. Increasing dot diameter corresponds to higher capacitance as

TABLE 3

PRELIMINARY MULTI-DOT DATA

CHIP #	$\underline{v_B}$	CAP @ 0.7 V	CAP @ 10.0 V
# 1	120	.04	.03
	120	.03	.02
	100	.03	.02
	80	.04	.03
# 2	140	.04	.03
	80	.03	.02
	80 .	.04	.03
	80	.03	.02
# 3	140	.03	.03
	140	.03	.02
	140	.03	.03
	160	.04	.03
# 4	120	.04	.03
	60	.03	.02
	Short	.04	.03
	120	.05	.05
# 5	Short	.04	.03
	120	.03	.02
	80	.05	.04
	95	.04	.03
# 6	80	.04	.03
	110	.04	.03
	80	.03	.02
	100	.05	.03
# 7	125	.03	.02
	130	.03	.02
	110	.04	.03
	100	.03	.03
# 8	95	.04	.03
	95	.04	.03
	105	.03	.02
	115	.03	.03
# 9	135	.03	.02
	80	.03	.02
	Short	.03	.03
	11.0	.04	.03

-27-

THE REAL PROPERTY.

TABLE 3 (CONT)

PRELIMINARY MULTI-DOT DATA

CHIP #	$\underline{\mathbf{v}_{\mathbf{B}}}$	CAP @ 0.7 V	CAP @ 10.0 V
#10	100	.05	.03
	110	.03	.02
	130	.03	.02
	105	.03	.03

MULTI-DOT "IDENTICAL CAPACITANCE" DATA

TABLE 4

CHIP #	DOT SIZE	$\underline{v_B}$	C 0.7V	C 10.0V	LIFETIME
# 1	.0010	45	0.83	0.02	90
	.0012	45	0.03	0.02	95
	.0010	40	0.03	0.02	110
	.0011	45	0.03	0.02	95
# 2	.0013	82	0.04	0.03	110
	.0015	100	0.04	0.04	90
	.0018	68	0.03	0.03	110
	.0014	65	0.04	0.03	95
# 3	.0011	60	0.04	0.04	120
	.0013	80	0.04	0.04	125
	.0013	80	0.04	0.03	110
	.0015	80	0.05	0.04	95
# 4	.0013	62	0.05	0.04	110
	.0012	60	0.05	0.04	110
	.0011	60	0.05	0.04	105
	.0012	40	0.05	0.04	110
# 5	.0013	42	0.05	0.04	115
" -	.0011	22	0.05	0.04	90
	.0014	40	0.05	0.04	85
	.0012	20	0.05	0.04	95
# 6	.0013	58	0.05	0.04	95
	.0013	40	0.05	0.04	110
	.0014	100	0.05	0.04	120
	,0012	60	0.05	0.04	120
# 7	.0011	40	0.03	0.02	95
	.0013	40	0.03	0.02	90
	.0012	40	0.03	0.02	80
	.0012	40	0.03	0.02	80
# 8	.0010	40	0.03	0.02	95
" 0	.0014	40	0.03	0.02	105
	.0014	40	0.03	0.02	105
	.0015	40	0.03	0.02	90
# 9	.0014	20	0.04	0.02	85
")	.0014	50	0.04	0.03	110
*	.0011	100	0.04	0.02	90
	.0012	40	0.03	0.02	90

TABLE 4 (CONT)

MULTI-DOT "IDENTICAL CAPACITANCE" DATA

CHIP #	DOT SIZE	$\underline{v_B}$	<u>C 0.7V</u>	C 10.0V	LIFETIME
#10	.0015	80 100	0.03 0.03	0.02 0.02	90 90
:	.0015	100 80	0.03 0.03	0.02 0.02	105 95

TABLE 5

MULTI-DOT - VARYING CAPACITANCE DATA

CHIP #	DOT SIZE	$\underline{v_B}$	<u>C 0.7V</u>	<u>c 10.0v</u>	LIFETIME
# 1	.0015 TYP	40	.11	.02	80
	.0020 TYP	-	.11	.04	95
	.0025 TYP		.13	.06	95
	.0028 TYP	50	.14	.09	105
# 2	_	42	.04	.02	105
		80	.05	.03	115
		80	.05	.04	125
	-	80	.07	.05	120
# 3	_	10	.04	.03	90
	-	100	.05	.03	90
	_	20	.06	.04	100
	-	100	.06	.04	100
# 4		40	.04	.03	_
	_	40	.05	.04	105
	_	80	.06	.04	100
	-	90	.07	.06	100
# 5		60	.05	.02	80
		20	.02	.02	90
		78	.06	.02	90
		90	.04	.03	105
		, 0			

noted. Although this device was not utilized in this program, the data is added for reference. This type of diode would be useful in multi-throw switches where each arm is optimized over a different frequency band.

The uniform capacitance multi-dot diode was utilized in Phase II of the program. Our initial estimate of its value was a lower anticipated phase variation due to the shorter bond wires. However, as discussed in more detail later, the processing difficulties encountered with this diode compromised the results somewhat.

The Plated Heat Sink Diode

Another Diode Type was also investigated on this program. This was the so called "Plated Heat Sink Diode". This diode is unique in that it is built on a copper plated heat sink, and it offers significantly lower thermal and electrical resistance. Additionally, the etching process is more complete and results in lower capacitance. Preliminary RF test data shows that the RC product for this type of diode is approximately 20-25% better than conventionally fabricated PIN diodes.

When mounted in a typical SPST switch circuit, this diode resulted in .2 - .3dB lower insertion loss and 3-6dB higher isolation at 18 GHz than a comparable PIN diode (i.e. an 8 micron I-layer diode). Initial high power tests show that this diode is capable of handling at least 15% more power (in the worst case operating condition of CW power and forward bias) than a comparable PIN of conventional design (i.e. 8 micron). Tests were run at 25 watts CW at 16 GHz and an applied bias of 10mA without burnout. This diode is comparable to an eight (8) micron diode (type on the basis of switching speed. As shown in Fig. 12, this diode has a burnout level of 20 watts. Thus for a diode with comparable RF and switching performance, the plated heat sink diode offers at least a 15-20% increase

in power handling capability. *The improved performance is a consequence of the reduced electrical and thermal resistance.

CONCLUSION (PHASE I)

A broad range of pin diodes suitable for microwave switching applications was selected for proper characterization. The selection ranged in six steps from very thin I-layer types with fast switching characteristics (less than 10 nanoseconds). to very thick I-layer types with relatively slower switching characteristics (on the order of a few microseconds).

The RF power handling capability in 50 ohm systems of each diode was determined for each of the applicable operating modes, and at a variety of bias conditions in each mode.

The switching speeds for each diode type were determined with two types of driver circuits.

The tables and graphs present this data and show the trade offs between RF power handling and switching speeds, for a broad range of PIN diodes suitable for wide band microwave switching circuits.

PHASE II
SWITCH PROGRAM

INTRODUCTION

In order to corroborate the findings of the diode study phase of the program, the second phase of the program addressed application of the data to meet specific design criteria. Five different switches were built and tested. The specifications and some additional design goals are outlined in Figure 14. The principle trade-off for each design centers around the power handling/switching speed problem. After discussing the general circuit design approach and certain uniformly applied concepts, each switch will be discussed in detail.

FUNDAMENTAL DESIGN CONCEPTS

Diode Control Devices have been in use for a number of years. Early designs used packaged diodes and matching circuits. This type of circuit suffered degraded performance at microwave frequencies. In order to circumvent the parasitic problems inherent in this approach, special diode packages were designed and integrated into coaxial or stripline packages. This approach worked well up to approximately 8 or 12 GHz. The current state-of-the-art eliminates most of the parasitics associated with the diode package and packaging constraints by using the diodes in chip form and utilizing "microstrip" as the transmission line to connect the various circuit elements. As a result, diode switching devices and packages can be made to 18 GHz and higher.

Switch Specification ()'s Denote Design Goals ...

<u>Type</u> Frequency Range (GHz)	-1 Transfer 12-18 (7-18)	-2 SPDT 12-18 (7-18)	-3 SP4T F _L -F _H	SPDT FL-FH Note G:	-5 <u>SPDT</u> 12-18 (7-18)
Peak Power (W)	· K	ιn	so	2	Note C 500 (1000)
Average Power (W)	S	2	2	2	25 (50)
Load VSWR	NA	NA	Note D: 2:1 max.	Note D: 2:1 max.	Note D: 2:1 max.
(4B) ross (4B)	3.8 max. (3.5 max.)	2.7 max. (2.5 max.)	3.5 max.	2.9 max.	2.4 max. (2.0 max.)
Isolation (dB)	50 min.	Note A: 40-50 min.	35 min.	60 min.	35 min. (40 min.)
Input VSWR Switch "ON"	1.8;1 (1.6;1)	1.7:1 (1.6:1)	1.9:1 (1.8:1)	2.0:1	1.7:1 (1.6:1)
Input VSWR Switch	NA	1.7:1 (1.6:1)	NA	NA	NA Note E:

FIGURE 14 - SWITCH SPECIFICATIONS

Switch Specification ()'s Denote Design Goals

<u>Type</u> Amplitude Tracking (dB)	Transfer + 0.2 Note B:	-2 <u>SPDT</u> ± 0.2	-3 <u>SP4T</u> + 0.2 -0.4	-4 SPDT ± 0.4	-5 SPD <u>T</u> + 0.2
Phase Tracking (⁰)	(± 0.1) (± 1)	(± 0.1)	(± 0.1) NA	(± 0.1) NA	(± 0.1)
	(2) -3	3 (2)	3-4 (2-3)	8 (5)	60 (40)
Total Speed RF + Driver (ns)*	10-12	15 (10)	(12)	20 (15)	,(05) 06
	T ² L, 1 bit	T ² L, 2 bit	T ² L, 2 bit	T ² L, 2 bit	T ² L, 2 blt
Video Leakage(V)	NA	NA	(0.05 max. to 1 GHz)	(2 max.)	NA
Operating Ambient Temp. Range (^O C)	0-70	0-10	0-70 Will employ	-54 to +116 Driver Voltage:	00
for fixed	*Not applicable for fixed clock speed.		dlode chip.	Logic 0 = "ON" Logic 1 = "OFF"	

(全)

FIGURE 14 (CONT)

Comments:

Note A: -2 SPDT Isolation

Isolation to be determined for 1, 2, and 3 shunt diodes each. Isolated ports to look matched.

Note B: -1 Transfer Amplitude Tracking (dB)

A1 - A2 and B1 - B2 only.

Note C: -5 SPDT, Peak Power (W)

RF pulsewidth = 1 us peak power "Hot Switching" required.

Note D: -3 SP4T, -4 SPDT, -5 SPDT Load VSWR

Measurements of switching under power into 2:1 VSWR Load only (switch survival) at band edges Other parameters measured into matched loads.

Note E: -5 SPDT Input VSWR Switch "OFF"

A design goal of matched outputs with low reflective power(less than 100 mW).

Note F: -3 SP4T Frequency Range (GHz)

 $F_{\rm H}$ = $F_{\rm H}$ of contract listed in Note G. $F_{\rm L}$ = $F_{\rm L}$ of contract listed in Note G - 800 MHz.

Note G: -4 SPDT Frequency Range (GHz)

Frequency range of N00173-76-C-0313

DIODE CIRCUITS

Diode Control Devices can utilize either series or shunt mounted diodes. Each approach has it's domain. In general, series designs are preferred at low frequencies and in broadband multi-throw applications, shunt designs are preferred at high frequencies, and for narrow band multi-throw switches. The diodes can also be configured in series and shunt to produce very broadband designs; however, they are slower and can handle less power, due to the inherent limitations imposed by the series-shunt configuration.

In general, the shunt mounted diode is preferred for high power switching because of the low thermal resistance attained by attaching the diode chip directly to a large heat sink. Series designs for high power applications are possible also, but the thermal resistance of the diode when mounted to a coax center conductor is much higher than the same diode mounted in shunt.

The series-shunt configuration is commonly used for low power applications. For high power devices, this circuit has two limitations. The first is the thermal problem discussed above. The second is that the bias voltage applied to either diode is limited to .7 - .8 volts. This limitation reduces the power handling by reducing the reverse bias on the diodes. The reduced bias voltage also increases the switching speed for a given diode since it results in a slower removal of carriers.


Approaches have been proposed to resolve the difficulties associated with series and series-shunt designs. For instance,

the series diode could be mounted on a beryllia chip (improving the thermal resistance), however, the capacitance of the beryllia chip degrades RF performance. The bias limitations could be resolved by adding an additional bias coil and blocking capacitor between the series and shunt diode and providing a separate independent driver for each diode. This approach, in addition to the cost of an additional driver, also compromises RF performance due to the additional bias circuit which must be designed into the circuit at the junction.

The detailed tradeoffs involved in choosing a particular diode configuration are inextricably involved with the particular set of specifications for a given device, and the final choice of circuitry must be based on the specific requirements.


SHUNT DIODE CIRCUITS

realization of a shunt diode switch. To mount the diode, a gap is cut into the microstrip, the diode inserted and connected with a bond wire. The gap width and bond wire inductance are adjusted so that the LC combination is that required for a low ripple (.01 to .1 dB) Tschebyshev Filter (low pass) with a cutoff above the maximum operating frequency. For practical microwave devices, diode junction capacitances of .10 pF to .30 pF are required. Since the R_SC_J product of microwave PIN diodes is approximately constant, and R_S of .5 ohms to 2 ohms can be achieved in the forward bias state. With this type of diode, a switching ratio of about 20 dB per diode can be achieved.



EQUIVALENT CIRCUITS

REVERSE BIAS (LOW LOSS) FORWARD BIAS (HIGH LOSS)



CJ - DIODE JUNCTION CAPACITANCE RS - DIODE SERIES RESISTANCE L - BOND WIRE INDUCTANCE

FIGURE 15. SHUNT DIODE CIRCUITS

The model is valid for "small signal" conditions. For PIN diodes, this means that the incident RF power is not high enough to cause conductivity modulation to exist. This condition can be met by limiting the power level or if higher power levels are required, by increasing the reverse bias on the diode. The diode breakdown voltage (V_B) is the upper limit in this process. That means that the sum of the peak RF voltage and the bias voltage cannot exceed V_B .

Shunt diode matching characteristics were investigated for a number of idealized models. These computer generated curves show the VSWR behavior for shunt mounted PIN diode models in a 50 ohm circuit. Figure 16 shows the VSWR of a 2 diode circuit using 0.1 pF uncompensated diodes which are quarter-wavelength spaced at 16 GHz. Figure 17 is a three diode model with quarter-wavelength spaced diodes for three conditions; 1) 0.1 pF diodes, 2) 0.2 pF diodes, and 3) two 0.1 pF diodes and one 0.2 pF diode. The effects of inductive compensation are shown in Figure 18 for case of single shunt diodes of 0.10, 0.14, and 0.16 pF capacitance. Figure 19 clearly shows the ultimate limitation of junction capacitance as a single 0.2 pF diode is modeled for a number of compensating inductances. Figure 20 compares the matching characteristics of a single 0.2 pF compensated diode to a two 0.2 pF diode model using both optimal inductive compensation and quarterwavelength spacing.




FIGURE 16. ONE DIODE C = .1 pfd AND TWO SPACED $\lambda/4$ @ 10 GHz




FIGURE 17. THREE DIODE MODEL 3/4 SPACED AT 16 GHz




FIGURE 18. SHUNT DIODE COMPENSATION @ 19.5 GHz




FIGURE 19. SHUNT DIODE COMPENSATION




FIGURE 20. TWO COMPENSATED DIODES


SERIES DIODE CIRCUITS

Figure 21 shows the equivalent circuits and practical realization of a series diode switch. In the reverse bias state, the junction capacitance blocks the signal. Isolation is frequency dependent decreasing at approximately 6dB per octave. In the forward bias condition, the signal is attenuated slightly by the series resistance of the diode.

Figure 22 shows a multi-throw junction utilizing series diodes. In this case, one diode is forward biased and the balance reverse biased. Performance of this circuit is similar to the circuit of Figure 21 except for an additional loss caused by leakage through the reverse biased diodes. The loss increases with frequency and number of throws. The design requirements for series diodes dictates lower capacitance at the expense of series resistance. Good series diodes have junction capacitances of .02 pF to .05 pF and series resistance of 2 ohms to 6 ohms. The applicability of these models is again limited to "small signal" conditions.

MISCELLANEOUS CIRCUITRY

A few additional circuits are also required to make diode switching circuits. The most commonly used of these is shown in Figure 23 and Figure 24. Figure 23 shows a DC block circuit. This circuit prevents diode biasing voltages from entering the center conductor outside of the switch. Figure 24 shows a bias circuit commonly used to apply DC bias to the diodes, while not interrupting the RF signal path. Both of these circuits are used extensively in the five switch designs.



EQUIVALENT CIRCUITS

REVERSE BIAS (HIGH LOSS) FORWARD BIAS (LOW LOSS)





FIGURE 21. SERIES DIODE CIRCUITS



EQUIVALENT CIRCUIT





FIGURE 22. SERIES CIRCUIT



EQUIVALENT CIRCUIT





FIGURE 23. DC BLOCK CIRCUIT



EQUIVALENT CIRCUIT




FIGURE 24. BIAS CIRCUIT

THE ALL SHUNT SP2T


All of the switches except the SP4T utilize the shunt

SP2T circuit. An equivalent circuit for this design is shown
in Figure 25. In this circuit, one diode is forward biased and
the other reverse biased. The quarter-wave section transforms
the low impedance of the forward biased diode to a high impedance
at the junction. The transmission path then exhibits the bandpass as shown in Figure 25. The quarter-wave sections are made
40 ohms to increase the width of the bandpass. The choice of
the all shunt design for high power, fast switching designs is
based on two considerations. First, the diodes can be soldered
directly to the case allowing heat to be efficiently removed
from the diodes and second, the full reverse voltage from the
driver can be applied to the diode which improves the switching
speed.

SHUNT DIODE "T" CIRCUIT SWITCH

Figure 25 shows simplified T junction with shunt diodes. The shorting diode producing a quarter-wave short stub at the T junction. This stub is broadbanded by making all 3 lines 40 ohm for a 50 ohm input impedance. A computer generated curve of this broadbanding of the "T" junction is shown in Figure 26. The four curves were generated with all three lines changed from 50 to 45, 40, and 35 ohms. In an actual circuit, the two arms of the "T" are made slightly shorter (~.22 > long) when the inductance of the shunt diodes is used to compensate for the capacitance of the diode as a passing circuit.

⁽Ref) "Computer Analysis of Microwave Integrated Switches", H. Stinehelfer, IEEE Int'l Microwave Symposium, 1967.



BANDPASS CHARACTERISTIC





FIGURE 25. ALL SHUNT SP2T CIRCUIT



INDIVIDUAL SWITCH DISCUSSION


I. TRANSFER SWITCH

Figure 27 shows a diagram of the transfer switch. The basic design consists of four back to back SP2T switches. The internal arrangement is depicted in Figure 28. Essential design features include physical symmetry. This is essential to maintain amplitude and phase balance through each signal path. Two diodes are used in each signal path to achieve the 50 dB isolation.

All of the switches, except the high power SP2T, use a diode similar to the type 2 diode used in the Phase I study program, and a driver of the type A design (this choice based on the speed/power specifications).

Referring to the Transfer Switch data in Appendix I, nearly all of the specifications were met. The insertion loss and VSWR far exceed expectations.

The major difficulty on this design was achieving phase balance of +/- 1 to +/- 2 degrees. Two problem areas were encountered. The first is a mechanical problem of cutting and centering the circuit with nearly perfect symmetry. In the frequency range of interest and with the dielectric material chosen, one degree of phase error is created with only .001 to .002 inches of asymmetry. Better tolerance control could be achieved with other dielectric materials, but they would not be suitable due to either excessive loss or high dielectric constant. A second factor is measurement accuracy. The test data was taken on a computer controlled network analyzer which






FIGURE 27. TRANSFER SWITCH (-1)




FIGURE 28. TRANSFER (-1) RF ASSEMBLY

corrects for detectable system errors in the calibration process. Despite the automatic corrections, the uncertainty is specified as \pm 10. The final test results for the phase and amplitude unbalance are summarized below:

Phase Variations:

J1	Input	2.1° 2.5°	(12 - 18 GHz) (7 - 18 GHz)
J3	Input		(12 - 18 GHz) (7 - 18 GHz)

Amplitude Variations:

J1	Input	.17	dB dB	(12 - 18 GHz) (7 - 18 GHz)
J3	Input	.21	dB dB	(12 - 18 GHz) (7 - 18 GHz)

The complete data is shown in the Appendix.

As with all switches (except SP2T, High Power), the switch was operated at 5 watts CW (into a 2:1 termination) under both the on and off conditions. Based on available data, it would be expected that the diode used in this switch could handle considerably more power than 5 watts. No tests were conducted at higher levels to preclude switch burn-out.

II. SP2T

The internal design details of the high power SP2T (Item 5) design is shown in Figure 29. Again, the all shunt design is used and the output ports are terminated in internal 50 ohm resistors to provide constant VSWR matching. The requirements that the output ports be matched under all conditions preclude making this switch with one, two, and three diodes. This is due to the fact that each of the SP2T switches depends on





FIGURE 29. SP2T (-5) RF ASSEMBLY




diode location. With one half inch connector spacing, at least three diodes per arm are required to maintain proper circuit performance. For this reason, the switch performance exhibited higher loss and VSWR than originally anticipated. The isolation on the other hand is much better than required. Without the requirement that the output ports be matched in the off condition, the loss and VSWR could be improved significantly. The configuration for this switch is shown in Figure 30.

The phase tolerance on this device also deviated significantly from the requirement. The phase difference between the two switch paths varied from 4.9 to 8.5 degrees in the 12 to 18 GHz band. The variations are introduced by the same mechanisms discussed on the transfer switch. Amplitude balance meets the +/- .2 dB spec over most of the 12 - 18 GHz band. The complete data is presented in the Appendix.

III. SP4T

Due to the bandwidth requirements, the SP4T utilizes the series/shunt design outlined earlier. In particular, the Quad diode was utilized at the junction. This diode consists of 4 PIN junctions etched onto a single .020 x .020 inch section of silicon. The advantages of this approach are simplicity and reduced junction size resulting in lower parasitic inductance. The physical configuration of the SP4T is shown in Figure 31.


The performance of the switch did not meet all of the design expectations. This was attributed to two principle problem areas. One is lack of uniformity from diode to diode on the



Quad chip. This variation in the ${\rm C}_{\rm J}$ and ${\rm R}_{\rm S}$ of the diodes results in considerable amplitude unbalance from channel to channel. Several Quad chip diodes were tried, but the variation was consistent. Solution to the program appears to be a processing problem and further study would be required to determine the value of this approach. A second problem with the Quad chip is the small size which although good from a theoretical point of view, is difficult from an assembly standpoint. To connect the diode into the circuit requires four successive thermocompression bonds onto a single chip. Consistent difficulty was encountered in getting good bonds on all four contacts. The yields were lower than normal and the time of assembly increased dramatically for the Quad diode switch. Figure 32 shows a detail of the Quad junction and a conventional junction. Notice especially the difference involved in bonding the series diodes.

Despite these difficulties, the concept does show significant merit. It is felt that the diode to diode uniformity can be improved to a consistent level. The assembly difficulties would be reduced by slightly increasing the size of the chip to approximately $.030 \times .030$ inches, and utilizing a substrate with a harder composition than the Duroid used in these switches.

The initial data is shown in the Appendix. The unit had been returned to Microwave Associates to be reworked to improve performance. The results are included in a supplement to this report. The intricacy of this design approach precluded significant improvement in the available time frame of this program.



CONVENTIONAL JUNCTION (TO SAME SCALE)





FIGURE 32. SP4T CIRCUIT DETAILS

As shown in the data in Appendix I, the prime problem was with insertion loss which runs to slightly over 5 dB. It was hoped to reduce this to about 4.0 - 4.5 dB on this unit. On the plus side, our testing shows that the switch can handle as much as 8 watts CW. This would still allow the specified output level to be maintained despite higher switch loss. (The final data is shown at the end of the Appendix.)

IV. SP2T

Figures 33 and 34 show the construction details of this switch. Most of the requirements of this switch were less stringent than the others. Performance was generally good. VSWR exceeded the specification at a few points in the band, due primarily to the additional filter circuit in the switch which was required to suppress video components to under 2V. Actually, video levels into a 50 ohm load were approximately 50 millivolts.

As shown in Appendix I, the performance of this switch was good. Loss was a full .5 dB better than specification. Switching speed was also considerably faster than required. Of some interest here is a comparison of the amplitude tracking. Over the full band, the maximum deviations were +.36 and -.22 dB (spec was +/- .4 dB). Over most of the band, the deviation was only +/- .2 dB or better. The principle reason for this is the physical simplicity of the circuit and small overall size. In any future developments, it would be prudent to emphasize these factors in the circuit layout.






FIGURE 34. SP2T (-4) RF ASSEMBLY


V. SP2T, HIGH POWER

The basic design of this switch follows closely the design of the -2 SP2T (See Figure 35 and 36). To handle the higher power levels, three component selections are altered. First, the diode is considerably thicker, a diode of the type 4 design was selected (approximately 30 microns I layer) with bias levels of +60 mA and -35V. Second, the driver is a high power type similar to the type -B driver of the diode study. Finally, the circuit components are increased to size. This includes DC blocks, bias lines, and diode straps as shown in Figure 5.

Due to the higher capacitance of the 30 micron diode, the insertion loss ran about 0.5 dB higher than the spec. Other steady state parameters were close to spec. The switching speed and high power testing showed better than expected performance. All switching time data exceeded even the design goals of the program.

The results of the high power/hot switching tests is shown in Figure 37. Figures 38 and 39 show the test set and the resultant oscilloscope displays for this test. The device functioned to 600W peak/30W average power. With a thicker diode, this could be increased somewhat at some degradation in switching speed.

Figure 37 shows a timing diagram which defines the relationship of the RF response to the TTL control. The response is broken into two components. First, the "RF transition time" which is the time required for the RF power level to change from








FIGURE 36. SP2T (-2) RF ASSEMBLY



TEST RESULTS


RF TRANSITION TIME	ON	25 - 30 ns
	OFF	15 - 20 ns
TOTAL SWITCH TIME	ON	45 - 50 ns
	OFF	75 - 80 ns

FIGURE 37. TIMING DIAGRAM - SP2T (#5)



NOTE: PULSE GENERATOR OUTPUT IS DELAYED TO SWITCH THE SP2T DURING THE RF PULSE ON INTERVAL (SEE FIGURE 33).

FIGURE 38. HOT SWITCHING TEST SET



TEST CONDITIONS:

INCIDENT RF PULSE 1 μ s WIDE @ 50 KHz PRF TTL CONTROL PULSE .5 μ s WIDE @ 50 KHz DELAYED APPROXIMATELY 100 ns WITH RESPECT TO THE RF PULSE.

THE INCIDENT LEVEL WAS INCREASED IN 100 WATT STEPS TO 500 WATTS AND LEFT OPERATING FOR ½ HOUR.

DELAY AND TRANSITION TIMES REMAINED STABLE.

THE POWER LEVEL WAS THEN INCREASED TO 600 WATTS FOR 15 MINUTES. THE UNIT FAILED GOING TO 700 WATTS. THE MODE OF FAILURE WAS A SHORT CIRCUITED DIODE.

FIGURE 39. TIMING DIAGRAM - HOT SWITCHING

10% to 90% of the static level. The second is the "total switching time" which is referenced to the 50% level on the TTL input; this includes the effects of driver delay. As shown in the tabulation, all switching times were considerably less than the original design specifications.

The critical tests on this device was the "hot switching test". Figure 38 shows the test kit arranged to perform this test. The low level signal generator output is first modulated with a pulse generator synchronization pulse to produce an RF pulse 1 Asec long which is duplicated at a 50 KHz rate. This pulse is then amplified and applied to the switch. The amplifier output level can then be set to the required peak and average power levels of the specification.

The pulse generator output is delayed with respect to the incident RF pulse and the duration adjusted to approximately 500 nanoseconds. This in effect, turns the switch off and on during the RF pulse-on intervals. The test began with an incident level of 100 watts peak/5 watts average, and was increased in 100 watt peak steps (the average remained at 5% of the peak). The switch was allowed to remain in each state for 30 minutes. The switch functioned properly up to the 500 watt peak level per the specification. As agreed upon, the power level was increased. The switch worked at 600 watts peak power successfully. Failure occurred instantaneously when the power was increased to 700 watts. The mode of failure was a short circuit diode caused by peak burn-out. The timing diagram for this test is shown in

Figure 39. Comparing this to the data generated in Phase I, we see excellent correlation. Figure 5 shows a peak burnout of 600 watts peak for this diode type.

As indicated earlier, line impedance could be adjusted to equalize the theoretical burn-out levels for a given set of operating conditions. For instance, CW burn-out in the "on" and "off" switch states could be equalized with such a change. However, the bandwidths would be decreased. In some cases, the desired line impedance would be impractically low or high.

CONCLUSIONS

Tables 6 through 10 present a comparison of specification and actual performance for the significant parameters for the five switches built under this program. The final column in each tabulation evaluates that parameter according to the following format:

- indicates nominal conformance with the specification and includes minor variances
- + indicates performance significantly better than specified
- X indicates out-of-spec condition
- * indicates performance better than the design goal (design goals were eliminated from the listing for clarity)

Because power handling and switching speed were the prime program goals, these parameters were emphasized. In this respect, all of the switches performed well. With the exception of the SP4T switch, all devices also performed well statically. The SP4T switch utilized a new concept of execution. Despite the problems of this approach, it merits still stand clear, and should not be discarded without further study.

ITEM 1 - TRANSFER SWITCH

(Actual vs Specification)

P.	ARAMETER	SPECIFICATION	ACTUAL	RESULTS
F	requency (GHz)	12-18	12-18	_
P	eak Power (watts)	5	5	-
A	verage Power (watts)	5	5	-
* L	oss (dB)	3.8	2.3	+
I	sol (dB)	50	52	-
* V	SWR	1.8	1.4	+
T	racking (dB)	<u>+</u> .2	<u>+</u> .2	+
Т	ransition speed (ns)	3	2	-
T	otal Speed (ns)	12	10	-
P	hase Tracking	<u>+</u> 1°	≃+/- 5°	х

NOTES:

- * = exceeds design goal
- = nominally meets spec
- + = significantly exceeds spec
- X = fails to meet spec

ITEM 2 - SP2T SWITCH

(Actual vs Specification)

PARAMETER	SPECIFICATION	ACTUAL	RESULTS
Frequency (GHz)	12-18	12-18	_
Peak Power (watts)	5	5	-
Average Power (watts)	5	5	-
Loss (dB)	2.7	2.8	-
Isol (dB)	40-50	70	+
VSWR (IN)	1.7	1.83	-
VSWR (OUT)	1.7	1.73	-
Tracking (dB)	<u>+</u> .2	<u>+</u> .4	x
Transition speed (ns)	3	2	-
Total speed (ns)	15	8	+
*Phase	<u>+</u> 1°	≈4 - 6°	X

^{*}includes test set error

NOTES:

- * = exceeds design goal
- = nominally meets spec
- + = significantly exceeds spec
- X = fails to meet spec

ITEM 3 - SP4T SWITCH

(Actual vs Specification)

PARAMETER	SPECIFICATION	ACTUAL	RESULTS
Frequency (GHz)	F_L - F_H	F_L - F_H	-
Peak Power (watts)	5	8	+
Average Power (watts) 5	8	+
Loss (dB)	3.5	5	х
Isol (dB)	35	30	х
VSWR	2.0	2.2	-
Tracking (dB)	<u>+</u> .4	71	x
Transition Time (ns)	4	5	-
Total Speed (ns)	12	15	-
Video (mV) .	50	40-50	-

NOTES:

- * = exceeds design goal
- = nominally meets spec
- + = significantly exceeds spec
- X = fails to meet spec

ITEM 4 - SP2T SWITCH

(Actual vs Specification)

PARAMETER	SPECIFICATION	ACTUAL	RESULTS
Frequency (GHz)	F _L -F _H	F_L - F_H	<u> -</u>
Peak Power(watts)	2	5	+
Average Power(watts	s) 2	5	+
Loss (dB)	2.9	2.4	+
Isol(dB)	60	62	-
VSWR	2.0	2.1	-
Tracking (dB)	<u>+</u> .4	<u>+</u> .3	+
Transition time(ns	8	4	-
Total speed (ns)	20	14	-
Video (volts)	2	.05	+

NOTES:

- * = exceeds design goal
- = nominally meets spec
- + = significantly exceeds spec
- X = fails to meet spec

ITEM 5 - SP2T SWITCH - HIGH POWER

(Actual vs Specification)

PARAMETER	SPECIFICATION	ACTUAL	RESULTS
Frequency (GHz)	12-18	12-18	_
Peak Power (watts)	500	600	+
Average Power (watts)	25	30	+
Loss (dB)	2.4	3.1	x
Isol (dB)	35	55	+
VSWR	1.7	1.8	-
Tracking (dB)	<u>+</u> .2	<u>+</u> .4	X
* Transition time (ns)	60	30	+
Total Speed (ns)	90	80	+
Phase	<u>+</u> 1°	-6.7°	х

NOTES:

- * = exceeds design goal
- = nominally meets spec
- + = significantly exceeds spec
- X = fails to meet spec

- APPENDIX I SWITCH DATA TRANSFER SWITCH DATA (#1)
MPM-238

31-34 150L-01	$\begin{array}{c} \mathbf{v} $	2.6	74.22
J1-J4 PHASE	THE	27.	131.7
31-34 11-34 Ln\$S-09	00000000000000000000000000000000000000	4	1,11
J1-34 VSWR	00000000000000000000000000000000000000	. E	1.59
J1-J2 ISOL-DB	55 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5	3.7	71.15
8 8	1	25.	138.8
AUGUST, 24TH, 197 11-J2 J1-J2 LOSS-DB PHA	00000000000000000000000000000000000000	4 .	2.71
	00000000000000000000000000000000000000		1.34
6219 HPS-23H F/N 271058 FKFG J1		T Z	MAX DELTA

. .

SAM TRANE

REF PLANE EXT(CM): INPUTS

TIME													•						
236																			
• * * 0																			
AUGUST, 24TH, 1978																			
AIJĠŪST, 2	D-PIASE PHASE	E. 6.		 	-2.2	0.0		•	-1.6		-	-		5.1-	. 2	i	-2.5	.	3.8
18-2	10-5807 LUSS-DB		22	 . 20		. 9.	28.	.12		.17	. 13	-12	40	25	88		22	.17	.39
738 27105	860	7													1	•	Z	W A X	DELTA

33-34 PHASE	1	33.	288.2
3-34 Lnss-ba	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~		2.66
13-34 13-34 VSWR	0 0 0 4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0		1.33
J3-J2 J3-J2 JSDL-DB	$\begin{array}{c} \mathbf{n} \mathbf{u} \mathbf{u} \mathbf{u} \mathbf{u} \mathbf{u} \mathbf{u} \mathbf{u} u$	2.2	14.79
13-12 73-12 PHASE	4 8 9 8 8 8 8 9 8 9 8 9 8 9 8 9 8 9 8 9	43.	133.3
AUGUST,24TH,1978 J3-J2 LOSS-D8 PHAS	24 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	ທີ່ ໝໍ	1.98
58 J3-J2 VSWR	0 0 0		1.20
85428 41 6219 175-238 8/N 2719 FRED	٣	I E	PAX

SAR TRANS

REF PLANE EXT(CM): INPUTE


33-34 150L-01

DAYS 236 TIMES			
AUGUST, 24TH, 1978 D-PHASE PHASE	4504	t + +	6.7
19-2 -LOSS-CB	N = 4 N N V N = G N E A N N + E A N +	.33	.31
65428 ATP# 6219 MPS-238 B/N 271858 FREG D	ت ت	z z z x	DELTA

SP2T SWITCH DATA (#2)
MPM-239

		C.	1.6	5,9	1.7	5,3	B6,50	8.3	6,5	6,2	4.8	5,5	8,8	5.4	7.0	2.0	1,2	6	5.6	5.4	0.0	8.0	5,6	7:7	6.2	75,62	102.06	26,44
			157.	207.	256	394.	-351.7	300	444.	489	534.	576.	620	665.	712.	758.	893.	8 49°	895.	941.	987.	1935.	982	1138.	1179.	-1179.4	-157.3	1922,1
19: 36		SC		5	9		1.55	1	8	~	1	3		æ	€.	80	9	9	0	0.	6	~	~		4	1.54	2.71	1.17
IME 18			~	1.3		2	1.96	2	. 5			-:	°.		~	~	-	-	-	-	-:	C	3	-	E.	1.06	2.23	1.17
DAY= 236 T		SD	0.	B . 6	5	5.3	86.01	6.5	8	6.2	3.1	4.5	0.4	2.0	7.5	8.0	1.1	8.5	2.9	5.4	6.5	A. A	0.	8.0	4.1	74.14	91.15	17.82
4TH.1978		I	164.	213.	261.	308.	-356.3	683	449.	493.	538.	581.	626.	671.	718.	764.	800	856.	962.	948	994.	1042.	688.	1136.	1185.	-1145.3	-164.2	1021.1
AUGUST, 241		v.	10	A	VC.	5	1.62	9.	6	2	4.		-:	x.	80	æ	6.	0.	0	-:	U.	4	9	4		1.49	2.71	1.22
19-2		22.50	-	-	-	-	1.41	-		10			1	-		-	-	-	-		1	a	•		1.39	1.86	2.41	96.
85428 ATP# 6219 795-209 878 9991	FRED		J.																						F	7 1	XAX	DELTA

MICROWAVE ASSOCIATES INC BURLINGTON MASS F/G 9/1
PIN DIODE TRADE-OFF STUDY FOR BROADBAND HIGH POWER FAST SWITCHI--ETC(U)
JAN 79 J MORAN N00173-76-C-0132 AD-A071 724 UNCLASSIFIED NL 2 OF 2 AD A071724 ### ### END DATE 8 79



191 191					
236 117					
**					
AUGUST, 24TH, 1978 1/2 REF PHASE	00044949400000000000000000000000000000) Os.	3.9	7.4	3.5
19-2 72 PEF 1055-08	-000299-1-0-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1		27	.27	. 53
85428 ATP# 6219 FPS-239 S/N 8081	<u>"</u>	æ	NIN	MAX	DELTA

SP4T SWITCH DATA (#3)

MPM-240

	J5-J4 J5-J4 J5-J4 L088-DB ISOL D-L088		2.62 31.9509	
18 121 31	J8-14 J8 V8KR L		1.1	
TIME. 18	15-13		-1.33	
	15-13 150L		31,65	
DAY. 209	JS-J3 L088-08		8.0	
1077	25-23 X X X X X			
87/ 26/ 197 HPH-248	A D	ت ت	NIN	

RF TRANSITION TIME 5 ns TOTAL SPEED 15 ns

/92 //0	1877	DAY. 289		TIME. 1	141 841 .			
MPH-248	, 8P4T							
7	JS-21 VBVR	15-11	15-11 150L	JS-J1 0-L088	27-55 7884	15-12	JS-J2 ISOL	38-32 D-L088
<u>.</u>	•	1.02	61.61	=	1.56	8.39	40.6	
ı	1,30	00.00	38.38		1.52	8.51	10.00	.62
	1.41	1.01	86.98	:	16.1	8.47	39.44	
	10.1	1.92	55.63		1.40	8.53	20.67	
	1.39	2.03	54.64	:	1.91	8.66	42.20	
	1.21	8.43	96,32		1.34	3.87	48,82	
	1.16	2.27	00.40	20.	1.25	3.01	47.23	
	1.24	98.8	96,94	:	1.30	3.06	40.07	
	1.21	8.30	56.25	=	1.38	8.00	37.26	
	1.1	2.44	92.00		1.27	3.22	35.48	
	1.07	87.8	58.25		1.18	3.40	34.93	
	1.20	8.43	40.06	2	1.11	3.36	34.73	
	1.03	8.69	49.12		1.17	8.40	36.28	
	1.24	3.07	50.82	02	1.37	3.92	40.78	
	1.62	2.87	99.98	57.	1.78	7.00	44.50	
	1.98	78.8	56,28	87.	2.11	4.26	39.33	
	1.93	3.22	54.39		8,10	4.17	34.44	
	1.64	87.0	86.63	77.	1.8	4.13	32.60	
	1.33	2.13	70.07	7.	7.1	1.34	32,26	
	1.55	9.45	10.07	.84	1.37	7.07	32.21	
	1.27	4.83	47.72		1.10	8.07	33.01	
	1,00	::	40.00		1.10	8.12	37.10	
Ŧ	1.54		91.28	=	1.67	9.58	39.65	
27	1.63	1.82	47.78	•	1.10	8.38	32.81	5.
MAX	1.93	4.33	19.10		8,11	9.89	18.85	1.37
OF! TA				-		:		
	:	:		:			1000	

NRL-3

SP2T SWITCH DATA (#4)

MPM-241

DY-241						
0.40	TA - 11	11-11 Lrss-98	THE V	IN-32	IN-1/2 LOSS-DB	
7		1.78	•	-		
	1.83	1.91	2.84	2.16	.26	
	4	1.61			U.	
		1.29	0	"	2	
	٣.	1.31	2		6	
	-	1.24	4	2	-	
	G	1.32		4	6	
	7.	1.47	7	e.	.13	
	4	1.51	3		U.	
	4	1.51			O	
	5	1.70	S.	6	C	
		1.72	•	6	C	
	٣.	1.67		•	-	
	S	1.72	٩.	۵.	-	
		2.04		-	-	
	7	1.95	5		0	
	-	1.72				
		1.68	7		86.	
	4	1.99			a	
		1.71			2	
	5.	2.24			6	
		2.45	-		SB	
FH	1.51	1.86	1.53	-	-	
712	1.13	1.29	1.27	1.32	22	
***	2.33	2.45	2.99	2.39	.36	
REF PLANE	F FXT (CM):	TVPUTE	Ade	TRANS	-	

NRL-4

RF TRANSITION TIME < 4 ns SWITCHING SPEED <14 ns

. .

84428 n	14/ 11/ 1977	7 DAYS 121	TIME	17: 45:
MDF = 2:1			NRL-4	
6473	14-J1 1501-08	TN-J2 TSUL-DB		
	16.69	66.04		
	67.97	64.6H		
	76.97	K5. 23		
	75.09	65.63		
	75.38	21,35		
	77.51	67.40		
	68.73	71.41		
	65.36	53.84		
	58.68	76.13		
	71.34	75.46		
	60.36	16.72		
	65.27	56.92		
	49.00	10.10		
	96 36			
	63.17	55.65		
	53,12.	82.76		
	76.67	76.31		
	66.53	76.38		
	68.21	67.11		
Ŧ	98.99	68.85		
FIE	53.12	55.96		
MAY	17.41	92.76		

SP2T SWITCH DATA (#5)

MPM-242

FPF-242								
F 25 6	17.7	14-11 1.065-09	TN- JI FHASE	IN-JI	TN-JO	1N-32	TN-19 PHASE	14-52 ISOL-PR
ہے	p 0,	E 0	800	« «	1.72			0.0
	20	2.21	5.3	10.01	1.37	2.18		20.00
	40	0.10		0 1		· ·	20	P
	1.34	2.30	101	0.	F. (192	1.7
	7.00	, ,		. 0		- 0)
	1.8	2.6	\$	0	٠.	. 0.	165	10
		3.68		0	1.01		35.	7.5
	60.	7.51		- 4	1.72	6.	A .	
	9	2.47		, 4			. 4	7.7
	1.49	2.05		-	1.55	-		6.3
	1.13	2.40		=	c.		6	
	2.4.	2.74	13.	0	•	•	3.	
	1.81	20.0	62.	3	6.	S.	38.	
	1.78	2.08	-94.6	-	0.			5
	1.39	10.0	27.		1.58	•		D
	0.	2.50	57.	9	-		62.	8
	1.33	69.0	2	•	1.19	•	•	2
	29.1	2.59		٦.	r	•	·	7.7
Ŧ	1.63	2.76	â	•	·			
2 - 4		0	-162.	33.20	1.12	2.0	-165.2	34,99
7 4 4	88	3.09	172.7	73.64	6.0	3,13	168.4	89.74
244 10 450								

MPM-242 NRL-5

TTME= 221 48: 51		
7 3472 126 TN11/32 REF PHB;	00000000000000000000000000000000000000	 Po
8542P 45/46/1077 3583-608 HPF-242 S/N 27127! FRED TN-11/12 IN REF 1 1155 RE	2 % - 0 0 5 % 4 W & C - 0 - 4 W & C - 0 - 6 W & C - 0 - 6 W & C - 6 W & C & C & C & C & C & C & C & C & C &	. 28
85479 85627 878 227 878 277		2 2

SUPPLEMENTARY DATA SP4T (#3)
MPM-240

_	
\$ 100	35
3	1203
	V

. Sec. TRANS

REF PLANE EXT(CM): INPLIA

J5-J3 L0SS-DB	800	4 10 0	K N E O S	20000004444 2000000000000	
S-23 VOWR	20.4	660	2000		E
13: 32 J3-J2 I30: -0H	0 - 0	507	N N O O N	60000000000000000000000000000000000000	70 0 0
JS-32 J LOSS-DH	- 64	400	5 V V O -	88999999999999999999999999999999999999	-c
J3-32	200	v v v	~~~~		
-J1 SOL-0H	4 6 2	5000		**************************************	87 7 8
11-2 13/ 16/ 19/7 J1 J5-J1 J5 VSw4 LOSS-UP J	cac	W 24	U w 4 K V	NOUND BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB	ar b a
7 °	40 62	WE W.	v - v v v		-10
83423 ATPR 5065 5065 5081 5711 574 3351 578 3551	7				T T ¥

00	>			1													
4.3	4.7	3.9	3.4	5	5.5	8.2	5.9	5.5	3.4	2.1	4.6	9.5		1.2		49.48	58.56
~		-:	4	4	0		~	5	6	2		-		-:		2.21	5.36
		N	3	*	5	-	1.	I.	J.	2	2	2	a			1.21	2.89
5.4	5.0	3. 7	2.	4.0	7.4	4.5	5.5	3.8	3.5	2.8	1:1	π.,	F	¥.		46.33	59.52
	5.44 1.31 2.76 54.3	5.53 1.24 3.86 54.7	5.34 1.51 2.76 54.3 5.33 1.24 3.86 54.7 4.50 1.21 5.17 55.9	5.33 1.24 3.86 34.3 4.50 1.24 3.86 34.7 5.03 1.24 3.86 34.7	5.03 1.24 3.86 54.7 4.55 1.21 3.17 55.9 5.05 1.21 3.17 55.9 6.91 1.38 3.28 55.8	5.34 1.41 2.76 34.3 4.56 1.21 3.17 55.9 5.05 1.2 3.26 55.9 7.49 1.56 3.98 55.8	5.34 1.41 2.75 34.0 5.34 1.24 3.86 34.0 5.35 1.21 3.26 35.6 5.40 1.24 3.26 35.6 7.44 1.61 3.98 95.6 8.57 2.15 4.05 95.6	5.34 1.41 2.75 34.40 5.30 1.24 5.75 34.40 34.40 1.21 5.17 55.40 55	5.14 1.41 2.76 34.40 3.40 3.40 3.40 3.40 3.40 3.40 3.4	0.24 0.24 0.24 0.24 0.25 0.25 0.25 0.24 0.25	0.24 0.24 0.24 0.25	5.24 5.34	2. 24	0.00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	4 5 5 5 4 5 6 6 6 6 6 6 6 6 6 6 6 6 6 6	2. 24 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	5.24 5.24 5.25

. 960 TAAL

HEF PLANE EXT(CM): INPUTE

Z

F

MAK

 $\begin{array}{c} \mathbf{u} \cdot \mathbf{u} \cdot \mathbf{u} \cdot \mathbf{u} \cdot \mathbf{u} \cdot \mathbf{u} \cdot \mathbf{u} \\ \mathbf{u} \cdot \mathbf{u} \cdot \mathbf{u} \cdot \mathbf{u} \cdot \mathbf{u} \cdot \mathbf{u} \\ \mathbf{u} \cdot \mathbf{u} \cdot \mathbf{u} \cdot \mathbf{u} \cdot \mathbf{u} \cdot \mathbf{u} \\ \mathbf{u} \cdot \mathbf{u} \cdot \mathbf{u} \cdot \mathbf{u} \cdot \mathbf{u} \cdot \mathbf{u} \cdot \mathbf{u} \\ \mathbf{u} \cdot \mathbf{u} \cdot \mathbf{u} \cdot \mathbf{u} \cdot \mathbf{u} \cdot \mathbf{u} \cdot \mathbf{u} \\ \mathbf{u} \cdot \mathbf{u} \cdot \mathbf{u} \cdot \mathbf{u} \cdot \mathbf{u} \cdot \mathbf{u} \cdot \mathbf{u} \\ \mathbf{u} \cdot \mathbf{u} \cdot \mathbf{u} \cdot \mathbf{u} \cdot \mathbf{u} \cdot \mathbf{u} \cdot \mathbf{u} \\ \mathbf{u} \cdot \mathbf{u} \cdot \mathbf{u} \cdot \mathbf{u} \cdot \mathbf{u} \cdot \mathbf{u} \cdot \mathbf{u} \\ \mathbf{u} \cdot \mathbf{u} \cdot \mathbf{u} \cdot \mathbf{u} \cdot \mathbf{u} \cdot \mathbf{u} \cdot \mathbf{u} \\ \mathbf{u} \cdot \mathbf{u} \cdot \mathbf{u} \cdot \mathbf{u} \cdot \mathbf{u} \cdot \mathbf{u} \cdot \mathbf{u} \\ \mathbf{u} \cdot \mathbf{u} \cdot \mathbf{u} \cdot \mathbf{u} \cdot \mathbf{u} \cdot \mathbf{u} \cdot \mathbf{u} \\ \mathbf{u} \cdot \mathbf{u} \cdot \mathbf{u} \cdot \mathbf{u} \cdot \mathbf{u} \cdot \mathbf{u} \cdot \mathbf{u} \\ \mathbf{u} \cdot \mathbf{u} \cdot \mathbf{u} \cdot \mathbf{u} \cdot \mathbf{u} \cdot \mathbf{u} \cdot \mathbf{u} \\ \mathbf{u} \cdot \mathbf{u} \cdot \mathbf{u} \cdot \mathbf{u} \cdot \mathbf{u} \cdot \mathbf{u} \cdot \mathbf{u} \\ \mathbf{u} \cdot \mathbf{u} \cdot \mathbf{u} \cdot \mathbf{u} \cdot \mathbf{u} \cdot \mathbf{u} \cdot \mathbf{u} \\ \mathbf{u} \cdot \mathbf{u} \cdot \mathbf{u} \cdot \mathbf{u} \cdot \mathbf{u} \cdot \mathbf{u} \cdot \mathbf{u} \\ \mathbf{u} \cdot \mathbf{u} \cdot \mathbf{u} \cdot \mathbf{u} \cdot \mathbf{u} \cdot \mathbf{u} \cdot \mathbf{u} \\ \mathbf{u} \cdot \mathbf{u} \cdot \mathbf{u} \cdot \mathbf{u} \cdot \mathbf{u} \cdot \mathbf{u} \cdot \mathbf{u} \\ \mathbf{u} \cdot \mathbf{u} \cdot \mathbf{u} \cdot \mathbf{u} \cdot \mathbf{u} \cdot \mathbf{u} \cdot \mathbf{u} \\ \mathbf{u} \cdot \mathbf{u} \cdot \mathbf{u} \cdot \mathbf{u} \cdot \mathbf{u} \cdot \mathbf{u} \cdot \mathbf{u} \\ \mathbf{u} \cdot \mathbf{u} \cdot \mathbf{u} \cdot \mathbf{u} \cdot \mathbf{u} \cdot \mathbf{u} \cdot \mathbf{u} \\ \mathbf{u} \cdot \mathbf{u} \\ \mathbf{u} \cdot \mathbf{u} \\ \mathbf{u} \cdot \mathbf{u} \\ \mathbf{u} \cdot \mathbf{u} \\ \mathbf{u} \cdot \mathbf{u} \\ \mathbf{u} \cdot \mathbf{$ 00000000 0444000

85423 ATP4 11-2 13/ 16/ 1977

65A5 SPAT SHITCH

1.055-DH 15UL-DH

V.SER

13-14

15-14

13-14

15-13

SIN NOTE

F



