

AD-A048 050

STANFORD UNIV CALIF DIGITAL SYSTEMS LAB
TOPOLOGICAL CIRCUIT LAYOUT.(U)
OCT 76 W M VANCLEEMPUT
DSL-TN-99

F/6 9/5

UNCLASSIFIED

N00014-75-C-0601
NL

| OF |
AD
A048 050



END
DATE
FILMED
1 - 78
DDC

AD A 048050

FG

11

TOPOLOGICAL CIRCUIT LAYOUT

by

W. M. vanCleemput

(See back page
for 1473)

October 1976

Technical Note No. 99

Digital Systems Laboratory

Departments of Electrical Engineering and Computer Science

Stanford University

Stanford, California 94305

This work was supported by the Joint Services Electronics Program under contract N-00014-75-C-0601.

AD No. _____
DDC FILE COPY

332400

DISTRIBUTION STATEMENT A
Approved for public release;
Distribution Unlimited

DDC
RECEIVED
DEC 28 1977
B

Digital Systems Laboratory
Departments of Electrical Engineering and Computer Science
Stanford University
Stanford, California 94305

Technical Note No. 99

October 1976

TOPOLOGICAL CIRCUIT LAYOUT

by

W. M. vanCleemput

ABSTRACT

In this report the topological and geometrical aspects of the circuit layout problem are compared. A circuit layout procedure, based on topological factors, is presented. Whereas most circuit layout procedures are concerned mainly with geometrical aspects, the method described in this report attempts to find a topologically feasible solution to the problem first. From this topological layout, a physical layout is obtained in a second phase. This method can be especially useful for problems where a complete (100%) layout is mandatory.

INDEX TERMS: Circuit topology, computer-aided design, design automation, integrated circuit layout, printed circuit layout, topological layout.

ACCESSION for	
NTIS	White Section ☒
DDC	Buff Section ☐
UNANNOUNCED	☐
JUSTIFICATION	
OK H.P.	
BY	
DISTRIBUTION/AVAILABILITY CODES	
Dist.	AVAIL and/or SPECIAL
A	

TOPOLOGICAL CIRCUIT LAYOUT

1. Introduction

In this paper the major characteristics of the topological and the geometrical aspects of the circuit layout problem will be investigated. Because of the inherent complexity of the circuit layout problem, most solutions perform the placement of components first and then route the connections independently. This may result in routing failures that could have been prevented. The topological approach takes into consideration the topological aspects of the circuit layout problem and can result in more optimal layouts. Such a layout procedure will be presented in section 6. This procedure is useful mainly for problems which cannot be handled easily with the classical placement/routing methods. Such is e.g. the case in the layout of integrated circuits, where components may be of varying sizes and shapes and where the number of interconnection layers is severely limited.

2. Geometrical versus Topological Aspects

The topological aspects of the circuit layout problem are related to the relative positions of components, terminals and interconnections. This includes the order in which the terminals of a component appear on its physical boundary as well as the possibility of routing connections over the area used by the component. The requirement that the external connections have to appear on the outside boundary of the circuit in a pre-specified order is also a topological characteristic of the circuit layout problem. Sometimes, the order of terminals is not completely imposed upon the designer: e.g., the inputs of a three-input AND gate are interchangeable. Assigning nets to logically equivalent pins is known as the pin assignment problem. A good circuit layout procedure should perform this pin assignment in function of an optimal layout.

Sometimes several logically equivalent components (e.g. NAND gates) are grouped together in a single physical component. Assigning groups of nets to these logically equivalent subcomponents is known as the gate assignment problem. Again, in a good layout procedure, this should be done in function of the layout. The logical equivalence of terminals and subcomponents influences the layout of the circuit topologically.

The geometrical aspects of the circuit layout problem are related to parameters that can be measured. For layout problems one usually does not use the ordinary Euclidian metric, but rather the so-called Manhattan geometry, in which only vertical and horizontal line segments are allowed. The size of individual components, the thickness of conductor lines and the size of a printed circuit board or an integrated circuit chip are examples of geometrical parameters.

An important geometrical characteristic is the concept of finite wiring capacities. These occur when the number of connectors in a given area is limited by geometrical considerations. Such is e.g. the case for the number of wires one can route between two adjacent terminals of a component.

Finite wiring capacities also occur when components can only be placed in fixed locations of a printed circuit board. Such a restriction usually results in a less-routeable board since topologically feasible connections might be unrouteable due to geometrical constraints.

3. The Classical Approach

Most procedures for solving the circuit layout problem first position the components thereby minimizing an objective function. This function should be a measure of the quality of the final layout. Usually the total wirelength is the parameter one tries to minimize. This tends to cluster together heavily connected components and to shorten the longest wires, which are desirable side-effects. Once the placement is obtained, it is frozen and the routing of connections has to be performed within this fixed-component topology.

Gate assignment is usually done before the placement phase while pin assignment is often deferred until the interconnection routing phase.

The routing of interconnections is frequently done sequentially using algorithms such as Lee's [Le61] or Hightower's [Hi69a]. Sequential routing inherently raises the question of selecting the order in which interconnections should be routed. This problem was studied by Abel [Ab72]. In this study it was concluded that router performance, measured in function of the ideal total wirelength, is independent of the order in which the connections are routed. This conclusion is valid only when the number of geometrical obstructions far exceeds the number of topological obstructions (the terms geometrical and topological obstruction will be explained in more detail, later in this section).

When finite wiring capacities are a limiting factor then geometrical obstructions tend to be the main reason for routing failures. In printed circuit board layout, routing completion is desirable but not essential. In IC layout however, all connections must be routed completely. Since there is no technological need for placing components in fixed locations, finite wiring capacities are not the main reason for routing failures.

Algorithms that allow some degree of parallelism in the routing phase were proposed in [HS71] and [MS72], but these algorithms are applicable only to a restricted class of problems. The cellular routing technique, proposed by Hitchcock [Hi69b] allows some flexibility in the relative position by interconnections but the position of an interconnection with respect to the already placed components is not determined in function of an optimal layout.

In the classical approach, both the topological and the geometrical aspects of the circuit layout problem are not fully taken into account. In the routing phase it may be impossible to route a connection in a given routing plane. This failure may be caused by one of the following:

- 1) Congestion: An interconnection cannot be routed because of because of limited wiring capacities (geometrical obstruction).
- 2) Topological obstruction: some connections may be routed in topologically different ways. However, choosing a particular topological embedding may reduce the ability to route other connections. This problem is illustrated in Fig. 1, where four components, labeled A, B, C and D connected by two nets {2,7}

and {1,3,4,5,6,8}. The layout shown in Fig. 1(a) shows the possibility of embedding both nets in the same plane. In Fig. 1(b) the net {1,3,4,5,6,8} has been embedded differently, thereby making it impossible to embed {2,7} in the same plane.

- 3) Inherent non-planarity: No embedding in the plane exists. This only occurs when no interconnections are allowed under or over the area used by components.


The classical approach has proven successful in the layout of multi-layer printed circuit boards with a regular structure. When multiple interconnection layers are available and when a given interconnection can be realized in more than one layer (through the use of vias), then the occurrence of topological obstructions is not of a critical nature. Furthermore, total completion of all interconnections, although desirable, is not essential for printed circuit boards.

However, for problems with components of varying size and shape and one or two layers of interconnections the classical approach has often failed to produce satisfactory solutions, especially when 100% routing completion is desired.


4. The Topological Approach

The main concern in solving the circuit layout problem is to embed the connections in one or more planes, such that no two connections intersect. This criterion shows a striking similarity with the planarity concept in graph theory: a graph is planar if it can be embedded in the plane such that no two edges intersect.

The topological approach is based on graph-theoretical concepts and first constructs a graph model for the circuit. This graph represents the topological aspects of the circuit as faithfully as possible, while neglecting all geometrical information. This graph then is embedded in one or more planes. If some of the connections remain unembedded, one attempts to route them by making use of technological properties that could not be modelled by the graph. The final step consists of transforming the topological layout into a physical layout, that takes into account the geometrical properties.



(a)



(b)

Fig. 1 Influence of Topological Obstruction Caused by Wiring Order.

In this approach, the topological parameters are considered at all stages, while the geometrical information is used only in the last phase of the layout.

Although several attempts were made to solve the circuit layout problem using graph-theoretical methods, working systems have appeared only recently.

Topological methods for laying out one-sided printed circuits were first proposed by Kodres [Ko61] and Weissman [We62]. Methods for the layout of thin film RC circuits were mentioned by Sinden [Si66] and Bedrosian [Be67]. Weinberg [We68] discusses graph-theoretical concepts such as planarity and isomorphism, that are useful for solving circuit layout problem. Akers and Hadlock [AH69] describe a layout method for IC's based on a graph-theoretical method. Akers, Geyer and Roberts [AG70] continue this approach and also describe a method to transform the topological embedding into a physical layout, which takes into account the actual dimensions of the components. A good survey of the topological approach to the circuit layout problem is given by Kodres [Ko69].

Working systems for the layout of integrated circuits, based on a graph-theoretical approach are described by Yoshida and Nakagawa [YN69], Engl and Mlynski [EM69ab, EM73], Fletcher [F172], Klamet [K173], and Sugiyama [Su74]. An effort to justify theoretically the models used is given by Engl and Mlynski [EM72abc, EM75] and by Vanlier and Otten [VO73].

A serious objection to topological layout methods is that they usually do not take into account any geometrical parameters, such as the number of wires one can route between two adjacent pins of a component or the capacity of a routing channel. As was indicated in [VL74], it is possible to take some finite capacities into account in a graph-theoretical model.

Some interesting results on transforming a topological embedding into a physical layout were reported by Zibert and Saal [Zi74], [ZS74].

Many existing systems for topological IC layout are limited to small-scale circuits. Because of the inadequacy of the models and algorithms employed, they often rely heavily on interaction for obtaining a final layout.

5. Graph Models for the Circuit Layout Problem

In [Va76] elaborate graph models are developed for the problem. These models are based on the concept of partially oriented graph (P. O. graph). In a P. O. graph, certain vertices (called oriented vertices) have an associated function that maps the set of neighboring vertices into itself. A P. O. graph is planar when it can be embedded in the plane such that for every oriented vertex the order in which its neighbors appear satisfies the function associated with that oriented vertex.

In the graph model so constructed nets are represented by star subgraphs (with the center being a non-oriented vertex) while components are represented by P.O. subgraphs.

The advantages of this model are:

- 1) No special constraints have to be imposed on the planarity testing and graph embedding algorithms.
- 2) Under certain conditions, it is possible to model physical equivalence of terminals as well as logical equivalence of terminals and sub-components, such that these properties can be used for achieving an optimal layout.

A simple circuit and its P.O. graph model are shown in Fig. 2 and 3.

A disadvantage of this model is that it does not permit connections to be routed under (or over) the area used by a component, during the initial topological layout. However, since routing in this area is severely constrained by geometrical considerations, this disadvantage is not of a serious nature. Moreover, the routing of connections under (or over) the area, used by a component can be done topologically, while respecting finite wiring capacities, once a preliminary topological layout is obtained. A method for doing this was presented in [VL74].

The restriction of not allowing wires to be routed under or over the area occupied by components in the initial P.O. graph model was motivated by the following. Suppose that there were no constraints caused by finite wiring capacities (and that wires can be routed under or over the area occupied by components) then all interconnections can be laid out in a single layer since a collection of trees is always planar. From such a layout one could derive a layout that respects the finite wiring capacities between the terminals




Fig. 2 Full Adder Circuit.




Fig. 3 Graph Model for the Circuit of Fig. 2.

- ◄ input pin
- output pin
- net

of some component by deleting interconnections. The problem with such an approach is that the relative position of the remaining wires w.r.t other wires and components may be far from optimal after some of the wires are deleted. Furthermore, this approach requires the components to be placed before the routing phase. On the other hand, by initially not allowing wires to be routed under or over the area occupied by components, one can find a maximal planar layout while still satisfying all constraints imposed by finite wiring capacities. By allowing a limited number of wires over or under the component after the initial topological layout, this layout can be improved.

6. A Layout Procedure

The first step in a topological layout procedure consists of constructing a P.O. graph model of the circuit, as described in [Va76]. Next a maximal planar subgraph is found and embedded in the plane. Since no algorithm is known for efficiently finding an optimal solution, a suboptimal solution is obtained in time $O(n^2)$, where n is the number of vertices in the P.O. graph model.

The basis for this procedure is an algorithm for testing the planarity of P.O. graphs in linear time. This algorithm is based on Tarjan's planarity testing algorithm. In order to construct a maximal planar subgraph, one starts with a known planar subgraph. In this case all edges belonging to component models plus a number of edges to make the subgraph connected will always yield a planar subgraph. Starting from this planar subgraph, one can add net edges one at a time if this addition leaves the remaining graph planar.

This results in a list of faces of the embedded P.O. subgraph plus a list of edges that were deleted from the original P.O. graph in order to make it planar. It should be obvious that the only edges that may be deleted from the P.O. graph model are those that represent nets.

The remaining P.O. subgraph, embedded in the plane, provides information on the relative position of components, terminals and interconnections in the first layer.

After a maximal planar subgraph has been embedded in the plane, components are still represented by sometimes complicated graph models, while some net

edges may have been deleted. In the further transformations of the circuit layout graph, these complicated component models are no longer needed. Therefore it is desirable to replace these component models by simple circuits. This results in performing gate and pin assignment.

Because of the restrictions inherent to the graph model (e.g. no connections allowed over the area of a component), some connections that were feasible may not have been embedded. It is possible to embed some of these connections topologically, using a technique proposed in [VL74]. This then yields a new list of faces of the P.O. graph plus a new list of non-embedded edges. From this maximal P.O. subgraph a preliminary physical layout is obtained for the first layer of interconnections. The P.O. subgraph really specifies the relative positions of components and terminals and can be used to place the components and route the interconnections it represents without routing failures. In order to avoid failures due to geometrical obstructions, it is necessary to provide for a large enough area.

In the case of printed circuit boards, where components have to be placed in predetermined fixed locations, this may be difficult. This is due to the fact that the spaces between components have finite wiring capacities. If this is the case, it may be necessary to remove some topologically feasible interconnections in order not to exceed the wiring capacities. In the case of regular printed circuit boards the geometrical obstructions are often the main cause for routing failures. In such cases the topological approach will yield far-from-optimal results. However, when there are no restrictions on where components can be placed, then geometrical obstructions are far less important.

The algorithm for deriving a preliminary physical layout from the topological layout takes into account the following constraints:

- vertices and edges, representing a component are embedded such that the geometrical characteristics of this component are respected.
- the edges representing nets have to be embedded as sequences of vertical and horizontal line segments.
- the external connections have to be placed on the periphery of the circuit in prescribed physical locations.

The basic outline of this algorithm is as follows.

- 1) Find the inside face of the graph [Start by labeling all faces adjacent to the peripheral circuit with a 1. Then, label with a 2 all faces not yet labeled that are adjacent to those with a label 1. Continue to do this until all faces are labeled. Select one of the faces with the highest label as the inside face.]
- 2) Embed the peripheral circuit as a rectangle with the external connections placed in the prescribed locations.
- 3) Break down the face into chains of one of the following types:
 - a) already embedded chains.
 - b) component periphery chains.
 - c) net (interconnection) chains.
- 4) Let the plane be divided into a number of squares, called "slots", large enough to contain the largest component. Place each of the components, for which there is a type b chain in the current face, into a slot and embed the circuit, representing this component.
- 5) Consider each of the net chains: if no part of the net has been embedded so far, find an interconnection path that satisfies the prescribed orientation of the face. If a part of the net has been embedded, find an interconnection between the start-vertex of the chain and all vertices and pseudo-vertices^{*} of the net embedded so far. Select the shortest of the paths so obtained.
- 6) If all faces have been embedded, stop; else, find the face, adjacent to the faces already embedded, that is the closest to the inside face. Go to 2.

While routing the net-chains, it is important that they be embedded in a well specified order, such that the physical embedding corresponds to the topological embedding. The algorithm, used for routing these net-chains, is based on a line-searching algorithm by Hightower [Hi69]. Its advantages

*A pseudo-vertex is a point on the physical embedding of an edge, where two orthogonal line segments join.

are fast execution and minimal storage requirements, while its disadvantage is that it does not always find a path. The reason for the routing algorithm to fail is that the routing is performed on a finite resolution grid. By routing one connection, one might block the only available path for a connection to be routed later. A careful implementation reduces this blocking to a minimum.

Hightower's algorithm is well suited for this problem. In a normal routing problem, the algorithm requires sorting and searching lists of already embedded vertical and horizontal line segments. These lists normally grow with the number of interconnections routed, making the algorithm less efficient while the routing proceeds. In this case, however, the drawing grows from the inside out. At any given stage, there is a periperal circuit of the drawing, corresponding to the sum modulo 2 of all faces embedded at that time. All connections already routed, that are on the inside of the periperal circuit, need not be searched since any new connection being routed can interact only with the current periperal circuit. This property improves the speed of the routing algorithm, especially for large problems.

The steps described so far, allow us to place the components and to route the connections in the first layer. For the second (and subsequent) layer(s) this procedure has to be repeated until all connections are routed. For each layer a new P.O. graph model is constructed. This model represents all the components and all the connections not embedded so far. From this P.O. graph a maximal planar subgraph is then derived.

After the preliminary physical layout of the first layer, the positions of the components are fixed with regard to each other. Therefore, for the second and subsequent layers, an additional step is required to check whether the topological layout, obtained for these layers is compatible with the placement of the components.

This is accomplished as follows. Once the components are placed, all terminals have fixed location. This defines a cellular structure on the board. This cellular structure can be represented by a graph. With each edge of the graph is associated a wire routing capacity between two physically adjacent terminals. The maximal planar P.O. subgraph is then mapped onto this cellular

structure graph and if necessary edges of the P.O. subgraph may be deleted in order to obtain a topological layout satisfying the prior placement of the components.

Fig. 2 shows a circuit consisting of NAND gates, implementing a full-adder circuit. This circuit is to be implemented using 3 components, each containing three identical NAND gates. In this example, the gates have been a priori assigned to one of the components (A, B or C). The 3 gates in each component are logically equivalent (e.g. A_1 , A_2 , and A_3). The P.O. graph model for this circuit is shown in Fig. 3. The maximal planar subgraph for this circuit is shown in Fig. 4 and the corresponding preliminary physical layout is given in Fig. 5. The P.O. graph model for the rest of the circuit is shown in Fig. 6. Since this graph is planar, 2 layers will be sufficient here. Finally, Fig. 7 shows the mapping of the planar P.O. graph of the second layer onto the cellular structure graph.

From this preliminary physical layout, a final layout has to be derived. Usually, the area allocated for realizing the circuit in this procedure, is far too large and the final step consists of squeezing together the preliminary layout. In its current implementation the algorithm places components with a pre-determined orientation. As can be seen from the example the layout could be improved if component B were rotated. This is necessary for a final layout. Some work on this has been done by Zibert and Saal [Zi74], [ZS74].




Fig. 4 Planar Subgraph for the First Layer.

- ◄ input pin
- output pin
- net




Fig. 5 Preliminary Physical Layout of the First Layer.




Fig. 6 Graph Model for the second Layer.




Fig. 7 Preliminary Physical Layout of the Second Layer.

References

- [AB72] Abel, L.C. "On the Ordering of Connections for Automatic Wire Routing," IEEE Trans. on Computers, vol. C-22, no. 11, pp. 1227-1233, Nov. 1972.
- [AG70] Akers, S.B., J.M. Geyer and D.L. Roberts "IC Mask Layout with a Single Conductor Layer," Proc. 7th Design Automation Workshop, San Francisco, June 1970, pp. 7-16.
- [AH69] Akers, S.B. and F.O. Hadlock "Graph Theory Models of Electrical Networks and their Minimum Cross-over Layouts," Conf. on Graph Theory and Computing, Kingston, Jamaica, Jan. 1969.
- [BE67] Bedrosian, S.D. "Topological Guides to Integrated RC Circuit Design," Record 10th Midwest Symp. on Circuit Theory, Purdue University, 1967, Session VI.1, 12 pp.
- [EM69a] Engl, W.L. and D.A. Mlynski "A Graph Theoretical Layout Procedure for Integrated Circuits," Digest Int. Symp. on Circuit Theory, 1969, pp. 37-39.
- [EM69b] Engl, W.L. and D.A. Mlynski "Topological Synthesis Procedure for Circuit Integration," Int. Solid State Circuits Conf. 69 - Digest of Technical Papers, pp. 138-139.
- [EM72a] Engl, W.L. and D.A. Mlynski "Mengentheorie Verrallgemeinter Graphen," Archiv fuer Elektronik, vol. 54, no. 5, 1972, pp. 278-284.
- [EM72b] Engl, W.L. and D.A. Mlynski "Die Schaltungsintegration als Graphentheoretisches Syntheseproblem," Archiv fuer Elektrotechnik, vol. 54, pp. 315-324, 1972.
- [EM72c] Engl, M.L. and D.A. Mlynski "Die Losung des Problems der Topologischen Schaltungsintegration," Archiv fuer Elektrotechnik, vol. 54, pp. 325-326, 1972.
- [EM73] Engl, W.L., D.A. Mlynski and P. Pernards "Computer-Aided Topological Design for Integrated Circuits," IEEE Trans. on Circuit Theory, vol. CT-20, no. 6, pp. 717-725, Nov. 1973.
- [EM75] Engl, W.L., D.A. Mlynski and P. Pernards "Theory of Multiplace Graphs," IEEE Trans. on Circuits and Systems, vol. CAS-22, no. 1, pp. 2-8, Jan. 1975.
- [FL72] Fletcher, A.J. "EUREKA: A System for Laying out Circuits using a Single Layer of Interconnections," Proc. Int. Conf. on CAD, Southampton, April 1972, pp. 25-30.
- [HS71] Hashimoto, A. and J. Stevens "Wire Routing by Optimizing Channel Assignment within Large Apertures," Proc. 8th Design Automation Workshop, Atlantic City, June 1971, pp. 155-169.

- [HI69a] Hightower,D. "A Solution to Line Routing Problems in the Continuous Plane," Proc. 6th Design Automation Workshop, 1969, pp. 1-24.
- [HI69b] Hitchcock,R.B. "Cellular Wiring and the Cellular Modelling Technique," Proc. 6th Design Automation Workshop, Miami Beach, June 1969, pp. 25-41.
- [KL73] Klamet,H. "Computer-Aided Design of the Layout of Integrated Circuits," Proc. International Computing Symposium, Davos, Switzerland, 1973, pp. 451-458.
- [K061] Kodres,U.R. "Formulation and Solution of Circuit Card Design Problems through Use of Graph Methods," Proc. IECF Symp., Boulder, Colorado; Advances in Electronic Circuit Packaging, G.A.Walker, Ed., vol. 2, pp. 121-142, 1961.
- [K069] Kodres,U.R. "Logic Circuit Layout," Proc. Joint Conf. on Mathematical and Computer Aids to Design, Anaheim, California, Oct. 1969, pp. 165-191.
- [LE61] Lee,C.Y. "An Algorithm for Path Connections and its Applications," IRE Trans. on Electronic Computers, vol. EC-10, pp. 346-365, 1961.
- [MS72] Mah,L. and L.Steinberg "Topologic Class Routing for Printed Circuit Boards," Proc. 9th Design Automation Workshop, Dallas, June 1972, pp. 80-93.
- [SI66] Sinden,F.W. "Topology of Thin Film RC Circuits," Bell System Tech. J., vol. 45, Nov. 1966, pp. 1639-1662.
- [SU74] Sugiyama,N. et al. "Integrated Circuit Layout Design System," Computer-Aided Design, vol. 6, no. 2, pp. 66-72, 1974.
- [VA74a] vanCleemput,W.M. "Topological Methods for the Circuit Layout Problem," Proc. 8th Annual Princeton Conf. on Information Sciences and Systems, March 1974.
- [VA74b] vanCleemput,W.M. "The Use of Graph-Theoretical Methods for Integrated Circuit Design," Int. Conf. on Computers in Engineering and Building Design, Imperial College, London, September 1974.
- [VA75a] vanCleemput,W.M. "Mathematical Models and Algorithms for the Circuit Layout Problem," Univ. of Waterloo, Ph.D. thesis, 1975.
- [VA75b] vanCleemput,W.M. "Automated Drawing of Planar Circuit Layout Graphs," Proc. 18th Midwest Symp. on Circuits and Systems, Montreal, Aug. 1975.
- [VA76] vanCleemput,W.M. "Mathematical Models for the Circuit Layout Problem," to be published, IEEE Trans. on Circuits and Systems, Sept. 1976.
- [VL74] vanCleemput,W.M. and J.G.Linders "An Improved Graph-Theoretical Model for the Circuit Layout Problem," Proc. 11th Design Automation Workshop, Denver, June 1974.

- [V073] Vanlier, M.C. and R.H. Otten "On the Mathematical Formulation of the Wiring Problem," Int. J. of Circuit Theory and Applications, vol. 1, pp. 137-147, 1973.
- [WE68] Weinberg, L. "Microelectronics and Printed Circuits: Problems and their Solutions," Proc. 5th Design Automation Workshop, Washington, July 1968, pp. 3.1-3.30.
- [WE62] Weissman, J. "Boolean Algebra, Map Coloring and Interconnections," Amer. Math. Monthly, vol. 69, pp. 608-613, 1962.
- [YN69] Yoshida, K. and T. Nakagawa "Topological Layout Design of Monolithic IC in CAD," Digest Int. Solid State Circuits Conf., Philadelphia, Feb. 1969, pp. 136-137.
- [ZI74] Zibert, K. "Ein Beitrag zum Rechnergestuetzten Topologischen Entwurf von Hybrid-Schaltungen," Technical University, Munich, Germany, Ph.D. thesis, 1974.
- [ZS74] Zibert, K. and R. Saal "On Computer-Aided Hybrid Circuit Layout," Proc. IEEE Int. Symp. on Circuits and Systems, April 1974, pp. 314-318.

14 DSL-TN-99


SECURITY CLASSIFICATION OF THIS PAGE (When Data Entered)

REPORT DOCUMENTATION PAGE		READ INSTRUCTIONS BEFORE COMPLETING FORM
1. REPORT NUMBER ✓ Technical Note No. 99	2. GOVT ACCESSION NO.	3. RECIPIENT'S CATALOG NUMBER
4. TITLE (and Subtitle) (6) TOPOLOGICAL CIRCUIT LAYOUT	5. TYPE OF REPORT & PERIOD COVERED (9) Technical Note	
7. AUTHOR(s) (10) W. M. /vanCleemput	8. CONTRACT OR GRANT NUMBER(s) (15) N00014-75-0601	
9. PERFORMING ORGANIZATION NAME AND ADDRESS ✓ Stanford Electronics Laboratories Stanford University Stanford, CA 94305	10. PROGRAM ELEMENT, PROJECT, TASK AREA & WORK UNIT NUMBERS	
11. CONTROLLING OFFICE NAME AND ADDRESS Office of Naval Research Department of the Navy Washington, DC 22217	12. REPORT DATE (11) Oct 1976	13. NUMBER OF PAGES (12) 24 p.
14. MONITORING AGENCY NAME & ADDRESS (if different from Controlling Office)	15. SECURITY CLASS. (of this report) 15a. DECLASSIFICATION/DOWNGRADING SCHEDULE	
16. DISTRIBUTION STATEMENT (of this Report) Reproduction in whole or part is permitted for any purpose of the United States Government DISTRIBUTION STATEMENT A Approved for public release; Distribution Unlimited		
17. DISTRIBUTION STATEMENT (of the abstract entered in Block 20, if different from Report)		
18. SUPPLEMENTARY NOTES		
19. KEY WORDS (Continue on reverse side if necessary and identify by block number) Circuit topology, computer-aided design, design automation, integrated circuit layout, printed circuit layout, topological layout. 408 071		
20. ABSTRACT (Continue on reverse side if necessary and identify by block number) In this report the topological and geometrical aspects of the circuit layout problem are compared. A circuit layout procedure, based on topo- logical factors, is presented. Whereas most circuit layout procedures are concerned mainly with geometrical aspects, the method described in this report attempts to find a topologically feasible solution to the problem first. From this topological layout, a physical layout is obtained in a second phase. This method can be especially useful for problems where a complete (100%) layout is mandatory.		

DD FORM 1 JAN 73 1473 EDITION OF 1 NOV 65 IS OBSOLETE

SECURITY CLASSIFICATION OF THIS PAGE (When Data Entered)

SECURITY CLASSIFICATION OF THIS PAGE(When Data Entered)



SECURITY CLASSIFICATION OF THIS PAGE(When Data Entered)

JSEP REPORTS DISTRIBUTION LIST

	<u>No. of Copies</u>		<u>No. of Copies</u>
<u>Department of Defense</u>		Dr. R. Reynolds	1
Defense Documentation Center		Defense Advanced Research	
Attn: DDC-TCA (Mrs. V.Caponio)	12	Projects Agency	
Cameron Station		Attn: Technical Library	
Alexandria, Virginia 22314		1400 Wilson Boulevard	
		Arlington, Virginia 22209	
Asst. Dir., Electronics	1	<u>Department of the Air Force</u>	
and Computer Sciences			
Office of Director of Defense		AF/RDPS	1
Research and Engineering		The Pentagon	
The Pentagon		Washington, D.C. 20330	
Washington, D.C. 20315			
Office of Director of Defense	1	AFSC (LJ/ Mr. Irving R. Mirman)	1
Research and Engineering		Andrews Air Force Base	
Information Office Lib. Branch		Washington, D.C. 20334	
The Pentagon			
Washington, D.C. 20301		Directorate of Electronics	1
		and Weapons	
ODDR&E Advisory Group on	1	HQ AFSC/DLC	
Electron Devices		Andrews AFB, Maryland 20334	
201 Varick Street			
New York, New York 10014		Directorate of Science	1
		HQ AFSC/DLS	
Chief, R&D Division (340)	1	Andrews Air Force Base	
Defense Dommunications Agency		Washington, D.C. 20334	
Washington, D.C. 20301			
Director, Nat. Security Agency	1	LTC J.W. Gregory	5
Fort George G. Meade		AF Member, TAC	
Maryland 20755		Air Force Office of	
Attn: Dr. T.J.Beahn		Scientific Research	
		Bolling Air Force Base	
Institute for Defense Analysis	1	Washington, D.C. 20332	
Science and Technology Division			
400 Army-Navy Drive		Mr. Carl Sletten	1
Arlington, Virginia 22202		RADC/ETE	
		Hanscom AFB, Maryland 01731	
Dr. Stickley	1	Dr. Richard Picard	1
Defense Advanced Research		RADC/ETSL	
Projects Agency		Hanscom AFB, Maryland 01731	
Attn: Technical Library			
1400 Wilson Boulevard		Mr. Robert Barrett	1
Arlington, Virginia 22209		RADC/ETS	
		Hanscom AFB, Maryland 01731	

	<u>No. of Copies</u>		<u>No. of Copies</u>
Dr. John N. Howard AFGL/CA Hanscom AFB, Maryland 01731	1	Mr. John Mottsmith (MCIT) HQ ESD (AFSC) Hanscom AFB, Maryland 01731	1
Dr. Richard B. Mack RADC/ETER Hanscom AFB, Maryland 01731	1	LTC Richard J. Gowen Professor Dept. of Electrical Engineering USAF Academy, Colorado 80840	1
Documents Library (TILD) Rome Air Development Center Griffiss AFB, New York 13441	1	AUL/LSE-9663 Maxwell AFB, Alabama 36112	1
Mr. H.E. Webb, Jr. (ISCP) Rome Air Development center Griffiss AFB, New York 13441	1	AFETR Technical Library P.O. Box 4608, MU 5650 Patrick AFB, Florida 32542	1
Mr. Murray Kesselman (ISCA) Rome Air Development Center Griffiss AFB, New York 13441	1	ADTC (DLOSL) Eglin AFB, Florida 32542	1
Mr. W. Edwards AFAL/TE Wright-Patterson AFB Ohio 45433	1	HQ AMD (RDR/Col. Godden) Brooks AFB, Texas 78235	1
Mr. R.D. Larson AFAL/DHR Wright-Patterson AFB Ohio 45433	1	USAF European Office of Aerospace Research Technical Information Office Box 14, FPO, New York 09510	1
Howard H. Steenbergen AFAL/DHE Wright-Patterson AFB Ohio 45433	1	Dr. Carl E. Baum AFWL (ES) Kirtland AFB, New Mexico 87117	1
Chief Scientist AFAL/CA Wright-Patterson AFB Ohio 45433	1	ASAFSAM/RAL Brooks AFB, Texas	1
HQ ESD (DRI/Stop22) Hanscom AFB, Maryland 01731	1	<u>Department of the Army</u> HQDA (DAMAOARZ-A) Washington, D.C. 20310	1
Professor R.E. Fontana Head, Dept. of Electrical Engr. AFIT/ENE Wright-Patterson AFB Ohio 45433	1	Commander U.S. Army Security Agency Attn: IARD-T Arlington Hall Station Arlington, Virginia 22212	1

	<u>No. of Copies</u>		<u>No. of Copies</u>
Commander U.S. Army Materiel Dev. & Readiness Command Attn: Tech. Library Rm 7S 35 5001 Eisenhower Ave. Alexandria, Virginia 22333	1	Commander Harry Diamond Laboratories ATTN: Mr. John E. Rosenberg 2800 Posder Mill Road Adelphi, Maryland 20783	1
Commander Research Laboratory ATTN. DRXRD-BAD U.S. Army Ballistics Aberdeen Proving Ground Aberdeen, Maryland 21005	1	Commandant U.S. Army Air Defense School Attn: ATSAD-T-CSM Fort Bliss, Texas 79916	1
Commander Picatinny Arsenal Dover, New Jersey 07081 ATTN: SMUPA-TS-T-S	1	Commandant U.S. Army Command and General Staff College Attn: Acquisition, Library Div Fort Leavenworth, Kansas 66027	1
ATTN: Dr. Herman Robl U.S. Army Research Office P.O. Box 12211 Research Triangle Park North Carolina 27709	1	Dr. Hans K. Ziegler (AMSEL-TL-D) Army Member, TAC/JSEP U.S. Army Electronics Command (DRSEL-TL-D) Fort Monmouth, New Jersey 07703	1
ATTN: MR. Richard O. Ulsh U.S. Army Research Office P.O. Box 12211 Research Triangle Park North Carolina 27709	1	Mr. J.E. Teti (AMSEL-TL-DT) Executive Secretary, TAC/JSEP U.S. Army Electronics Command (DRSEL-TL-DT) Fort Monmouth, New Jersey 07703	3
Mr. George C. White, Jr. Deputy Director Pitman-Dunn Laboratory Frankford Arsenal Philadelphia, Penna. 19137	1	Director Night Vision Laboratory, ECOM ATTN: DRSEL-NV-D Fort Belvoir, Virginia 22060	1
Commander Attn: Chief, Document Section U.S. Army Missile Command Redstone Arsenal, Alabama 35809	1	Commander/Director Atmospheric Sciences Laboratory (ECOM) Attn: DRSEL-BL/DD White Sands Missile Range New Mexico 88002	1
Commander U.S. Army Missile Command Attn: DRSMI-RR Redstone Arsenal, Alabama 35809	1	Director Electronic Warfare Lab., ECOM Attn: DRSEL-WL-MY White Sands Missile Range New Mexico 88002	1
Commander Chief, Materials Sciences Division, Bldg. 292 Army Materials and Mechanics Research Center Watertown, Massachusetts 02172		Commander US Army Armament Command Attn: DRSAR-RD Rock Island, Illinois 61201	1

	<u>No. of Copies</u>		<u>No. of Copies</u>
Project Manager	1	NL-H Dr. F. Schwering	1
Ballistic Missile Defense Program		TL-E Dr. S. Kronenberg	1
Office		TL-E Dr. J. Kohn	1
Attn: DACS-BMP (Mr. A. Gold)		TL-I Dr. C. Thornton	1
1300 Wilson Blvd.		NL-B Dr. S. Amorsos	1
Washington, D.C. 22209			
Director, Division of Neuropsychiatry		Col. Robt. W. Noce	
Walter Reed Army Institute	1	Senior Standardization Rep.	1
of Research		U.S. Army Standardization	
Washington, D.C. 20012		Group, Canada	
		Canadian Force Headquarters	
		Ottawa, Ontario, Canada KIA OK2	
Commander, USASATCOM	1		
Fort Monmouth, New Jersey 07703		Commander	
		CCOPS-PD	
Commander, U.S. Army	1	Fort Huachuca, Arizona 85613	
Communications Command		Attn: H.A. Lasitter	
Attn: Director, Advanced Concepts			
Office		<u>Department of the Navy</u>	
Fort Huachuca, Arizona 85613			
Project Manager, ARTADS	1	Dr. Sam Koslov	1
EAI Building		ASN (R&D)	
West Long Branch, N.J. 07764		Room 4E741	
		The Pentagon	
		Washington, D.C. 20350	
U.S. Army White Sands Missile Range			
STEWS-ID-R	1	Office of Naval Research	1
Attn: Commander		800 N. Quincy Street	
White Sands Missile Range		Arlington, Virginia 22217	
New Mexico 88002		Attn: Codes 100	
		102	
Mr. William T. Kawai		201	
U.S. Army R&D Group (Far East)	1	220	
APO, San Francisco, Ca. 96343		221	
		401	
Director, TRI-TAC	1	420	
Attn: TT-AD (Mrs. Briller)		421	
Fort Monmouth, N.J. 07703		427 (All Hands)	
		432	
Commander		437	
U.S. Army Electronics Command	1		
Fort Monmouth, N.J. 07703		Naval Research Laboratory	
Attn: AMSEL-RD-O (Dr. W.S. McAfee)	1	4555 Overlook Aven. SW	
CT-L (Dr. G. Buser)	1	Washington, D.C. 20375	
NL-O (Dr. H.S. Bennett)	1	Attn: Codes 4000 - Dr. A Berman	
NL-T (Mr. R. Kulinyi)	1	4105 - Dr. S. Teitler	
TL-B	1	4207 - Dr. J. McCaffrey	
VL-D	1	5000 - Dr. H. North	
WL-D	1	5200 - Mr. A. Brodzinsky	
TL-MM (Mr. Lipetz)	1	5203 - Dr. L. Young	
(cont'd)		5210 - Dr. J. Davey	

	No. of Copies		No. of Copies
Naval Research Laboratory	1	R.N. Keeler	1
4555 Overlook Ave. SW		NAVMAT - Code 03T	
Washington, D.C. 20375		CP # 5	
Attn: Codes		2211 Jefferson Davis Hwy.	
5220 - Mr. H. Lessoff		Arlington, Virginia 20360	
5230 - Dr. R. Green			
5250 - Cf. L. Whicker			
5260 - Dr. D. Barbe		Mel Nunn	1
5270 - Dr. B. McCombe		NVMAT 0343	
5300 - Dr. M. Skolnik		CP# 5, Room 1044	
5403 - Dr. J. Shore		2211 Jefferson Davis Hwy.	
5464/5410 - Dr. J. Davis		Arlington, Virginia 20360	
5500 - Dr. T. Jacobs			
5509 - Dr. T. Giallorenzi		Dr. F.I. Tanczos	1
5510 - Dr. W. Faust		NAVAIR-03B	
6400 - Dr. C. Klick		JP# 1, Room 412	
7701 - Mr. J. Brown		1411 Jefferson Davis Hwy	
		Arlington, Virginia 20360	
Director	1		
Office of Naval Research		Dr. H.J. Mueller	1
495 Summer Street		Naval Air Systems Command	
Boston, Mass. 02210		Code 310	
		JP # 1	
Director	1	1411 Jefferson Davis Hwy.	
Office of Naval Research		Arlington, Virginia 20360	
New York Area Office			
715 Broadway 5th Floor		Mr. N. Butler	1
New York, New York 10003		Naval Electronics Systems Command	
		Code 304	
Director of Naval Research Branch Office		NC # 1	
536 South Clark Street		2511 Jefferson Davis Hwy.	
Chicago, Illinois 60605	1	Arlington, Virginia 20360	
Director of Naval Research Branch Office		Mr. L.W. Sumney	1
1030 East Green Street	1	Naval Electronics Systems Command	
Pasadena, Calif. 91101		NC # 1	
		2511 Jefferson Davis Hwy.	
Office of Naval Research	1	Arlington, Virginia 20360	
San Francisco Area Office			
760 Market St. Room 447		J.H. Huth	1
San Francisco, Calif. 94102		NAVSEA - Code 03C	
		NC # 3, Room 11E08	
Harris B. Stone	1	2531 Jefferson Davis Hwy.	
Office of Research, Development, Test & Evaluation NOP-987		Arlington, Virginia 20362	
The Pentagon, Room 5D760			
Washington, D.C. 20350		Capt. R.B. Meeks	1
		Naval Sea Systems Command	
		NC #3	
Dr. A.L. Slafkosky	1	2531 Jefferson Davis Hwy.	
Code RD-1		Arlington, Virginia 20362	
Headquarters Marine Corps			
Washington, D.C. 20380			

JSEP 3/77

	No. of Copies	No. of Copies	
Naval Surface Weapons Center White Oak Silver Spring, Maryland 20910 Attn: Codes WR - 04 - W. Scanlon WR - 30 - Dr. J. Dixon WR - 303 - Dr. R. Allgaier WR - 34 - H.R. Riedl WR - 43 - P. Wessel	1	Dr. W. A. VonWinkle Associate Technical Director for Technology Naval Underwater Systems Center New London, Connecticut 06320 Officer in Charge Naval Underwater Systems Center Newport, Rhode Island 02840	1
Naval Surface Weapons Center Dahlgren, Virginia 22448 Attn: Codes DF - J. Mills DF - 14 - K. Ferris DF - 36 - S. Leong	1	Dr. H.L. Blood Technical Director Naval Undersea Center San Diego, Calif. 95152	1
Naval Air Development Center Johnsville Warminster, Penna 18974 Attn: Codes 01 - Dr. R. Lobb 202 - T. Shopple 20212 - S. Campagna 2022 - G. Fer	1	Dr. Robert R. Fossum Dean of Research Naval Postgraduate School Monterey, Calif. 93940 Naval Electronics Laboratory Center 271 Catalina Blvd. San Diego, Calif. 92152	1
Dr. Gernot M.R. Winkler Director, Time Service U.S. Naval Observatory Mass. Ave. at 34th St., N.W. Washington, D.C. 20390	1	Attn: Codes 0220 - H.T. Mortimer 2000 - P.C. Fletcher 2020 - V.E. Hildebrand 2100 - C.A. Nelson 2200 - J. Ritcher 2300 - C.W. Erickson 2400 - F.M. Tripak 2500 - W.E. Richards 3000 3400 - R. Coburn 4000 - C.E. Pierson 4600 - I. Lagnado 5000 - A.E. Beutel 5200 - R.R. Eyres 5300 - P.H. Johnson 5600 - W.J. Dejka	
Officer in Charge Carderock Laboratory David Taylor Naval Ship Research and Development Center Bethesda, Maryland 20034	1		
Officer in Charge Annapolis Laboratory Naval Ship Research & Development Center Annapolis, Maryland 21402	1		
Dr. G. Gould, Technical Director Naval Coastal Systems Laboratory Panama City, Florida 32401	1	Naval Weapons Center China Lake, Calif. 93555 Attn: Codes 60 - Royce 601 - F.C. Essig 6013 - V.L. Rehn 6014 - D.J. White 6018 - J.M. Bennett 6019 - N. Bottka	1
M. J. Wynn Code 790 Naval Coastal Systems Laboratory Panama City, Florida 32401	1	(cont'd)	

	<u>No of Copies</u>		<u>No. of Copies</u>
Naval Weapons Center		Robert E. Frischell	1
China Lake, Calif. 93555		Johns Hopkins University	
Attn: Codes 605 - W.S. McEwan	1	Applied Physics Laboratory	
5515 - M.H. Ritchie		Laurel, Maryland 20810	
3945 - D.G. McCauley			
5525 - Webster		Mr. G.H. Gleissmer	1
35 - D.J. Russell		Code 18	
55 - B.W. Hayes		David Taylor Naval Ship R&D Center	
3544 - H.W. Swinford		Bethesda, Maryland 20084	
3815 - R.S. Hughes			
D.E. Kirk	1	Commander	1
Professor & Chairman, Electronic		Pacific Missile Test Center	
Engineering		Code 4253-3	
Sp-304		Point Mugu, Calif. 93042	
Naval Postgraduate School			
Monterey, Calif. 93940		Richard Holden	1
		DF - 34	
Professor Sydney P. Parker	1	Naval Surface Weapons Center	
Electrical Engineering Sp-62		Dahlgren Laboratory	
Naval Postgraduate School		Dahlgren, Virginia 22448	
Monterey, Calif. 93940			
		<u>Other Government Agencies</u>	
Dr. Roy F. Potter	1	Mr. F.C. Schwenk, RD-T	1
3868 Talbot Street		National Aeronautics and	
San Diego, Calif. 92106		Space Administration	
		Washington, D.C. 20546	
Mr. J.C. French	1		
Electronics Technology Division		Los Alamos Scientific Lab	1
National Bureau of Standards		Attn: Reports Library	
Washington, D.C. 20234		P.O. Box 1663	
		Los Alamos, New Mexico 87544	
John L. Allen	1		
Deputy Director (Research & Advanced		M. Zane Thornton	1
Technology)		Deputy Director,	
ODDR&E		Institute for Computer	
The Pentagon, Room 3E114		Sciences & Technology	
Washington, D.C. 20301		National Bureau of Standards	
		Washington, D.C. 20550	
Leonard R. Weisberg	1		
Assistant Director (Electronics		Director, Office of Postal	1
& Physical Sciences)		Technology (R&D)	
ODDR&E		U.S. Postal Service	
The Pentagon		11711 Parklawn Drive	
Washington, D.C. 20301		Rockville, Maryland 20852	
George Gamota	1	NASA Lewis Research Center	1
Staff Specialist for Research		Attn: Library	
ODDR&E		21000 Brookpark Road	
The Pentagon, Room 3D1079		Cleveland, Ohio 44135	
Washington, D.C. 20301			

	<u>No. of Copies</u>		<u>No. of Copies</u>
Library - R51	1	Director	1
Bureau of Standards		Columbia Radiation Laboratory	
Acquisition		Department of Physics	
Boulder, Colorado 80302		Columbia University	
		538 West 120th Street	
		New York, New York 10027	
MIT Lincoln Laboratory	1		
Attn: Library A-082		Director	1
P.O. Box 73		Electronics Research Laboratory	
Lexington, Mass. 02173		University of California	
		Berkeley, Calif. 94720	
Dr. Jay Harris	1		
Program Director, Devices and		Director	1
Waves Program		Electronics Sciences Laboratory	
National Science Foundation		University of Southern California	
1800 G. Street		Los Angeles, California 90007	
Washington, D.C. 20550			
Dr. Howard W. Etzel, Deputy Director		Director	1
Division of Materials Research	1	Electronics Research Center	
National Science Foundation		The University of Texas at Austin	
1800 G. Street		Engineering-Science Bldg. 112	
Washington, D.C. 20550		Austin, Texas 78712	
Dr. Dean Mitchell, Program Director			
Solid-State Physics	1	Director of Laboratories	1
Div. of Materials Research		Division of Engineering and	
National Science		Applied Physics - Tech. Reports	
		Collection	
		Harvard University	
		Pierce Hall	
		Cambridge, Massachusetts 02138	
<u>Non-Government Agencies</u>			
Director	1		
Research Lab. of Electronics			
Massachusetts Inst. of Tech.			
Cambridge, Mass. 02139			
Director	1		
Microwave Research Institute			
Polytechnic Inst. of New York			
Long Island Graduate Center			
Route 110			
Farmingdale, New York 11735			
Assistant Director			
Microwave Research Institute			
Polytechnic Inst. of New York			
333 Jay Street			
Brooklyn, New York 11201			