AD-A035 815 MOTOROLA INC PHOENIX ARIZ SEMICONDUCTOR PRODUCTS DIV F/G 10/2
DEVELOPMENT OF AN INTEGRATED POWER MODULE INVERTER.(U)
OCT 76 DAAK02-75-C-0101
UNCLASSIFIED NL

1 OF 2
ADA035815



(12)

DEVELOPMENT OF AN INTEGRATED POWER MODULE INVERTER

Final Type III
Technical Report

Contract No. DAAK02-75-C-0101

Project No. A231/~~B24/75~~ 5A230350
Contract Dates - September 9 ~~1974~~ - October 30, 1976

Prepared For
U. S. Army Mobility Equipment
Research and Development Center
Ft. Belvoir, Virginia 22060

Prepared by
MOTOROLA INC. SEMICONDUCTOR GROUP
5005 East McDowell Road
Phoenix, Arizona 85008

and

Rec-Tec Incorporated
2000 Black Rock Turnpike
Fairfield, Connecticut 06430

MOTOROLA PROJECT NO. 2216

DEVELOPMENT OF AN INTEGRATED POWER MODULE INVERTER.

Final Type III
Technical Report. 9 Sep 74 - 30 Oct 76
on Type 3.

Contract No. DAAK02-75-C-0101

Project No. A231/E24/75 5A230350
Contract Dates - September 9 1974 - October 30, 1976

Prepared For
U. S. Army Mobility Equipment
Research and Development Center
Ft. Belvoir, Virginia 22060

112 p.

Prepared by
MOTOROLA INC. SEMICONDUCTOR GROUP
5005 East McDowell Road
Phoenix, Arizona 85008

and

Rec-Tec Incorporated
2000 Black Rock Turnpike
Fairfield, Connecticut 06430

MOTOROLA PROJECT NO. 2216

30 Oct 76

TABLE OF CONTENTS

1.0 INTRODUCTION

This report is the final report of the work effort on U.S. Army Contract No. DAAK02-75-C-0101 for the development of an Integrated Power Module Inverter.

This research project was established to provide a cost effective, reliable and efficient converter using an integrated power switch with pulse width modulation techniques. Low cost, light weight and efficient converter systems are highly suitable and offer weight and quality advantages in portable frequency conversion and power control systems.

This particular program is for the development of a 15KW three phase inverter system which can convert unregulated, poor quality, input power into, good quality, three phase power at 50, 60 and 400Hz.

Much success has been achieved toward the intended objectives and the program. However, it must be recognized that when a radically new technology using techniques which effectively reduce system weight as much as 67%, some problems arise which reduce the available time to allow for completion of all goals set forth in this "best efforts" program. This report states what was accomplished, how it was accomplished, and conclusions and recommendations for further work effort.



2.0 SUMMARY

This is a report providing a system overview, a detail discussion of the technical approach and recommendation and conclusions concerning this project.

This report gives a technical analysis of the inverter system in enough detail to assess how each component is an integral part of the Integrated Power Switch (IPS) power inverter system.

The report also discusses how the IPS can be controlled using a microprocessor to provide good quality sinusoidal output from raw, unregulated, AC power.

While the final packaging of the inverter and its components has not been made on this unit, calculations concerning weight indicate that the final weight of such an inverter can be less than 100 pounds. This is substantially below all existing equipment. In fact, it provides an approximate 67% improvement over the nearest competition and an improvement of at least 200% over existing commercial equipment.

3.0 TECHNICAL DISCUSSION

3.1 OVERVIEW

The purpose of the effort is to prove the feasibility of generating, good quality, AC power using the integrated power switch and pulse width modulation techniques.

To prove feasibility, a development effort was initiated by the Army under Contract No. DAAK02-75-C-0101. This effort is for a 15KW three phase inverter capable of generating output AC power of 120V RMS at 50, 50 and 400Hz when measured from line to neutral and 208 VRMS from line to line. The inverter must be capable of operating into a load that looks like a power factor of 0.8. Additional objectives of this program include low cost, light weight, efficiency, reliability and small size.

3.2.0 SYSTEM DESCRIPTION

A block diagram of the inverter system is shown in Figure 3.1. Functionally the inverter consists of an input section, a boost circuit, a switch section, a filter section, a microprocessor section, auxiliary power section and a feedback and control section.

Other information highlighted separately and shown on the block diagram as important entities are coding, evaluation and analysis, mechanical and thermal considerations.



SYSTEM MAIN COMPONENTS DIAGRAM

FIGURE 3.1 SYSTEM'S DIAGRAM

The poor quality, three phase, input signals are fed into the input section where they are rectified using a full wave three phase bridge to produce a split DC voltage supply. This split voltage is boosted using a boost circuit to achieve the desired ± 175 volts needed to produce the output power. Power converstion is accomplished using pulse width modulation (PWM) techniques. Microprocessor generated PWM signals are fed into USAMERDC Integrated Power Switch, manufactured by Texas Instruments, to control its "on time" thereby generating on an output current waveform which represents a sinewave.

The current sinewave is filtered using a low pass Tchebycheff filter to achieve a good quality, low distortion output voltage sinewave.

3.2.1 INPUT SECTION

A schematic diagram of the input section is shown in Figure 3.2.1. The input section consists of a three phase full wave rectifier bridge, over-voltage protection circuits, filter inductors, snubber networks and output filter capacitors.

Poor quality, unregulated, three phase, raw AC power is coupled into the input section via the three phase rectifier bridge producing an output voltage of normally 360 volts under no load and 280 volts under full load. Both of these voltages were calculated assuming an input voltage of 208 volts line to line. A 20 microhenry inductor $L_{2, 3, 4}$ has been incorporated into each input line to prevent generation of undue line to line current transients during rectifier diode commutation. Further protection of the bridge is achieved using snubber RC network R_1, C_2 through R_6, C_6 across each diode D_1 through D_6 in the bridge. The input power must be three phase but could be at any frequency from 50 to 1600 Hz. The drain on the output filter capacitors will be at 50, 60 or 400 Hz.

The average input current Iø Avg has been calculated to be 51 amperes and the effective load resistance is 5.5 ohms. To account for load variations, system losses, etc., an effective load resistance of 4 ohms has been used for all calculations. With a 4 ohm load the average current is 70 amperes.



FIGURE 3.2.1 THE INPUT SECTION

It is commonly known that the actual input current from each phase is:

$$I_{\phi_{RMS}} = .816\ I_{AVG} = 56 \text{ Amperes}$$

Henceforth, the worst case RMS input current per phase could be as high as 56 amperes.

Once the load has been determined the minimum input inductance can be determined. This inductance is found by (1)[1]:

$$L_1 = \frac{k}{f_s} R_1 \text{ henrys} \qquad (1)$$

Where: k = 0.0017 for a full wave three phase circuit

R_1 is the maximum load

f_s is the frequency of the source in Hz.

Assuming a worst case input frequency of 60Hz, the minimum inductance becomes 110 microhenrys.

After the inductance has been determined the filter capacitor is determined using the ripple factor formula (2)[1]:

$$\gamma = (0.0079/L_1C_1)(60/f_s)^2 \qquad (2)$$

for and f_s of 60 Hz and a ripple factor of .1

$$C_1 = \frac{0.079}{L_1} = 718 \text{ Microfarads} \qquad (3)$$

1) Reference data for Radio Engineers, fourth edition, International Telephone and Telegraph Corporation, 1956.

Filter capacitance C_1, C_{10}, C_{11} of 5400 microfarads capacitor will be used thereby reducing the ripple factor to nearly 0.01 or 1%. Six of these capacitors will be used in order to achieve greater ripple current capability. Each of the 400 volt, 1200 microfarad capacitors has a ripple current capability of 7 amperes. This means that the total ripple current is 35 amperes. This current should be sufficient to smooth the input current ripple.

To enhance system reliability and to further reduce the ripple factor while providing extended ripple current capability, Sprague type 32D capacitors of the high energy type are used in the output filter bank. Each capacitor in this bank is 7000 microfarads at 100 volts. By using 8 capacitors on each side and using a center tap, the total output capacitance is further increased by 7000 microfarads thereby reducing the ripple factor ro approximately 0.005 or 0.5%.

The filter inductor L_1 has been split into two inductors. One in the positive bus and one in the negative bus. Diodes D_7 and D_8 are used to prevent high voltage spikes associated with the collapsing fields of these inductors when the input power is removed. To further protect the bridge and other system components a crowbar circuit consisting of the MOV, R_9, SCR_1, R_7, R_8 and C, has been incorporated to detect over voltage. If over voltage is detected SCR_1 will be turned on

clamping the output of the bridge through a 1 ohm 20 watt resistor R_9. This action will most likely cause fuses F_1, F_2 and F_3 to open. In any event this action will lower the voltage across the bridge significantly thereby protecting it and the USAMERDC switch which is rated at 400 volts.

The commutation time of the bridge $D_{1,2,3,4,5,6}$ could be as long as 2 microseconds. With an input frequency of 1600 Hz the average current through Resistors $R_{1,2,3,4,5,6}$ could be as high as 0.3 amperes. If these resistors have a value of 3 ohms the power loss will be .27 watts. The value of these resistors is 3.3 ohms, one watt carbon resistor. The series capacitor has a value of a 0.068 microfarad capacitor. They are low ESR high frequency Sprague orange drop type capacitors.

In the above calculations no considerations were made concerning the effects of voltage boost. Voltage boost is discussed in Section 3.2.2

3.2.2 BOOST CIRCUIT

The raw AC input to the converter can vary + 10% and -15% when those variations are combined with the losses inherent in conversation, it becomes imperative that some sort of boost circuit be used to maintain the DC voltage at the

DC bus level of ± 175 volts. The voltage boost circuit also reduces input harmonics associated with the raw AC power source. The boost circuit also supplies substantial high frequency current pulses to reduce the need for excessive high ripple current capability of the split capacitor bank consisting of C_8 and C_9 as shown in Figure 3.2.1-1.

Some of the methods investigated to achieve reliable voltage boost include:

1. A fixed frequency variable PWM system.
2. A self-resonant fixed frequency variable output amplitude.
3. Low frequency (400Hz) combined boost and auxiliary power use separate boost at high frequency.
4. A variable frequency load dependent natural commutation interval.

When a fixed frequency is used with a variable pulse width modulation scheme, it is extremely difficult to have zero output from the boost. Zero output is absolutely essential under no load conditions, thus fixed frequency variable pulse width modulation was not selected.

A self-resonant fixed frequency variable output amplitude is extremely difficult to accomplish. It is very expensive and fairly unreliable. Additionally, it does not lend itself to zero boost. For these reasons a self-resonant fixed frequency was not selected for the boost circuit design.

A low frequency load dependent natural commutation interval could be used. However, if such a boost circuit is used the component needed such as inductors, capacitors and transformers are excessively large when boosting 5KW to 8KW. Thus, weight and system cost would not be consistent with the objectives of this program.

Additionally, at the power transfer levels required for this boost circuit, the acoustical noise would be unacceptable. When an attempt is made to maintain the operating frequency at 400 Hz such that the boost circuit can serve to generate fan motor drive and the auxiliary power, then a boost conversion of zero volts is not possible. For these reasons the auxiliary power and boost circuit are separate. Because of weight and cost requirements, a high frequency boost circuit was chosen.

A variable frequency load dependent natural commutation interval was selected as the best approach to meet the boost circuit requirements. It can provide zero volts boost which is absolutely essential. It operates at a high frequency (under load) thus small components are used. Two types of variable frequency load dependent natural commutation interval circuits were investigated. These two circuits are shown in Figure 3.2.2-1 and 3.2.2-2.

Figure 3.2.2-1 shows a variable frequency neutral reference boost circuit. Boost action starts when SCR_1 is turned on causing current flow through inductor L_5 and capacitor $\frac{C15}{2}$ and C_{15}. Once capacitor $\frac{C15}{2}$ is charged, SCR commutates, generating the first half of the output wave. The second half of the cycle is generated from the collapsing field of L_5. After this commutation action is complete, SCR_2 is turned on generating a sinewave which is 180 degrees out of phase with the previous wave generated by turning on SCR_2. The circuit is very efficient and highly reliable. Using RCA 2N3658's the circuit easily operates up to 20 KHz. In this circuit configuration, twice the current is needed to produce the required power. This is true because of the neutral reference. The need for diodes D_9 and D_{10} as well as snubber networks R_{10}, C_{13} and R_{11}, C_{14} are presently in the design as a precautionary measure. Some of these devices may be eliminated in future designs. This design is somewhat simpler than that shown in Figure 3.2.2-2. However, this circuit must handle all of the power, while in the split capacitor arrangement. A three phase design can be used thereby providing a method of using low cost available pot cores. In the second case three 2KW transformers would be used while in the circuit shown in Figure 3.2.2-1 a single transformer capable of producing 6KW to 8KW is needed.



Figure 3.2.2-1 VARIABLE FREQUENCY NEUTRAL REFERENCE BOOST CIRCUIT

Figure 3.2.2-2 operates almost the same as that of 3.2.2-1 except that a split capacitor arrangement is used instead of the neutral reference.

Final circuit design which was breadboarded, tested and incorporated into the final system is identical to that of Figure 3.2.2-2. When SCR_4 is turned on, voltage is applied to L_6 causing a change in its flux which in turn allows for a change in current eventually causing capacitor C_{18} and $\frac{C18}{2}$ to charge up. Once C18 and $\frac{C18}{2}$ are fully charged and no more change in voltage occurs across them, the field of the inductor collapses causing current flow in the opposite direction commutating SCR_4 off. The second half of the cycle is accomplished in a similar manner using SCR_5, inductor L_7, and capacitor C18 combined with $\frac{C18}{2}$. Continuation of alternate pulse trains to SCR_4 and SCR_5 allow for the production of a sinewave at the natural frequency of the tuned circuits. Test results show that this circuit operates satisfactory over a drive frequency from 1 KHz to 22 KHz. Naturally, maximum power transfer occurs at 22 KHz while very little power transfer occurs at 1 KHz. By using a VCO to generate the alternate pulse train to drive the SCR's regulation is supplied for the boosted output.



FIGURE 3.2.2-2 VARIABLE FREQUENCY SPLIT CAPACITOR BOOST CIRCUIT

3.2.3 SWITCH SECTION

A schematic diagram of the switch section is shown in Figure 3.2.3-1. The switch section consists of three USAMERDC Integrated Power Switches manufactured by T.I., rated at 400 volts and 100 amperes. The switch operates from TTL Signals and will reliably operate at frequencies up to 10 kilohertz. Freewheeling diodes D_{15} through D_{20} are connected external to the switches. The purpose of these diodes is to protect the switch against large reverse current and voltage spikes. As further protection snubber networks $R_{13}C_{19}$, $R_{14}C_{20}$, $R_{15}C_{21}$, $R_{16}C_{22}$, $R_{17}C_{23}$ and $R_{18}C_{24}$ connected across each switch.

The switch operates best from a low impedance source. It must also have substantially wide current carrying conductor to reduce "skin effect". Good high frequency, low ESR, capacitor must also be used across the voltage bus to suppress generated noise.

The switching arrangement shown in Figure 3.2.3-1 is sufficient to generate the required three phase output. In order to achieve good quality power the switches must be driven using a suitable and proportional sinewave pulse width modulated (PWM) signal into the base of each switch.

An analysis and description of the drive pulse train is provided in Section 3.2.8.



A, B, C, D, E and F are PWM inputs

G, H and I are switch outputs to appropriate filter inputs

FIGURE 3.2.3-1 THE SWITCH SECTION

3.2.4 FILTER SECTION

The output filter is used to convert the pulse width modulated waveforem to its fundamental sinewaves. This is accomplished by stripping out the carrier frequency with a low pass filter which has a corner frequency far below the carrier frequency. While the corner frequency of the filter must be substantially below the carrier frequency, the corner frequency must not be so low as to cause a significant alteration of the output voltage sinewave.

Ideally, the output impedance of the filter should be fairly low to accommodate load variations without significant variations in the amplitude of the output voltage sinewave. Small variations are easy to regulate using feedback to close the loop.

Another criteria which must be met is to minimize the real voltage drop across this series elements in the filter. While series drop must be small to prevent undue losses, the reactive impedance must be large enough to limit the di/dt of the switch to a reasonable level.

A schematic diagram of the output filter networks is shown in Figure 3.2.4-1. This schematic shows the filter required for all three phases. The filter for each phase uses two low pass filters (Tchebycheff Type). The first section of the filter consists of $L_{12}L_6C_{25}$, $L_8L_{13}C_{27}$ and $L_{10}C_{29}L_{14}$. The purpose of this filter is to reduce the effects of carrier frequency ripple.

The main filter of each filter section consist of L_7C_{26}, L_9C_{28}, and $L_{11}C_{30}$. Typically the corner frequency of this filter is set at the third harmonic of the fundamental. Ideally, this carrier frequency will be set at 1200Hz which is the third harmonic of the 400Hz fundamental and the harmonic content of the wave is maintained by increasing the pulses per half-cycle.

A detail analysis of the filter section is given in the mathematical analysis section 3.2.8.



Figure 3.2.4-1 THE FILTER SECTION FOR THREE PHASES

3.2.5 THE MICROPROCESSOR SECTION

Several methods avail themself for the control, analysis processing and generating of signal to the power section of the converter. These methods include discrete logic (transistors, resistors, capacitors, etc.), integrated logic (gates flip flops and small scale logic devices on chips) and large scale integration (LSI). As the state of the art in semiconductors continues, the number of devices on a chip continue to increase from two to four thousand devices in 1972 to over 10,000 devices in 1976. Evolving from this large scale integration are sets of chips which when properly used can substantially reduce discrete and integrated logic at a reduced cost, smaller size and a higher reliability. In general, these LST chip sets are called "microprocessors". However, in some cases they are referred to as microcontroller and microcomputer. These units which are "computer on a chip" are capable of rapidly processing information, controlling and monitoring devices and actions and, based upon processed data, generate the correct output signals to control most any device or system. In this research effort an MC6800 microprocessor has been chosen. Basically the MC6800 microprocessor chip set consists of a MC6800 processor (MPU), an MC6820 peripheral interface adapter (PIA), a MC6810 Random Access Memory (RAM) and a MC6830 read only memory (ROM).


1MHz Clock
ϕ_1
ϕ_2
MC6800
NMI
IRQ
VMA
R/W
RESET
+5
2.2M
Jet Switch
Go/HALT
1/2 14013
1/4 14011
74LS154
1 to 16 DECODER
32 X 8
CSO


(4000)
MC6820
IRQ
VMA
CS0 22
CS1 24
CS2 23
RS0 36
RS1 35
A1
A0
33 32 31 30 29 28 27 26
D0 D1 D2 D3 D4 D5 D6 D7
(4004)
MC6820
E 34
38
37
Q2 25
R/W 21
A2
(3000)
6810
(8000)
1K x 8 PROM
(8400)
1K x 8 PROM
CS0
CS1
CS2
CS3
CS4
CS5
+5
R/W

The system used in this effort uses 1 MPU, 2 PIA's. 1 RAM and 2 ROM's. To facilitate development, the ROM's will be replaced by programmable read only memory (PROM's).

A schematic diagram of the microprocessor section is shown in Figure 3.2.5-1. When power is turned on the MPU generates a start vector (at the top address in the system) which serves to initialize the system. First it generates all data for the pulsewidth modulation of all three phases and stores it away in a buffer (not shown in this figure). Then it monitors all response signals to determine that enough pulses exist per half cycle to guarantee a good quality low distortion sinewave at the desired frequency. Additionally it updates the buffers as changes occur. The program in the processor (PROM) has the capability of changing pulses per half cycle, controlling the output frequency, dynamically controlling the output amplitude and exactly controlling the phase shift to adapt the system to any load.

The system shown in Figure 3.2.5-1 has fully decoded addressing, restart, interrupt, reset and go/halt capability. The system uses a 1 megahertz clock to generate the two phase clock signals ϕ_1 and ϕ_2.

The memory address allocation in Hexadecimal is as follows:

1 to 7FF	Buffer area
800 to 2FFF	Not used
3000 to 30FF	Scratch pad area
3100 to 4000	Not used
4000 to 4003	PIA # 1
4004 to 4007	PIA # 2
4008 to 7FFF	Not used
8000 to 83FF	PROM # 1
8400 to 87FF	PROM #2
8800 to FFE0	Not used
FFE0 to FFFF	Restart and interrupt PROM

The MC6800 is an 8-bit processor system. Its repertoire of executable instructions is 72. These instructions are executed by the MC6800 using its two accumulators, its index register, its stack pointer and its program counter.

The machine operates as follows:

At start up the processor sends out an address FFFE and FFFF. The 32x8 Prom at the top address is enabled by this address thereby causing two bytes of data to be sequentially placed on the data bus and thus received by the MPU. These

two bytes of data become the 16 bit vector address to tell the MPU where it should next read data (start execution). The 16 bit vector address becomes the new program counter value which is sent out to the address bus as soon as the processor has stabilized. All execution of external addressing is sync with clock signal ϕ_2. The processor now continues to operate based upon the instructions that it receives. Its operation at this point is much like that of a mini-computer. Probably, the primary difference between its operation and that of a mini-computer is that its execution is accomplished from PROM rather than RAM or core memory and the fact that most mini's use 12 and 16 bits instruction words.

The final portion of the microprocessor section is the buffer. A schematic diagram of the buffer (called high granularity pulse width modulation generator) is shown in Figure 3.2.5-2.


MEMORY BUS SIDE A
ADDRESS BUS
COUNTER BUS
PIA
BUF 1
BUF 2
MEMORY BUS SIDE B
74157
2102
74153
74151



FIGURE 3.2.5-2 THE BUFFER

This buffer arrangement was chosen to:

1. Facilitate rapid updating of the code due to changes in the load.
2. Allow for easy operation of the switch at almost any frequency from almost zero to approximately 1000 Hz.
3. Provide complete flexibility to the processing and the control of various feedback parameters.
4. Allow the potential of programming the desired output voltage to almost any output level.
5. Provide for output voltage shaping.

The buffer system is the heart of the PWM controller. It serves as a free running interface between the microprocessor and the power switches. Actually, the buffer is a double buffer arrangement where one buffer is working with the power switch while the other buffer is used to update the PWM signals due to load variations. Upon command from the processor and at the proper time in the power interval either buffer can be selected to operate with the power switch.

The buffer system consist of two distinct sets of memories per phase. Each memory set is 2048 location long consisting of two 2102 type, 1024x1, static memory. The buffer is set up such that while one memory set is being read using an eleven bit ripple counter the other memory set for the selected phase is being updated by the microprocessor. As mentioned above the memory address for this buffer is at zero. A zero address was selected to enhance coding of the software.

The output of the memories addressed by the ripple counter are coupled into an output drive circuit which through proper gating allow for the selection of the desired switch to be driven.

Other methods of controlling the output power interface from the processor to the switch were considered but were rejected. These methods included direct drive from the processor which is obviously more desirable. However, it was felt at the time the computing power necessary to control system parameter and the need for maximum flexibility made the described method the most desirable. The present method is economical, reliable and small in size.

3.2.6 FEEDBACK AND CONTROL

3.2.6.1 SAMPLING

The determination of the feedback and control inputs are accomplished using sample and hold techniques. Essentially, the same method is used to determine leading and lagging power factor, peak voltage, and peak current (power).

At zero degrees of the drive waveform and its resulting current waveform (using a current transformer at this point) is sampled for leading and lagging power factor by the polarity of the sample. The magnitude of the lead or lag power factor is determined by the amplitude of the sample wave. Thus, the amplitude of the sample is proportional to the degree of phase shift introduced by the load.

Once the leading or lagging power factor has been corrected by forcing the current and voltage to be in phase, then the amplitude of the output voltage is monitored at ninety degrees of the drive waveform to control the output voltage to 120 VRMS from line to neutral. It must be recognized that there are inherent delays between the drive voltage crossing and the generated or measured waveforms. The inherent delays or phase shifts are system constants which are easily nulled out.

In an orderly sequence, 1st phase shift is connected, then output voltage, then power and finally ripple distortion.

Power will be controlled by determining the current amplitude at ninety degrees of the drive waveform. Power correction is accomplished by adjusting (proportionately) each pulse in the drive waveform.

The ripple distortion can be made by using a high pass filter with half wave rectification of the passed signal to obtain a D.C. result proportional to the ripple factor.

When these signals are continuously sampled at the zero and ninety degree points with hardware decoding, the processor assesses this information asynchronously, as required, through peripheral interface adapter (PIA) and a controlled multiplexer.

The above discussion provides an indication of the various feedback parameters that are controlled.

A schematic diagram of the feedback section is shown in Figure 3.2.6-1. Each phase has a voltage detector, a peak voltage detector and a crossover detector. Monitoring of the output is accomplished through the use of an optical coupler which feeds the sample and hold, crossover detector, and the peak detector.

The sample and hold is a simple boxcar circuit which samples upon command the analog input voltage and stores the sample as a voltage level on capacitor C_{100}. A source follower buffers this output. The output of the source follower is coupled into the analog to digital converter where it is converted to a digital word for use by the processor.



FIGURE 3.2.6-1 VARIOUS DETECTOR CIRCUITS FOR FEEDBACK AND CONTROL

3.2.6.2 CONVERSION

Conversion is accomplished using an analog to digital converter. It receives analog input signals and converts them to digital equivalents for use by the processor. A schematic diagram of the analog to digital converter is showin in Figure 3.2.6-2.

The analog to digital used is of the successive approximation register (SAR) type. This technique uses a digital to analog converter in a feedback loop to generate a known signal to which the unknown analog sampled signal is compared, and the comparator output controls the successive approximation register.

At the start of conversion the most significant bit of the D to A is turned on by the SAR, producing an output equal to half of the full scale value. This is compared to the sampled analog output and if the D to A is greater the SAR turns the MSB off. If it is less the MSB is left on. The next MSB is compared to the input unknown the same way, and in succession until the least significant bit is tested.

Since an 8 bit SAR and the clock signal is $\frac{\phi 2}{2}$ or 500 K Hz. The time to determine the digital equivalent of one sampled signal is 16 microseconds.

The microprocessor via the PIA 'A' register controls which of the sampled signals are to be converted, starts the conversion with an output pulse to the start conversion (S.C.) input of the SAR, and after receiving an End of Conversion (E.O.C.) signal reads the digital result of the conversion from the PIA 'B' registered.



FIGURE 3.2.6-2 A TO D
MEADC
REV. A 3-22-76 JB

3.2.7 CODE EVALUATION AND ANALYSIS

3.2.7.0 INTRODUCTION

The software has been kept as generalized in structure as possible. This allows for the maximum in corporation of new features as they are developed. Calculations are made to the greatest accuracy the algorithms and microprocessor can achieve, to minimize round-off error and to retain the greatest number of significant digits in all resorts. For example, the use of a multiply function is minimized and eliminated where possible. Instead of calculating the integral of the sine function between two angles, a table of data was generated using a calculator with 14 digit accuracy, which produces far more accurate results than 16 bit calculations (fixed point) can produce. An algorithm that the MC6800 could use to calculate acceptably accurate sinewave intervals might save about 200 bytes of memory now used in the sinewave integral table.

3.2.7.1 PRODUCING SINUSOIDALLY MODULATED PULSES

This effort involves the development of digital hardware and software to drive an Integrated Power Switch (IPS) that is connected to a source of D.C. with a sinusoidally modulated pulse sequence. The output of the IPS is then low-pass filtered to achieve a low distortion sinewave. The method of producing a sinusoidally modulated pulse sequence is accomplished by dividing a half-cycle into an odd number of intervals. During each interval, a pulse will occur that is centered in the middle of this interval. The width of each pulse is proportional to the integral of the sinewave function from the leading edge of the interval to this trailing edge of the interval. Therefore, an interval near the zero-crossing of the half-cycle will contain a narrow pulse and an interval near the maximum amplitude region of the half-cycle will contain a wider pulse. This method differs from an ideal sinusoidally modulated pulse sequence in that the software places the pulse in the center of an interval rather than centering the pulse at the point in the interval that divides the area of the integral in half, such that half the area under the integrated sine segment is on each side of this pulse center. Using this method, data for 1/4 of a cycle can be used to generate pulses for an entire cycle. Centering this pulse in the center of the interval has provided acceptable performance.

3.2.7.2 PULSE NUMBER FOR HALF-CYCLE

Due to the time constant of the low-pass output filter, a ripple voltage occurs on the output. The frequency of the ripple voltage is primarily determined by the number of pulses per half-cycle in the sinusoidally modulated pulse sequence. The ripple voltage can be reduced by two methods, with each method reducing overall efficiency in different ways.

The easiest way to reduce the ripple voltage is to increase the number of pulses per half-cycle, which increases the frequency of the ripple voltage with respect to the corner frequency of low-pass output filter. The change in pulse number per half-cycle is currently accomplished under program control. Feedback circuitry is being provided that will allow the magnitude of the ripple voltage on the output to determine the number of pulses needed per half-cycle to keep the ripple within specifications. If the pulse number increases or decreases, a slight adjustment in the amount of power being delivered to the load may be necessary to compensate for the increase or decrease in switching losses.

The second way to reduce the ripple voltage is to move the break (corner) frequency of the low-pass output filter closer to the fundamental frequency. This method is very effective in reducing the ripple voltage, but has a significant disadvantage due to the increased attenuation of the fundamental frequency. And advantage is that switching losses are not

changed. Also, switching this output filter corner frequency involves more inductors, longer current paths, switches and other hardware.

3.2.7.3 PULSE WIDTH MODULATION

In order to change the power delivered to the load by the sinusoidally modulated pulse sequence, the width of each of the pulses are multiplied or divided by a constant value. The software implements a change in power using divides only to retain accuracy and minimize round-off error. The length of the current random-access-memory used to store the data for generating the pulse sequence is 2048 bits. The number of bits per pulse interval is found by dividing 2048 by the desired pulse number per half-cycle. Any remainder from this division is added back into the data by a round off error correction routine. For a given number of pulses per half-cycle, each interval contains a relative number of the 2048 bits.

Of the bits in an interval, some in the center will be "on" bits, and the rest will be "off" bits. As the power per half-cycle is increased, there will be proportionally more "on" bits than "off" bits. After all the "on" and "off" bit distributions for each interval are calculated, then the round-off error correction routine determines if the data for all the "on" and "off" bits adds up to exactly 2048.

If there is a correction to be made, bits are added to or subtracted from the "on" part of each pulse interval starting at the outside interval and working towards the center pulse, starting at the outside again if there are more correction bits than intervals per half-cycle. When the correction factor was odd, 1 bit is added to or subtracted from the center pulses "on" value. In general, the number of correction bits appear to be between 1 and 1-1/2 times the number of pulses per half-cycle, which is about one-half of the number of times that round-off error can occur. Round-off error correction is important since errors in pulse widths or pulse locations in the sequence could introduce hard to eliminate distortion, and could introduce unwanted phase shifts.

3.2.7.4 PULSE BIASING

It was soon determined that the purely sinusoidally modulated pulse sequence would not achieve the lowest distortion sinewave. By experimenting, it was found that the sinusoidal modulation technique required to achieve low distortion involved reducing the amplitude of the original sinusoidal data and adding a constant factor to each table value which resulted in more of the "on" time per half-cycle being placed

further from the center of the half-cycle. This is probably necessary due to impedance losses and switching losses in the output filter, and possibly due to impedance in the source. That is, as the pulses get narrower going out from the center pulse, the losses per pulse become a greater percentage of the pulse's "on" value, which probably reflects the fact that the power loss per pulse is relatively constant.

3.2.7.5 PHASE SHIFT CONTROL

In order to provide feed-forward and feed-backward capability when the load has either leading or lagging power factor, a means of shifting the power center of the pulse sequence within a half-cycle by means of a single parameter is available in both hardware and software form.

Phase shift control is accomplished by effectively rotating the pulse data in the 2048 bit memory. Rotating displaces the center of the pulse sequence with respect to the zero crossing points of the half-cycle. Bits that were on one end of the pulse sequence are shifted to the other end. The program parameter that controls the rotating will be generated by circuitry that samples the phase between the current and voltage in the output.

3.2.7.6 GENERATED PWM SIGNALS

The ideal pulse width modulation scheme is shown in Figure 3.2.7.6-1. In this scheme pulses are generated for the positive half-cycle from the positive reference to ground to produce the positive half-cycle of the sinewave. Similarly, pulses are generated from the negative reference to ground for the negative half-cycle of the sinewave.

After much testing (as shown in section 3.2.7.7), it was determined that unless the input impedance was stabilized then regulation versus load could not easily be achieved. Consequently a scheme was selected to always have either one switch or the other switch on. The wave now generated is diagrammatically shown in Figure 3.2.7.6-2.



FIGURE 3.2.7.6-1 IDEAL PWM 5 PULSES PER HALF CYCLE



FIGURE 3.2.7.6-2 NEW PWM APPROACH

3.2.7.7 PERFORMANCE ANALYSIS

3.2.7.7.1 50 and 60 HZ OPERATION

A waveform that is within the specifications for ripple and distortion for 50 and 60 Hz frequencies has been achieved with an output filter with a corner frequency of 180 Hz. The power delivered to the load was 1800 watts with 51 pulses per half-cycle.



Figure 3.2.7.7 60 Hz sinewave into 2 ohm load using 1st method of PWM

3.2.7.7.2 400 HZ OPERATION

Using 15 pulses per half-cycle and a filter break frequency of 1100 Hz, an output sinewave of about 1% total harmonic distortion and less than 1% ripple was achieved.



Figure 3.2.7.7-2 400Hz sinewave into 2 ohm load using 1st method of PWM

3.2.7.8 RESULTS

The following pictures further document the results of the work efforts performed using the 1st type of PWM. This type of modulation is where only one switch is on per half-cycle. The impedance is high during its off time.



Figure 3.2.7.8-1 Ideal sinusoidal distribution, no bias, no rotation, with approximately 512 of the 2048 total bits on (that is, the sum of the on times for all the pulses of the half-cycle is about 25% of the total).



Figure 3.2.7.8-2 The same as above, but with about a 50% (1024 bits on) duty cycle. Note that an odd number of pulses places a pulse in the middle of the half-cycle.



Figure 3.2.7.8-3 The same as above, except that the duty cycle is about 75%. The intervals near the center of the pulse sequence are totally on.



Figure 3.2.7.8-4 Biased pulse sequence. The width of the center pulse is the same as in Figure 1a, but the pulses on each side of the center pulse are wider. The pulses still decrease sinusoidally in width from the center of the outside.



Figure 3.2.7.8-5 Biased pulse sequence. The center pulse is the same width as in Figure 1b. This type of pulse sequence currently produces the lowest distortion sinewave at the output of the filter when operating at 400 Hz. The power factor of Figure 2b is $480 (56%).



Figure 3.2.7.8-6 Biased pulse sequence. Based on Fibure 1c, the total on time in the center is greater than in 1c. This type of pulse sequence could be used to deliver a large amount of power to the load in a short period of time.



Figure 3.2.7.8-7 Ideal sinusoidal distribution, no bias, no rotation, with about 512 of 2048 bits on (25% duty cycles), with 51 pulses.



Figure 3.2.7.8-8 Same as above, with a 50% duty cycle.

Figure 3.2.7.8-9 Same as above, with about a 75% duty cycle.



Figure 3.2.7.8-10 Biased pulse sequence. The pulses look nearly equal but are really decreasing from the center to the outside (CRT astigmatism and focus where not uniform across the CRT face).



Figure 3.2.7.8-11 Biased pulse sequence. Power factor of $400 (50%). At Hz operation, the lowest ripple and distortion was achieved with a power factor of $500 (63%). The wider pulses on the outsides are apparently compensating for switching and filter losses.



Figure 3.2.7.8-12 Biased pulse sequence. Duty cycle at 75%.



Figure 3.2.7.8-13 A demonstration of the rotation capability of the software. Notice that the center region of the pulse sequence (as in Figure 3b) is to to the left of center in the above photo. This allows a distortion due to lag in the filter to be removed, and may allow phase shift control, with leading and lagging loads.



Figure 3.2.7.8-14 The same as above, except that the rotation is to the right of center. Any degree of rotation can be achieved, with 1 bit in 2048 resolution.

Figure 3.2.7.8-15 A frequency spectrum of 51 pulses per half-cycle pulse sequence (unfiltered). At 50 Hz (102 pulses per cycle), the harmonic peak at 5.1K Hz., 10.2K Hz., 15.3K Hz., etc. The output filter (break frequency = 180 Hz.). Attenuates these high order harmonics by about 50 db.

Figure 3.2.7.8-16 A frequency spectrum of 15 pulses per half-cycle pulse sequence (unfiltered). At 400 Hz. (30 pulses per cycle), the harmonics peak at 12KHz., 24KHz., 36KHz., etc. The output filter (break frequency at 1100 Hz.) attenuates these harmonics by at least 50 db.

Figure 3.2.7.8-17 Three phase 60 Hz full load.



Figure 3.2.7.8-18 Frequency spectrum 60 Hz full load. Less than 1% distortion.



Figure 3.2.7.8-19 Frequency spectrum line to line.



Figure 3.2.7.8-20 Output voltage line to line.

3.2.7.9 INSTRUCTION FOR AND ASSEMBLY LISTINGS

3.2.7.9.1 INSTRUCTION ON USE

For the main driver program, the program is properly activated by entering the program at location 2147 (Hexidecimal). This will initialize the system to a pulse number based upon switch setting for either 50, 50, or 400 Hz. The processor also automatically initializes itself to the proper phase relations for single phase 120, single phase120 and three phase 120.

```
00001                       NAM     INVERTER PROGRAM (3 PHASE/FEEDBACK).
00002                       OPT     O=OBJECT
00003                   *
00004                   *
00005 2000                  ORG     $2000     ROM STARTS AT $2000.
00006                   *
00007                   *
00008                   *       AUG. 30, 1976
00009                   *
00010                   *
00011                   *     THIS PROGRAM GENERATES SINUSOIDALLY MODULATED
00012                   * PULSE SEQUENCES (3 PHASE) TO DRIVE 3 INTEGRATED
00013                   * POWER SWITCHES.  THE OUTPUTS OF THE POWER SWITCHES
00014                   * ARE FILTERED TO PRODUCE A SINE WAVE OF 50, 60 OR
00015                   * 400 HZ.
00016                   *
00017                   *     THE INVERTER SYSTEM INCLUDES A HIGH VOLTAGE
00018                   * AND CURRENT POWER SUPPLY AND VARIOUS LOGIC SUPPLIE
00019                   * A MICROPROCESSOR AND MEMORY SYSTEM, AN A TO D
00020                   * CONVERTER WITH SAMPLE-AND-HOLDS AND ANALOG
00021                   * MULTIPLEXOR, 3 INTEGRATED POWER SWITCHES WITH
00022                   * ASSOCIATED PROTECTIVE CIRCUITRY, AND THE FILTER
00023                   * SECTION.  THIS PROGRAM PROVIDES A PULSE SEQUENCE
00024                   * TO DRIVE THE POWER SWITCHES VIA A BUFFERED RANDOM
00025                   * ACCESS MEMORY.
00026                   *
00027                   *     THE OBJECT OF THIS PROGRAM IS TO PROVIDE THE
00028                   * BEST SET OF PULSES POSSIBLE TO KEEP THE OUTPUT
00029                   * AMPLITUDE WITHIN SPECIFICATIONS.  THE FREQUENCY
00030                   * OF THE OUTPUT IS REFERENCED TO A STABLE CLOCK
00031                   * AND THE HARMONIC CONTENT OF THE OUTPUT SIGNAL IS
00032                   * DETERMINED BY THE NUMBER OF PULSES PER HALF-CYCLE
00033                   * AND THE FILTER CONFIGURATION.  THE MAIN TASK OF
00034                   * THE FEEDBACK CIRCUITRY AND PROGRAM IS MINIMIZED
00035                   * TO KEEPING THE OUTPUT AMPLITUDE AS CLOSE TO
00036                   * 120V RMS AS POSSIBLE FOR ALL LOADS FROM .8 LAGGING
00037                   * TO .8 LEADING AT CURRENT LEVELS UP TO 41A RMS,
00038                   * AT FREQUENCIES OF 50, 60, AND 400 HZ.
00039                   *
```

```
00041                    *    THE FOLLOWING TABLE CONTAINS THE DATA REQUIRED
00042                    * TO GENERATE 9, 61, AND 71 PULSES/HALF-CYCLE.  EACH
00043                    * NUMBER REPRESENTS THE PERCENTAGE OF THE TOTAL
00044                    * ON TIME PER HALF-CYCLE FOR A SPECIFIC PULSE,
00045                    * INDEPENDENT OF THE DUTY CYCLE AND FREQUENCY.  THE
00046                    * CENTER PULSE IS BIASED TO 65535 AND THE VALUES
00047                    * FOR THE OTHER PULSES ARE DETERMINED BY THEIR SIZE
00048                    * RELATIVE TO THE CENTER PULSE.
00049                    *
00050                    *  9 PULSES (400 HZ OPERATION).
00051                    *
00052 2000 2C74     STAB9  FDB    11380,32768,50203,61583
      2002 8000
      2004 C41B
      2006 F08F
00053                    *
00054                    *  61 PULSES (60 HZ OPERATION).
00055                    *
00056 2008 0697     STAB61 FDB    1687,5057,8414,11749,15053
      200A 13C1
      200C 20DE
      200E 2DE5
      2010 3ACD
00057 2012 478C           FDB    18316,21531,24688,27781,30799
      2014 541B
      2016 6070
      2018 6C85
      201A 784F
00058 201C 83C8           FDB    33736,36584,39335,41981,44516
      201E 8EE8
      2020 99A7
      2022 A3FD
      2024 ADE4
00059 2026 B755           FDB    46933,49205,51387,53412,55296
      2028 C049
      202A C8BB
      202C D0A4
      202E D800
00060 2030 DECA           FDB    57034,58620,60050,61322,62430
      2032 E4FC
      2034 EA92
      2036 EF3A
      2038 F3DE
00061 203A F78E           FDB    63374,64149,64754,65187,65448
      203C FA95
      203E FCF2
      2040 FEA3
      2042 FFA8
00062                    *
00063                    *  71 PULSES (50 HZ OPERATION).
00064                    *
00065 2044 05A9     STAB71 FDB    1449,4346,7234,10108,12962
      2046 10FA
      2048 1C42
```

```
                204A 277C
                204C 33A2
00066           204E 3DAF           FDB     15791,18589,21351,24071,26743
                2050 489D
                2052 5367
                2054 5E07
                2056 6877
00067           2058 72B4           FDB     29364,31926,34427,36860,39220
                205A 7CB6
                205C 867B
                205E 8FFC
                2060 9934
00068           2062 A220           FDB     41504,43707,45824,47852,49786
                2064 AABB
                2066 B300
                2068 BAEC
                206A C27A
00069           206C C9A6           FDB     51622,53357,54988,56511,57924
                206E D06D
                2070 D6CC
                2072 DCBF
                2074 E244
00070           2076 E757           FDB     59223,60406,61471,62416,63238
                2078 EBF6
                207A F01F
                207C F3D0
                207E F706
00071           2080 F9C1           FDB     63937,64511,64958,65278,65470
                2082 FBFF
                2084 FDBE
                2086 FEFE
                2088 FFBE
```

```
00073                    *
00074                    *  EQUIVALENCES AND RESERVED MEMORY.
00075                    *
00076          4000      PIA1AD EQU    $4000     A/D INPUT REGISTER.
00077          4001      PIA1AC EQU    $4001     CONTROL REGISTER.
00078          4002      PIA1BD EQU    $4002     MUX, BUFFER, AND FREQ. SELECT
00079          4003      PIA1BC EQU    $4003     CONTROL REGISTER.
00080                    *
00081 209A 0024  ONTAB   RMB    36        ON TABLE STORAGE.
00082 20BE 0024  OFFTAB  RMB    36        OFF TABLE STORAGE.
00083                    *
00084 20D2 0002  ON      RMB    2         ON TABLE POINTER.
00085 20D4 0002  OFF     RMB    2         OFF TABLE POINTER.
00086                    *
00087 20D6 0002  SNPSHT  RMB    2         TOP OF SNAPSHOT STORAGE.
00088 20D8 0001  COUNTR  RMB    1         SNAPSHOT ENTRY COUNTER.
00089                    *
00090 20D9 0002  TEMP    RMB    2         TEMPORARY POWER FACTOR STORAG
00091 20DB 0002  TIME    RMB    2         TIME DELAY PARAMETER.
00092                    *
00093 20DD 0001  N       RMB    1         PULSES PER HALF-CYCLE.
00094                    *
00095 20DE 0002  PFFACT  RMB    2         CONVERTED POWER FACTOR.
00096                    *
00097 20E0 0002  SINADR  RMB    2         SINE TABLE POINTER.
00098                    *
00099 20E2 0001  INTVL   RMB    1         BITS PER PULSE INTERVAL.
00100 20E3 0001  HALFIN  RMB    1         1/2 BITS PER PULSE INTERVAL.
00101                    *
00102 20E4 0002  ROTATE  RMB    2         PULSE PROGRAM LOAD OFFSET.
00103 20E6 0002  ROTAT1  RMB    2         PHASE 1 OFFSET.
00104 20E8 0002  ROTAT2  RMB    2         PHASE 2 OFFSET.
00105 20EA 0003  ROTAT3  RMB    3         PHASE 3 OFFSET.
00106                    *
00107 20ED 0002  POWER   RMB    2         PULSE PROGRAM POWER PARAMETER
00108 20EF 0002  POWER1  RMB    2         PHASE 1 POWER FACTOR.
00109 20F1 0002  POWER2  RMB    2         PHASE 2 POWER FACTOR.
00110 20F3 0002  POWER3  RMB    2         PHASE 3 POWER FACTOR.
00111                    *
00112 20F5 0002  MINPR   RMB    2         MAX AND MIN POWER KEEP PULSE
00113 20F7 0002  MAXPR   RMB    2         WIDTHS WITHIN KNOWN LIMITS.
00114                    *
00115 20F9 0001  DELTA   RMB    1         FEEDBACK CONTROL INCREMENT.
00116                    *
00117 20FA 0002  PULSNM  RMB    2         PULSE NUMBER (MUST BE 2 BYTES
00118                    *
00119 20FC 0002  ACTUAL  RMB    2         PULSE ERROR CORRECTION.
00120                    *
00121 20FE 0002  PULSX   RMB    2         PULSE ADDRESS.
00122                    *
00123 2100 0002  TOTAL   RMB    2         BITS/CYCLE.
00124 2102 0002  HAFTOT  RMB    2         BITS/HALF-CYCLE.

0
```

```
00126                    *     PROGRAM DATA (FOR  50, 60, &400 HZ.)
00127                    *
00128 2104 0400    TIME50 FDB    $400      50 HZ TIME DELAY.
00129 2106 0400    TIME60 FDB    $400      60 HZ TIME DELAY.
00130 2108 0400    TIM400 FDB    $400      400 HZ TIME DELAY.
00131                    *
00132 210A 2000    SINE9  FDB    $2000     9 PULSES/HALFCYCLE DATA ADDR.
00133 210C 2008    SINE61 FDB    $2008     61 PULSES/HALFCYCLE DATA ADDR
00134 210E 2044    SINE71 FDB    $2044     71 PULSES/HALFCYCLE DATA ADDR
00135                    *
00136 2110 E3      INTV9  FCB    227       BITS/INTVL FOR 9 PULSES.
00137 2111 43      INTV61 FCB    67        BITS/INTVL FOR 61 PULSES.
00138 2112 39      INTV71 FCB    57        BITS/INTVL FOR 71 PULSES.
00139                    *
00140 2113 71      HALF9  FCB    113       BITS/HALF-INTVL FOR 9 PULSES.
00141 2114 21      HALF61 FCB    33        BITS/HALF-INTVL FOR 61 PULSES
00142 2115 1C      HALF71 FCB    28        BITS/HALF-INTVL FOR 71 PULSES
00143                    *
00144 2116 0FFF    ROT4K1 FDB    $FFF      PHASE 1 ROTATION, 50-60 HZ.
00145 2118 0AA9    ROT4K2 FDB    $AA9      PHASE 2 ROTATION, 50-60 HZ.
00146 211A 0554    ROT4K3 FDB    $554      PHASE 3 ROTATION, 50-60 HZ.
00147                    *
00148 211C 07FF    ROT2K1 FDB    $7FF      PHASE 1 ROTATION, 400 HZ.
00149 211E 0554    ROT2K2 FDB    $554      PHASE 2 ROTATION, 400 HZ.
00150 2120 02A8    ROT2K3 FDB    $2A8      PHASE 3 ROTATION, 400 HZ.
00151                    *
00152 2122 0100    PWR2K  FDB    $100      INITIAL POWER FACTOR FOR 400
00153 2124 0200    PWR4K  FDB    $300      INIT. P. F. FOR 50-60 HZ.
00154                    *
00155 2126 D0      CNTMIN FCB    $D0       MINIMUM A/D VALUE DESIRED.
00156 2127 E0      CNTMAX FCB    $E0       MAXIMUM A/D VALUE DESIRED.
00157                    *
00158 2128 0300    MNP50  FDB    $300      50 HZ MINUMUM POWER FACTOR.
00159 212A 0400    MXP50  FDB    $400      50 HZ MAXIMUM POWER FACTOR.
00160                    *
00161 212C 0300    MNP60  FDB    $300      60 HZ MINIMUM POWER FACTOR.
00162 212E 0400    MXP60  FDB    $400      60 HZ MAXIMUM POWER FACTOR.
00163                    *
00164 2130 0100    MNP400 FDB    $100      400 HZ MINIMUM POWER FACTOR.
00165 2132 0150    MXP400 FDB    $1E0      400 HZ MAXIMUM POWER FACTOR.
00166                    *
00167 2134 04      DLT50  FCB    $4        50 HZ FEEDBACK INCREMENT.
00168 2135 04      DLT60  FCB    $4        60 HZ FEEDBACK INCREMENT.
00169 2136 04      DLT400 FCB    $4        400 HZ FEEDBACK INCREMENT.
00170                    *
00171 2137 0009    PULS9  FDB    9         9 PULSES/HALF-CYCLE (400 HZ).
00172 2139 003D    PULS61 FDB    61        61 PULSES/HALF-CYCLE (60 HZ).
00173 213B 0047    PULS71 FDB    71        71 PULSES/HALF-CYCLE (50 HZ).
00174                    *
00175 213D 0800    TOT2K  FDB    $800      BITS/CYCLE. (400 HZ.)
00176 213F 1000    TOT4K  FDB    $1000     BITS/CYCLE. (50-60 HZ.)
00177 2141 A400    PFBIAS FDB    41984     POWER BIAS FACTOR.
00178 2143 0400    HALF2K FDB    $400      BITS/HALF-CYCLE. (400 HZ.)
00179 2145 0800    HALF4K FDB    $800      BITS/HALF-CYCLE. (50-60 HZ.)
```

```
00181                    *   EXECUTION BEGINS HERE.
00182                    *  INITIALIZE THE PIA AND STACK POINTER.
00183                    *
00184 2147 8E 2700 INITL  LDS    #$2700    LOAD THE STACK POINTER.
00185                    *
00186 214A 7F 4001        CLR    PIA1AC    SELECT DATA DIRECTION REG'S.
00187 214D 7F 4003        CLR    PIA1BC
00188 2150 7F 4000        CLR    PIA1AD    SET THE A-SIDE TO INPUTS.
00189 2153 86 07          LDA A  #$7
00190 2155 B7 4002        STA A  PIA1BD    SET BITS 0-2 AS OUTPUTS,
00191                    *                  BITS 3-7 AS INPUTS.
00192 2158 C6 04          LDA B  #$4       SELECT PERIPHERAL REGISTERS.
00193 215A F7 4001        STA B  PIA1AC
00194 215D F7 4003        STA B  PIA1BC
00195 2160 C6 36          LDA B  #$36      SET CA2 LOW, ENABLE CA1 AS
00196 2162 F7 4001        STA B  PIA1AC    AN INTERUPT INPUT, ACTIVE
00197                    *                  ON A POSITIVE TRANSITION.
00198                    *
00199 2165 CE 37FF        LDX    #$37FF    INITIALIZE SNAPSHOT ROUTINE.
00200 2168 FF 20D6        STX    SNPSHT    TOP OF SNAPSHOT RECORD AREA.
00201 216B 86 FF          LDA A  #$FF      128 SNAPSHOTS ARE TAKEN.
00202 216D B7 20D8        STA A  COUNTR
00203                    *
00204                    *  50, 60, AND 400 HZ INITIALIZATION.  BITS 3, 4,
00205                    * AND 5 ARE FOR 50, 60, AND 400 HZ, RESPECTIVELY.
00206                    *
00207 2170 C6 20          LDA B  #$20      CHECK THE FREQUENCY SWITCH.
00208 2172 F5 4002        BIT B  PIA1BD    IS BIT 5 (400 HZ) SET?
00209 2175 27 03          BEQ    NOT400    IF SO,SET 400 HZ PARAMETERS.
00210 2177 7E 220F        JMP    FIX400
00211                    *
00212 217A FE 2124 NOT400 LDX    PWR4K     INITIAL POWER FACTOR FOR
00213 217D FF 20EF        STX    POWER1    50/60 HZ.
00214 2180 FF 20F1        STX    POWER2
00215 2183 FF 20F3        STX    POWER3
00216                    *
00217 2186 FE 2116        LDX    ROT4K1    SET-UP 50/60 HZ ROTATION
00218 2189 FF 20E6        STX    ROTAT1    FOR LOADING THE 3 DRIVER
00219                    *                  RAMS.
00220 218C FE 213F        LDX    TOT4K     BITS/CYCLE.
00221 218F FF 2100        STX    TOTAL
00222                    *
00223 2192 FE 2145        LDX    HALF4K    BITS/HALF-CYCLE.
00224 2195 FF 2102        STX    HAFTOT
00225                    *
00226 2198 FE 2118        LDX    ROT4K2
00227 219B FF 20E8        STX    ROTAT2
00228                    *
00229 219E FE 211A        LDX    ROT4K3
00230 21A1 FF 20EA        STX    ROTAT3
00231                    *
00232 21A4 57             ASR B
00233 21A5 F5 4002        BIT B  PIA1BD    IS BIT 4 (60 HZ) SET?
00234 21A8 26 33          BNE    FIX60     IF SO, SET 60 HZ PARAMETERS.
```

```
00236 21AA FE 213B FIX50  LDX    PULS71   INITIALIZE 50 HZ PULSE NUMBER
00237 21AD FF 20FA        STX    PULSNM
00238                     *
00239 21B0 B6 2112        LDA A  INTV71   INITIALIZE BITS/INTVL FOR
00240 21B3 B7 20E2        STA A  INTVL    50 HZ.
00241                     *
00242 21B6 B6 2115        LDA A  HALF71   INITIALIZE BITS/HALF INTV
00243 21B9 B7 20E3        STA A  HALFIN   FOR 50 HZ.
00244                     *
00245 21BC B6 2134        LDA A  DLT50    SET 50 HZ FEEDBACK DELTA.
00246 21BF B7 20F9        STA A  DELTA
00247                     *
00248 21C2 FE 2104        LDX    TIME50   SET 50 HZ TIME DELAY.
00249 21C5 FF 20DB        STX    TIME
00250                     *
00251 21C8 FE 210E        LDX    SINE71   SET 50 HZ SINE TABLE ADDRESS.
00252 21CB FF 20E0        STX    SINADR
00253                     *
00254 21CE FE 2128        LDX    MNP50    SET MINIMUM POWER FOR 50 HZ.
00255 21D1 FF 20F5        STX    MINPR
00256                     *
00257 21D4 FE 212A        LDX    MXP50    SET MAXIMUM POWER FOR 50 HZ.
00258 21D7 FF 20F7        STX    MAXPR
00259                     *
00260 21DA 7E 2269        JMP    PHASE1   GENERATE 50 HZ PULSE SEQUENCE
00261                     *
00262                     *
00263 21DD FE 2139 FIX60  LDX    PULS61   SET 60 HZ PULSE NUMBER.
00264 21E0 FF 20FA        STX    PULSNM
00265                     *
00266 21E3 B6 2111        LDA A  INTV61   SET BITS/INTVL FOR 60 HZ.
00267 21E6 B7 20E2        STA A  INTVL
00268                     *
00269 21E9 B6 2114        LDA A  HALF61   SET BITS/HALF-INTV FOR 60 HZ.
00270 21EC B7 20E3        STA A  HALFIN
00271                     *
00272 21EF B6 2135        LDA A  DLT60    SET FEEDBACK DELTA FOR 60 HZ.
00273 21F2 B7 20F9        STA A  DELTA
00274                     *
00275 21F5 FE 2106        LDX    TIME60   SET 60 HZ TIME DELAY.
00276 21F8 FF 20DB        STX    TIME
00277                     *
00278 21FB FE 210C        LDX    SINE61   SET 60 HZ SINE TABLE ADDRESS.
00279 21FE FF 20E0        STX    SINADR
00280                     *
00281 2201 FE 212C        LDX    MNP60    SET 60 HZ MINIMUM POWER FACTO
00282 2204 FF 20F5        STX    MINPR
00283                     *
00284 2207 FE 212E        LDX    MXP60    SET 60 HZ MAXIMUM POWER FACTO
00285 220A FF 20F7        STX    MAXPR
00286                     *
00287 220D 20 5A          BRA    PHASE1   GENERATE 60 HZ PULSE SEQUENCE
```

0

```
00289                    *
00290 220F FE 2137 FIX400 LDX     PULS9     SET PULSE NUMBER TO 9 FOR
00291 2212 FF 20FA        STX     PULSNM    400 HZ.
00292                    *
00293 2215 B6 2110        LDA A   INTV9     SET BITS/INTVL FOR 400 HZ.
00294 2218 B7 20E2        STA A   INTVL
00295                    *
00296 221B B6 2113        LDA A   HALF9     SET BITS/HALF-INTV FOR 400 HZ
00297 221E B7 20E3        STA A   HALFIN
00298                    *
00299 2221 B6 2136        LDA A   DLT400    SET FEEDBACK DELTA FOR 400 HZ
00300 2224 B7 20F9        STA A   DELTA
00301                    *
00302 2227 FE 211C        LDX     ROT2K1    SET 2K ROTATION FOR PHASE 1.
00303 222A FF 20E6        STX     ROTAT1
00304                    *
00305 222D FE 213D        LDX     TOT2K     BITS/CYCLE.
00306 2230 FF 2100        STX     TOTAL
00307                    *
00308 2233 FE 2143        LDX     HALF2K    BITS/HALF-CYCLE.
00309 2236 FF 2102        STX     HAFTOT
00310                    *
00311 2239 FE 211E        LDX     ROT2K2    SET 2K ROTATION FOR PHASE 2.
00312 223C FF 20E8        STX     ROTAT2
00313                    *
00314 223F FE 2120        LDX     ROT2K3    SET 2K ROTATION FOR PHASE 3.
00315 2242 FF 20EA        STX     ROTAT3
00316                    *
00317 2245 FE 2122        LDX     PWR2K     SET 400 HZ POWER FACTORS.
00318 2248 FF 20EF        STX     POWER1
00319 224B FF 20F1        STX     POWER2
00320 224E FF 20F3        STX     POWER3
00321                    *
00322 2251 FE 2108        LDX     TIM400    SET 400 HZ TIME DELAY.
00323 2254 FF 20DB        STX     TIME
00324                    *
00325 2257 FE 210A        LDX     SINE9     SET 400 HZ SINE TABLE ADDRESS
00326 225A FF 20E0        STX     SINADR
00327                    *
00328 225D FE 2130        LDX     MNP400    SET 400 HZ MIN POWER FACTOR.
00329 2260 FF 20F5        STX     MINPR
00330                    *
00331 2263 FE 2132        LDX     MXP400    SET 400 HZ MAX POWER FACTOR.
00332 2266 FF 20F7        STX     MAXPR
```

```
00334                    *
00335                    *    EXECUTIVE ROUTINE.  SEQUENTIAL PHASE UPDATE.
00336                    *
00337 2269 5F       PHASE1 CLR B              SELECT PHASE 1, MUX 1.
00338 226A FE 20EF         LDX     POWER1    GET PHASE 1 POWER FACTOR.
00339 226D FF 20D9         STX     TEMP      SAVE TEMPORARILY.
00340 2270 FE 20E6         LDX     ROTAT1    GET PHASE 1 ROTATION.
00341 2273 8D 2E           BSR     FEEDBK    CHECK PHASE 1 A/D VALUE.
00342                    *
00343 2275 FE 20ED         LDX     POWER     GET UPDATED POWER FACTOR.
00344 2278 FF 20EF         STX     POWER1    SAVE FOR NEXT PHASE 1 UPDATE.
00345                    *
00346 227B C6 01    PHASE2 LDA B   #$1        SELECT PHASE 2, MUX 2.
00347 227D FE 20F1         LDX     POWER2    GET PHASE 2 POWER FACTOR.
00348 2280 FF 20D9         STX     TEMP      SAVE TEMPORARILY.
00349 2283 FE 20E8         LDX     ROTAT2    GET PHASE 2 ROTATION.
00350 2286 8D 1B           BSR     FEEDBK    CHECK PHASE 2 A/D VALUE.
00351                    *
00352 2288 FE 20ED         LDX     POWER     GET UPDATED POWER FACTOR.
00353 228B FF 20F1         STX     POWER2    SAVE FOR NEXT PHASE 2 UPDATE.
00354                    *
00355 228E C6 02    PHASE3 LDA B   #$2        SELECT PHASE 3, MUX 3.
00356 2290 FE 20F3         LDX     POWER3    GET PHASE 3 POWER FACTOR.
00357 2293 FF 20D9         STX     TEMP      SAVE TEMPORARILY.
00358 2296 FE 20EA         LDX     ROTAT3    GET PHASE 3 ROTATION.
00359 2299 8D 08           BSR     FEEDBK    CHECK PHASE 3 A/D VALUE.
00360                    *
00361 229B FE 20ED         LDX     POWER     GET UPDATED POWER FACTOR.
00362 229E FF 20F3         STX     POWER3    SAVE FOR NEXT PHASE 3 UPDATE.
00363                    *
00364 22A1 20 C6           BRA     PHASE1    CYCLE THRU PHASES AGAIN.
```

```
00366                    *
00367                    *    FEEDBACK CONTROL ROUTINE.
00368                    *
00369 22A3 86 FC   FEEDBK LDA A  #$FC      SELECT A PHASE BUFFER AND MUX
00370 22A5 B4 4002        AND A  PIA1BD
00371 22A8 1B             ABA
00372 22A9 B7 4002        STA A  PIA1BD
00373                    *
00374 22AC FF 20E4        STX    ROTATE    SET ROTATION FOR PHASE OFFSET
00375                    *
00376 22AF B6 4000 CONVRT LDA A  PIA1AD    CLEAR THE INTERUPT FLAG BIT.
00377                    *
00378 22B2 86 3E          LDA A  #$3E       A POSITIVE TRANSITION ON
00379 22B4 B7 4001        STA A  PIA1AC     CA2 STARTS THE A/D CONVERSION
00380 22B7 86 36          LDA A  #$36       RESET CA2.
00381 22B9 B7 4001        STA A  PIA1AC
00382                    *
00383 22BC B6 4001 EOC    LDA A  PIA1AC     WAIT FOR END OF CONVERSION.
00384 22BF 2A FB          BPL    EOC        CA1 IS USED FOR EOC INPUT.
00385                    *
00386                    *    SNAPSHOT ROUTINE.
00387                    *
00388 22C1 FE 20D6        LDX    SNPSHT     SNAPSHOT MEMORY POINTER.
00389                    *
00390 22C4 B6 20D9        LDA A  TEMP       OBTAIN THE POWER FACTOR FOR
00391 22C7 36             PSH A             SAVE A TEMPORARILY.
00392 22C8 F6 20DA        LDA B  TEMP+1     THE PHASE BEING UPDATED.
00393 22CB A7 00          STA A  0,X        STORE THE CURRENT POWER
00394 22CD 09             DEX               FACTOR IN SNAPSHOT MEMORY.
00395 22CE E7 00          STA B  0,X        (BOTH BYTES).
00396 22D0 09             DEX
00397                    *
00398 22D1 B6 4000        LDA A  PIA1AD     GET THE A/D VALUE.
00399 22D4 A7 00          STA A  0,X        STORE IT IN SNAPSHOT MEMORY.
00400 22D6 09             DEX               DECREMENT MEMORY POINTER.
00401                    *
00402 22D7 FF 20D6        STX    SNPSHT     SAVE SNAPSHOT POINTER.
00403 22DA 7A 20D8        DEC    COUNTR     COUNT THE SNAPSHOT ENTRY.
00404                    *
00405 22DD 27 42          BEQ    STOP       SWI IF SNAPSHOT IS FINISHED.
```

```
00407                    *
00408                    *    FEEDBACK ALGORITHM (16 BIT VERSION).
00409                    *
00410 22DF B1 2127 UPDATE CMP A  CNTMAX   IS A/D VALUE > CNTVL VALUE?
00411 22E2 22 19          BHI    DECRMT   IF >, DECREMENT POWER FACTOR.
00412                    *
00413 22E4 B1 2126        CMP A  CNTMIN   A/D > CONTROL MINIMUM?
00414 22E7 22 36          BHI    RETN1    IF SO, A/D WITHIN DEADBAND.
00415                    *
00416 22E9 32       INCRMT PUL A           RESTORE A REG.
00417 22EA B1 20F7        CMP A  MAXPR     IS POWER ALREADY > MAXPR?
00418 22ED 22 31          BHI    RETURN   TEST MSB OF PWR VS. MAXPR MSB
00419 22EF 26 05          BNE    PWRUP
00420 22F1 F1 20F8        CMP B  MAXPR+1
00421 22F4 22 2A          BHI    RETURN   TEST LSB OF PWR VS. MAXPR LSB
00422 22F6 FB 20F9 PWRUP  ADD B  DELTA     ADD VARIABLE POWER INCREMENT.
00423 22F9 89 00          ADC A  #$0
00424 22FB 20 12          BRA    FIXPR    POWER FACTOR INCREASED.
00425                    *
00426 22FD 32       DECRMT PUL A           RESTORE A REG.
00427 22FE B1 20F5        CMP A  MINPR     IS POWER ALREADY < MINPR.
00428 2301 2D 1D          BLT    RETURN   PWR VALUE MSB < MINPR MSB?
00429 2303 26 05          BNE    PWRDWN
00430 2305 F1 20F6        CMP B  MINPR+1
00431 2308 2D 16          BLT    RETURN   PWR VALUE LSB < MINPR LSB?
00432 230A F0 20F9 PWRDWN SUB B  DELTA     SUB VARIABLE POWER INCREMENT.
00433 230D 82 00          SBC A  #$0
00434                    *
00435 230F B7 20ED FIXPR  STA A  POWER     UPDATE PULSE PROGRAM POWER
00436 2312 F7 20EE        STA B  POWER+1   FACTOR.
00437                    *
00438 2315 8D 0B          BSR    PULSE    CALCULATE NEW PULSE SEQUENCE.
00439                    *
00440 2317 FE 20DB        LDX    TIME     TIME IS THE DELAY VARIABLE.
00441 231A 09       DELAY DEX
00442 231B 26 FD          BNE    DELAY
00443                    *
00444 231D 20 01          BRA    RETURN
00445 231F 32       RETN1 PUL A            ADJUST STACK.
00446 2320 39       RETURN RTS             RETURN TO EXEC SCAN LOOP.
00447                    *
00448 2321 3F       STOP  SWI              INTERUPT IN SNAPSHOT IS FULL.
```

```
00450                    *
00451                    *
00452                    *  CALCULATION OF PULSE DATA BEGINS HERE.
00453                    *
00454 2322 7F 20FC PULSE  CLR     ACTUAL    CLEAR LOCATIONS USED DURING
00455 2325 7F 20FD        CLR     ACTUAL+1  ROUND-OFF ERROR CORRECTION.
00456                    *
00457 2328 CE 20ED        LDX     #POWER    CALCULATE CURRENT POWER FACTO
00458 232B B6 2141        LDA A   PRBIAS
00459 232E F6 2142        LDA B   PRBIAS+1  GET POWER CONVERSION FACTOR.
00460                    *
00461 2331 BD 2457        JSR     DIV16     CALCULATE POWER PER PULSE
00462                    *                   INTERVAL.
00463 2334 B7 20DE        STA A   PRFACT
00464 2337 F7 20DF        STA B   PRFACT+1  SAVE INTERMEDIATE RESULT.
00465                    *
00466 233A FE 20FA        LDX     PULSNM
00467 233D 09             DEX               MULTIPLY THE BIASED POWER
00468 233E FB 20DF LOOP1  ADD B   PRFACT+1  FACTOR BY THE DESIRED
00469 2341 B9 20DE        ADC A   PRFACT    NUMBER OF PULSES PER HALF-
00470 2344 09             DEX               CYCLE.
00471 2345 26 F7          BNE     LOOP1
00472                    *
00473 2347 B7 20DE        STA A   PRFACT    STORE CONVERTED POWER FACTOR.
00474 234A F7 20DF        STA B   PRFACT+1
00475                    *
00476 234D FE 20E0        LDX     SINADR    INITIALIZE SINE DATA POINTER.
00477 2350 FF 20FE        STX     PULSX
```

```
00479                    *
00480                    *   COMPUTE DATA FOR THE ON AND OFF TABLES.
00481                    *
00482 2353 BD 2443              JSR     TABLE     INITIALIZE ON AND OFF TABLE
00483 2356 20 06                BRA     BEGIN     POINTERS.
00484                    *
00485 2358 7C 20FF LOOP2  INC     PULSX+1   NEXT SINE TABLE ADDRESS.
00486 235B 7C 20FF        INC     PULSX+1   WATCH FOR BYTE BOUNDARY!
00487                    *
00488 235E BD 2407 BEGIN  JSR     STORE     CALCULATE AND STORE ON AND
00489                    *                   OFF INTERVALS.
00490 2361 7A 20DD        DEC     N         COUNT THE TABLE ENTRY.
00491 2364 26 F2          BNE     LOOP2     FINISH THE QUARTER CYCLE.
00492                    *
00493 2366 86 FF          LDA A   #$FF      PUT MAXPOS INTO A & B TO
00494 2368 C6 FF          LDA B   #$FF      COMPUTE THE CENTER ON INTERVA
00495                    *
00496 236A BD 240E              JSR     STORE1    COMPUTE CENTER ON INTERVAL.
00497                    *
00498                    *   CORRECT FOR ROUND-OFF ERROR.  FIND THE DIFFERENC
00499                    * BETWEEN THE DESIRED NUMBER OF BITS PER HALF-CYCLE
00500                    * AND THE SUM OF THE UNCORRECTED ON AND OFF TABLE
00501                    * VALUES.
00502                    *
00503 236D B6 20FC              LDA A   ACTUAL    OBTAIN THE UNCORRECTED DATA.
00504 2370 F6 20FD              LDA B   ACTUAL+1
00505                    *
00506 2373 E0 00                SUB B   0,X       CORRECT THE ACTUAL ON AND
00507 2375 82 00                SBC A   #$0       OFF BIT COUNT FOR THE EXTRA
00508 2377 E0 00                SUB B   0,X       ON AND OFF INTERVALS ADDED
00509 2379 82 00                SBC A   #$0       BY THE LAST CALL TO THE
00510                    *                   STORE ROUTINE.  XR CONT'S OFF
00511 237B FE 20D2              LDX     ON
00512 237E E0 00                SUB B   0,X       CORRECT FOR EXTRA ON INTERVAL
00513 2380 82 00                SBC A   #$0
```

```
00515                    *
00516                    *   CALCULATE THE DIFFERENCE BETWEEN THE DESIRED
00517                    * NUMBER OF BITS PER HALF-CYCLE AND THE ACTUAL
00518                    * COUNT.
00519                    *
00520 2382 F0 2103              SUB B  HAFTOT+1 THE RESULT WILL BE A NEGATIVE
00521 2385 B2 2102              SBC A  HAFTOT   NUMBER OF SMALL MAGNITUDE.
00522                    *
00523                    *   MAKE THE ACTUAL BIT COUNT EQUAL THE DESIRED
00524                    * BIT COUNT BY ADDING BITS TO THE ON INTERVAL
00525                    * OF PULSES, STARTING WITH THE OUTSIDE PULSE
00526                    * INTERVALS.
00527 2388 C5 01                BIT B  #$1      IS CORRECTION FACTOR EVEN
00528                    *                       OR ODD?
00529 238A 27 03                BEQ    MORE     IF EVEN, SKIP CENTER PULSE.
00530                    *
00531 238C 6C 00                INC    0,X      ADD 1 TO THE CENTER PULSE.
00532 238E 5C                   INC B           CORRECT ERROR DIFFERENCE.
00533                    *
00534 238F 37           MORE    PSH B
00535 2390 BD 2443              JSR    TABLE    START AT OUTER PULSES.
00536 2393 33                   PUL B
00537                    *
00538 2394 5D           LOOP3   TST B           IS CORRECTION FACTOR ZERO?
00539 2395 27 12                BEQ    LOAD     IF SO, LOAD DRIVER RAM.
00540                    *
00541 2397 FE 20D2              LDX    ON
00542 239A 6C 01                INC    1,X      ADD 1 TO AN ON INTERVAL.
00543                    *
00544 239C 5C                   INC B           SUBTRACT ONE FOR EACH SIDE
00545 239D 5C                   INC B           FROM THE ERROR DIFFERENCE.
00546                    *
00547 239E 7C 20D3              INC    ON+1     GO TO NEXT PULSE INTERVAL.
00548                    *
00549 23A1 7A 20DD              DEC    N        DECREMENT PULSE COUNT.
00550                    *
00551 23A4 26 EE                BNE    LOOP3    STEP THRU PULSES IN A HALF-
00552                    *                       CYCLE.
00553 23A6 5D                   TST B           TEST THE ERROR COUNT.
00554 23A7 26 E6                BNE    MORE     IF THE ERROR COUNT WAS
00555                    *                       GREATER THAN THE # OF PULSES
00556                    *                       PER HALF-CYCLE, START ADDING
00557                    *                       BITS AT THE OUTSIDE INTERVALS
```

```
00559                    *
00560                    *    LOAD THE DRIVER RAM.
00561                    *
00562 23A9 BD 2443 LOAD   JSR    TABLE     INITIALIZE THE TABLE POINTERS
00563                    *
00564 23AC 7C 20DD        INC    N         INCREASE N TO INCLUDE THE
00565                    *                 CENTER PULSE.
00566 23AF 20 06          BRA    LOOP4     ENTER LOAD LOOP.
00567                    *
00568 23B1 7C 20D3 TOP1   INC    ON+1      GO TO THE NEXT PULSE INTERVAL
00569 23B4 7C 20D5        INC    OFF+1
00570                    *
00571 23B7 8D 26   LOOP4  BSR    Z1Z       STORE A PULSE INTERVAL'S
00572                    *                 DATA.
00573 23B9 7A 20DD        DEC    N         COUNT THE INTERVAL.
00574 23BC 26 F3          BNE    TOP1      LOAD UPTO THE CENTER PULSE.
00575                    *
00576 23BE 7A 20D3        DEC    ON+1      BACK UP ONE FROM THE CENTER
00577 23C1 7A 20D5        DEC    OFF+1     PULSE.
00578                    *
00579 23C4 BD 244F        JSR    COUNT     RESET THE PULSE COUNT.
00580 23C7 20 06          BRA    LOOP5     LOAD THE 2ND QUARTER CYCLE.
00581                    *
00582 23C9 7A 20D3 TOP2   DEC    ON+1      GO TO THE NEXT PULSE INTERVAL
00583 23CC 7A 20D5        DEC    OFF+1
00584                    *
00585 23CF 8D 0E   LOOP5  BSR    Z1Z       STORE INTERVAL PULSE DATA.
00586 23D1 7A 20DD        DEC    N         COUNT THE PULSE INTERVAL.
00587 23D4 26 F3          BNE    TOP2      LOAD UNTIL THE OUTSIDE PULSE.
00588                    *
00589                    *    SWITCH DRIVER RAM BUFFERS FOR THE PHASE
00590                    *  CURRENTLY BEING UPDATED.
00591                    *
00592 23D6 B6 4002 SWITCH LDA A  PIA1BD
00593 23D9 88 04          EOR A  #$4       TOGGLE BIT 2 TO SWITCH BUFFER
00594 23DB B7 4002        STA A  PIA1BD
00595                    *
00596 23DE 39             RTS              FINISHED CURRENT UPDATE.
```

```
00598                    *
00599                    *
00600                    *       SUBROUTINES.
00601                    *
00602                    *
00603 23DF 4F            Z1Z     CLR A               PUT A ZERO IN ACCUM. A.
00604                    *
00605 23E0 FE 20D4               LDX     OFF
00606 23E3 8D 0B                 BSR     LDRAM       LOAD AN OFF INTERVAL (ZERO'S)
00607                    *
00608 23E5 86 01                 LDA A   #$1
00609 23E7 FE 20D2               LDX     ON          LOAD AN ON INTERVAL (ONE'S).
00610 23EA 8D 04                 BSR     LDRAM
00611                    *
00612 23EC 4F                    CLR A
00613 23ED FE 20D4               LDX     OFF         LOAD AN OFF INTERVAL (ZERO'S)
00614                    *
00615 23F0 E6 01         LDRAM   LDA B   1,X         OBTAIN BIT COUNT TO BE LOADED
00616 23F2 FE 20E4               LDX     ROTATE      GET DRIVER RAM POINTER.
00617                    *
00618 23F5 A7 00         LOOP6   STA A   0,X         STORE A BIT.
00619 23F7 8C 0000               CPX     #$0         IS THE POINTER AT ZERO?
00620 23FA 26 03                 BNE     TESTB
00621                    *
00622 23FC FE 2100               LDX     TOTAL       FOLD AROUND DRIVER RAM ADDR.
00623                    *
00624 23FF 09            TESTB   DEX                 DECREMENT POINTER.
00625 2400 5A                    DEC B               COUNT THE LOADED BIT.
00626 2401 26 F2                 BNE     LOOP6       LOAD MORE BITS.
00627                    *
00628 2403 FF 20E4               STX     ROTATE      SAVE DRIVER RAM POINTER
00629 2406 39                    RTS                 FOR NEXT PULSE INTERVAL.
```

```
00631                    *
00632                    *    THIS SUBROUTINE CALCULATES AND STORES THE ON AND
00633                    * OFF INTERVALS FOR EACH PULSE INTERVAL PREPARING
00634                    * FOR LOADING THE PULSE BIT PATTERN.
00635                    *
00636 2407 FE 20FE STORE  LDX     PULSX     GET THE PULSE DATA ADDRESS.
00637                    *
00638 240A A6 00           LDA A  0,X
00639 240C E6 01           LDA B  1,X       GET A SINE TABLE VALUE.
00640                    *
00641 240E 7C 20D3 STORE1  INC     ON+1
00642 2411 7C 20D5         INC     OFF+1     INCREMENT ON AND OFF POINTERS
00643                    *
00644 2414 CE 20DE         LDX     #PREACT   GET THE CURRENT POWER FACTOR.
00645 2417 BD 2457         JSR     DIV16     CALCULATE ON INTERVAL.
00646 241A FB 20E3         ADD B   HALFIN    ADD 1/2 OF BITS PER INTERVAL.
00647                    *
00648 241D FE 20D2         LDX     ON        GET ON TABLE POINTER.
00649 2420 E7 00           STA B   0,X       STORE ON INTERVAL.
00650                    *
>00651 2422 58             ~~ASL B~~ BSR ACCUM
-00652 2423 8D 0D          BSR     ACCUM     ADD 2X ON INTERVAL TO ERROR
00653                    *                    SUM.
>00654 2425 57             ~~ASR B~~         DIVIDE ON INTVL BY 2.
00655 2426 50              NEG B             2'S COMP. THE ON INTERVAL.
00656 2427 FB 20E2         ADD B   INTVL     ADD THE NUMBER OF BITS/INTVL.
00657 242A 57              ASR B             DIVIDE BY 2 TO GET OFF INTVL.
00658                    *
00659 242B FE 20D4         LDX     OFF
00660 242E E7 00           STA B   0,X       STORE THE OFF INTERVAL.
00661                    *
00662 2430 58              ASL B             MULTIPLY OFF INTVL BY 4.
00663 2431 58              ASL B
00664                    *
00665 2432 36          ACCUM  PSH A
00666 2433 37              PSH B
00667 2434 FB 20FD         ADD B   ACTUAL+1  ACCUMULATE THE ACTUAL BITS
00668 2437 B9 20FC         ADC A   ACTUAL    CALCULATED PER PULSE INTERVAL
00669 243A B7 20FC         STA A   ACTUAL
00670 243D F7 20FD         STA B   ACTUAL+1
00671 2440 33              PUL B
00672 2441 32              PUL A
00673 2442 39              RTS
00674                    *
00675                    *
00676 2443 CE 20AD TABLE   LDX     #OFFTAB-1  INITIALIZE OFF TABLE POINTE
00677 2446 FF 20D4         STX     OFF
00678 2449 CE 2089         LDX     #ONTAB-1  INITIALIZE ON TABLE POINTER.
00679 244C FF 20D2         STX     ON
00680                    *
00681 244F F6 20FB COUNT   LDA B   PULSNM+1  GET THE CURRENT PULSE NUMBER.
00682 2452 57              ASR B             DIVIDE BY 2.
00683 2453 F7 20DD         STA B   N         STORE PULSES/HALF-CYCLE.
00684 2456 39              RTS               (NOT INCLUDING CENTER PULSE).
```

```
00686                    * 16 BIT UNSIGNED DIVIDE (16 BIT RESULT).
00687                    * A,B DIVIDED BY (X), (X+1).
00688                    * RESULT IN A,B.  (X), (X+1) UNCHANGED.
00689                    *
00690 2457 37           DIV16  PSH B            DIVIDEND TO STACK.
00691 2458 36                  PSH A
00692 2459 A6 00               LDA A  X
00693 245B E6 01               LDA B  1,X
00694 245D 37                  PSH B            DIVISOR TO STACK.
00695 245E 36                  PSH A
00696 245F 34                  DES              LEAVE ROOM FOR COUNT.
00697 2460 30                  TSX              (X) POINTER TO STACKED DATA.
00698 2461 86 01               LDA A  #1
00699 2463 6D 01               TST    1,X
00700 2465 2B 0B               BMI    DIV153
00701 2467 4C           DIV151 INC A
00702 2468 68 02               ASL    2,X
00703 246A 69 01               ROL    1,X
00704 246C 2B 04               BMI    DIV153
00705 246E 81 11               CMP A  #17
00706 2470 26 F5               BNE    DIV151
00707 2472 A7 00        DIV153 STA A  0,X
00708 2474 A6 03               LDA A  3,X
00709 2476 E6 04               LDA B  4,X
00710 2478 6F 03               CLR    3,X
00711 247A 6F 04               CLR    4,X
00712                    *
00713 247C E0 02        DIV163 SUB B  2,X
00714 247E A2 01               SBC A  1,X
00715 2480 24 07               BCC    DIV165   DIVISOR STILL OK.
00716 2482 EB 02               ADD B  2,X      DIVISOR TOO LARGE.
00717 2484 A9 01               ADC A  1,X      RESTORE.
00718 2486 0C                  CLC
00719 2487 20 01               BRA    DIV167
00720 2489 0D           DIV165 SEC
00721 248A 69 04        DIV167 ROL    4,X
00722 248C 69 03               ROL    3,X
00723 248E 64 01               LSR    1,X      ADJUST DIVISOR.
00724 2490 66 02               ROR    2,X
00725 2492 6A 00               DEC    0,X
00726 2494 26 E6               BNE    DIV163
00727                    *
00728 2496 31                  INS
00729 2497 31                  INS
00730 2498 31                  INS
00731 2499 32                  PUL A
00732 249A 33                  PUL B
00733 249B 39                  RTS
00734                          END

TOTAL ERRORS 00000
```


M6800 ASSEMBLER VERSION 1.2
ENTER PASS : 1P,1S,2P,2L,2T

3.2.8 MATHEMATICAL ANALYSIS

3.2.8.1 REQUIREMENTS



Referencing the above circuit requirements are:

1. V_{DC} cannot exceed $200V_{DC}$
2. The real voltage drop V_A peak across the inductors cannot exceed 22 volts with all other voltage drop equal to 2 volts.
3. The output power is 5000 watts into a resistive load and 6250 VA a complex load.
4. Operating frequency of 50, 60 and 400 Hz.
5. Output voltage nominally of 120 volts RMS.
6. The minimum value of the inductor shall be large enough to limit the di/dt to 10 A/microsecond during a short circuit condition.

3.2.8.2 CALCULATIONS

From the above requirements, the output current into a pure resistive load ($Z_L = R_L$)

$$I_B = \frac{P_B}{V_B} = 41.67 \text{ A RMS} \quad (4)$$

and the magnitude of the current for a complex load which causes a 0.8 lagging power factor is

$$I_B = \frac{P_{B\ (complex)}}{V_B} = 52.08 \text{ A RMS} \quad (5)$$

if the load is



then $I_{BR} = I_B\ (Real) = 41.67 \text{ A RMS}$

$$I_{BL} = \sqrt{I_B^2 - I_{BR}^2} \quad (6)$$

$$I_{BL} = 31.25 \text{ A RMS}$$

$$R_{Load} = \frac{V_o^2}{P_o} = 2.88 \text{ ohms} \quad (7)$$

To find the inductance needed to cause a 0.8 lagging power factor first determine X_L

$$X_L = wL_A = \frac{V_B}{I_{BL}} = 3.84 \qquad (8)$$

Thus at 60Hz L_{out} = 10.185 millihenrys

at 50Hz L_{out} = 12.223 millihenrys

at 400Hz L_{out} = 1.527 millihenrys

As mentioned above in the requirements section the real voltage drop across inductor L_A and L_B must be less than 22 volts when the output voltage is 105% of rated voltage. At the same time the inductor must be large enough to limit the di/dt rise to 10 A/microseconds.

If it is assumed that all of the drop associated with the resistive load current is real then the maximum value of the total inductance can be found

$$X_{L_S} = X_{L_A} + X_{L_B} = \frac{\Delta V_A}{I_A \sqrt{2}} = .3734 \qquad (9)$$

Thus: $L_{max} = \frac{X_{L_S}}{w}$ where $w = 2\pi f$

at 50Hz Lmax = 1.188 millihenrys

at 60Hz Lmax = 990 microhenrys

at 400 Hz Lmax = 148 microhenrys

If indeed X_{L_S} is complex, its real part may be substantially less than 0.3734 ohms and the series inductance can be somewhat higher than the calculated 148 microhenrys.

The minimum value of the inductance is found using ampere's low.

$$\Delta e = L \frac{\Delta i}{\Delta t} \qquad (10)$$

to drive

$$L_{min} = V_{DC} \frac{\Delta t}{\Delta i} \quad \text{if} \quad \frac{\Delta i}{\Delta t} = 10 \text{ A/microsecond} \qquad (11)$$

$$\text{then:} \quad \frac{\Delta t}{\Delta i} = \frac{1}{10} \times 10^{-6}$$

$$\text{and} \quad L_{min} = 200 \left(\frac{1}{10} \times 10^{-6}\right)$$

$$= 20 \text{ microhenrys}$$

For total size, weight and further reduction of $\frac{\Delta i}{\Delta t}$ a value of 50 microhenrys will be considered as the minimum series inductance value.

Now lets look at the input, output and transfer impedance.

First, the impedancies are calculated for a single section low pass filter. The simplified equivalent circuit is shown below:



$$V_{g1} = I_{g_1}\left(R_{g1} + SL_{P1} + \frac{1}{C_{P_1}S}\right) - \frac{1}{C_{P1}S} I_{g2} \qquad (12)$$

$$o = -\frac{1}{C_{P1}S} I_{g1} + \left(\frac{1}{C_{P_1}S} + Z_{L_1}\right) I_{g2} \qquad (13)$$

$$I_{g2} = \frac{I_{g1}}{1+Z_{L1} C_{P_1}S}$$

$$Z_{11} = \frac{V_{g1}}{I_{g1}} = L_{P1} C_{P1} Z_{L1} \left[\frac{S^2 + \left(\frac{L_{P1}+R_{g1}Z_{L1}C_{P1}}{L_{P1}C_{P1}Z_{L1}}\right) S + \frac{Z_{L1}+R_{g1}}{L_{P1}C_{P1}Z_{L1}}}{1 + Z_{L1}C_{P1}S} \right] \qquad (14)$$

Where Z_{11} is input impedance

Next the transfer impedance is found:

First, the output voltage is

$$V_{go} = I_{g2} Z_L$$

yielding

$$\frac{V_{go}}{V_{g1}} = \frac{1}{L_{P1}C_{P1}\left[S^2 + \left(\frac{L_{P1}+R_{g1}Z_{L1}C_{P1}}{L_{P1}C_{P1}Z_{L1}}\right) + \frac{Z_{L1}+R_{g1}}{L_{P1}C_{P1}Z_{L1}}\right]} \quad (15)$$

The output impedance Z_{22} is now the parallel

Combination of



Solving yields

$$Z \text{ out} = \frac{\left(S + \frac{R_{g1}}{L_{P1}}\right)}{C_{P1}\left[S^2 + \frac{L_{P1} + Z_{L1}C_{P1}R_{g1}}{Z_{L1}C_{P1}L_{P1}} + \frac{Z_{L1}+R_{g1}}{Z_{L1}+C_{P1}L_{P1}}\right]} \quad (16)$$

Next we need to determine the value of the capacitor C_{P1}. The value of the capacitor is easily determined at the corner frequency. Here it is assumed that the corner frequency is 1200 hertz (the third harmonic of the 400 Hz operating frequency).

At the corner frequency the magnitudes of the impedance of the series elements and the parallel elements (shown below) must be the same. That is $Z_1 = Z_2$.



Thus the magnitude of the admittance must be the same.

Hence:

$$Y_1 = \frac{1}{R_g + jwL} = \frac{R_g - jwL}{R_g^2 + w^2L^2} \qquad (17)$$

$$|Y_1| = \left[\left(\frac{R_g}{R_g^2 + w^2L^2} \right)^2 - \left(\frac{wL}{R_g^2 + w^2L^2} \right)^2 \right]^{1/2} \qquad (18)$$

and

$$Y_2 = \frac{1}{R_L} + jwC \tag{19}$$

$$|Y_2| = \left[\left(\frac{1}{R_L}\right)^2 - w^2C^2 \right]^{1/2} \tag{20}$$

Setting $|Y_1| = |Y_2|$ we get

$$\left(\frac{R_g}{R_g^2+w^2L^2}\right)^2 - \left(\frac{wL}{R_g^2+w^2L^2}\right)^2 = \left(\frac{1}{R_L}\right)^2 - w^2C^2$$

or

$$w^2C^2 = \left(\frac{1}{R_L}\right)^2 - \frac{R_g^2 - w^2L^2}{(R_g^2+w^2L^2)^2}$$

$$C = \frac{1}{w}\left[\left(\frac{1}{R_L}\right)^2 - \frac{R_g^2 - w^2L^2}{(R_g^2+w^2C^2)^2} \right]^{1/2} \tag{21}$$

As a check on the equation if R_1 is very large then $\left(\frac{1}{R_L}\right)^2$ is very small and if R_g is very small R_g^2 will be even smaller and we are left with

$$C = \frac{1}{w^2L} \tag{22}$$

Note here that we only considered a resistive load. The equation becomes somewhat more complicated when a complex load is considered. The effects of other loads are being analyzed and will be presented as a supplement to this status report.

When the output is pure resistive the capacitance needed to provide a 1200 Hz corner frequency is 321 microfarads.

This value was determined using an R_g source resistance value of 0.1 ohms, an inductor value of 50 microhenrys and a load resistance of 2.88 ohms. When a 100 microhenry inductor is used the required capacitor value is 179 microfarads, and for 150 microhenrys the capacitance is 116 microfarads.

Under no load and a 50 microhenry inductor the capacitance value is 351 microfarads.

Pulse data needed for the fourier expression:

1. Pulse width
2. Center of the pulse (relative time within a cycle).

Generalized expressions:

1. Pulse width f = frequency (hz.). $\frac{1}{4}$ = T = Period.

$$\text{Width of } M^{th} \text{ pulse} = \left(\int_{\theta = 360° - \left(\frac{N-M+1}{N}\right) 360°}^{\theta = 360° - \left(\frac{N-M}{N}\right) 360°} \text{SIN } \theta \, d\theta \right) \frac{T}{2} \qquad (23)$$

N = Number of pulses per half-cycle

M = Current pulse (Program Variable)

2. Pulse center

$$\text{Pulse center location} = T - \left(\frac{N-M}{N}\right) T - \frac{1}{2N} (T) = C$$

3. For pulse width modulation and biasing.

$$\text{Width of } M^{th} \text{ pulse} = \frac{P}{W} \int_{\theta = 360° - \left(\frac{N-M+1}{N}\right) 360°}^{\theta = 360° - \left(\frac{N-M}{N}\right) 360°} \left(\frac{\text{SIN } \theta \, d\theta}{2} \right) \frac{T}{2} + b \qquad (23)$$

P = Power factor

w = Bias divisor

b = Bias factor

$$F_{(jw)} = \sum_{M=1}^{M} V_o \, (-1)^{\left(\frac{M-1}{N}\right)} \, \gamma \, \frac{\text{SIN } 1/2 \; w\gamma}{1/2 \; w\gamma} \; e^{-jw(c)} \qquad (24)$$

Where $\gamma = \frac{P}{w} \int_{\theta = 360° - \left(\frac{N-M+1}{N}\right) 360°}^{\theta = 360° - \left(\frac{N-M}{N}\right) 360°} (\text{SIN } \theta \; d\theta) \; \frac{T}{4} + b$

And $C = T - \left(\frac{N-M}{N}\right) T - \frac{1}{2N} (T)$

An interpretation of this data is given in Figure 3.2.8-1



FIGURE 3.2.8-1 INTERPRETATION OF FORNIER EQUATION

3.2.8.3 COMPUTER ANALYSIS

A computer analysis of the final filter design is presented in the following section. This analysis was performed on a UNIVAC computer.

GAIN = 1.360500+06

NUMERATOR COEFFICIENTS - IN ASCENDING POWERS OF S

2.361000+09 0.000000 1.000000+00

NUMERATOR ROOTS ARE

REAL PART	IMAG. PART
0.000000	-4.859540+04
0.000000	4.859549+04

DENOMINATOR COEFFICIENTS - IN ASCENDING POWERS OF S

3.239500+15 3.262100+10 1.827700+08 2.905700+02 1.000000+00

DENOMINATOR ROOTS ARE

REAL PART	IMAG. PART
-5.141573+01	-1.276153+04
-5.141573+01	1.276153+04
-9.387127+01	-4.458939+03
-9.387127+01	4.458939+03



RADIAN FREQ.	REAL PART	IMAGINARY PART	MAGNITUDE	MAG. DB	PHASE (RAD)	PHASE (DEG)
1.000000+02	1.000513+00	-1.007972-03	1.000514+00	.004	-1.007455-03	-5.772292-02
1.000749+02	1.000590+00	-1.075406-03	1.000591+00	.005	-1.074771-03	-6.157989-02
1.157953+02	1.000678+00	-1.147375-03	1.000679+00	.006	-1.146597-03	-6.569517-02
1.213910+02	1.000778+00	-1.224187-03	1.000779+00	.007	-1.223234-03	-7.008618-02
1.294937+02	1.000892+00	-1.306174-03	1.000893+00	.008	-1.305010-03	-7.477157-02
1.381374+02	1.001021+00	-1.393693-03	1.001022+00	.009	-1.392270-03	-7.977125-02
1.473577+02	1.001169+00	-1.487126-03	1.001170+00	.010	-1.485389-03	-8.510652-02
1.571936+02	1.001337+00	-1.586882-03	1.001339+00	.012	-1.584762-03	-9.080020-02
1.676861+02	1.001528+00	-1.693402-03	1.001529+00	.013	-1.690817-03	-9.687670-02
1.788769+02	1.001745+00	-1.807160-03	1.001747+00	.015	-1.804009-03	-1.033622-01
1.908189+02	1.001993+00	-1.928667-03	1.001995+00	.017	-1.924829-03	-1.102846-01
2.035558+02	1.002275+00	-2.058474-03	1.002277+00	.020	-2.053790-03	-1.176741-01
2.171429+02	1.002596+00	-2.197176-03	1.002598+00	.023	-2.191484-03	-1.255628-01
2.316369+02	1.002961+00	-2.345415-03	1.002964+00	.026	-2.338466-03	-1.339855-01
2.470983+02	1.003377+00	-2.503990-03	1.003380+00	.029	-2.495457-03	-1.429792-01
2.635918+02	1.003851+00	-2.673356-03	1.003855+00	.033	-2.663094-03	-1.525841-01
2.811862+02	1.004391+00	-2.854638-03	1.004395+00	.038	-2.842150-03	-1.628433-01
2.999551+02	1.005006+00	-3.048632-03	1.005011+00	.043	-3.033438-03	-1.738032-01
3.199767+02	1.005707+00	-3.256321-03	1.005712+00	.049	-3.237833-03	-1.855142-01
3.413347+02	1.006505+00	-3.478781-03	1.006511+00	.056	-3.456284-03	-1.980306-01
3.641184+02	1.007415+00	-3.717196-03	1.007422+00	.064	-3.689820-03	-2.114112-01
3.884220+02	1.008456+00	-3.972873-03	1.008460+00	.073	-3.939555-03	-2.257200-01
4.143495+02	1.009635+00	-4.247261-03	1.009643+00	.083	-4.206706-03	-2.410266-01
4.420060+02	1.010983+00	-4.541971-03	1.010994+00	.095	-4.492596-03	-2.574069-01

AD-A035 815 MOTOROLA INC PHOENIX ARIZ SEMICONDUCTOR PRODUCTS DIV F/G 10/2
DEVELOPMENT OF AN INTEGRATED POWER MODULE INVERTER.(U)
OCT 76 DAAK02-75-C-0101

UNCLASSIFIED NL

2 OF 2
ADA035815



END

DATE
FILMED
3-77

4.715102+02	1.012522+00	-4.858803-03	1.012534+00	.108	-4.798675-03	-2.749439-01
5.029829+02	1.014279+00	-5.199779-03	1.014292+00	.123	-5.126534-03	-2.937289-01
5.365564+02	1.016284+00	-5.567182-03	1.016299+00	.140	-5.477923-03	-3.138620-01
5.725708+02	1.018575+00	-5.963597-03	1.018592+00	.160	-5.854776-03	-3.354541-01
6.105758+02	1.021193+00	-6.391979-03	1.021213+00	.182	-6.259241-03	-3.586282-01
6.513310+02	1.024188+00	-6.855716-03	1.024211+00	.208	-6.693708-03	-3.835214-01
6.948065+02	1.027615+00	-7.358726-03	1.027641+00	.237	-7.160855-03	-4.102869-01
7.411839+02	1.031540+00	-7.905563-03	1.031570+00	.270	-7.663695-03	-4.390976-01
7.906570+02	1.036040+00	-8.501561-03	1.036075+00	.308	-8.205639-03	-4.701487-01
8.434324+02	1.041204+00	-9.153015-03	1.041245+00	.351	-8.790569-03	-5.036627-01
8.997304+02	1.047138+00	-9.867411-03	1.047185+00	.400	-9.422937-03	-5.398947-01
9.597882+02	1.053968+00	-1.065372-02	1.054020+00	.457	-1.010788-02	-5.791389-01
1.023851+03	1.061835+00	-1.152281-02	1.061898+00	.522	-1.085136-02	-6.217375-01
1.092191+03	1.070921+00	-1.248793-02	1.070994+00	.596	-1.166040-02	-6.680917-01
1.165094+03	1.081434+00	-1.356541-02	1.081519+00	.681	-1.254326-02	-7.186758-01
1.242862+03	1.093628+00	-1.477562-02	1.093728+00	.778	-1.350982-02	-7.740560-01
1.325822+03	1.107813+00	-1.614420-02	1.107931+00	.890	-1.457201-02	-8.349148-01
1.414319+03	1.124363+00	-1.770388-02	1.124508+00	1.019	-1.574433-02	-9.020839-01
1.508723+03	1.143765+00	-1.949701-02	1.143931+00	1.168	-1.704469-02	-9.765890-01
1.609428+03	1.166595+00	-2.157916-02	1.166794+00	1.340	-1.849545-02	-1.059712+00
1.716855+03	1.193608+00	-2.402456-02	1.193850+00	1.539	-2.012496-02	-1.153076+00
1.831453+03	1.225775+00	-2.693425-02	1.226071+00	1.770	-2.196971-02	-1.258772+00
1.953700+03	1.264366+00	-3.044870-02	1.264732+00	2.040	-2.407754-02	-1.379542+00
2.084107+03	1.311083+00	-3.476815-02	1.311544+00	2.356	-2.651244-02	-1.519052+00
2.223219+03	1.368256+00	-4.018637-02	1.368846+00	2.727	-2.936207-02	-1.682323+00
2.371616+03	1.439162+00	-4.714911-02	1.439934+00	3.167	-3.274980-02	-1.876426+00
2.529916+03	1.528561+00	-5.636072-02	1.529600+00	3.692	-3.685506-02	-2.111640+00
2.698787+03	1.643642+00	-6.899002-02	1.645089+00	4.324	-4.194924-02	-2.403515+00
2.878927+03	1.795794+00	-8.709840-02	1.797905+00	5.095	-4.846335-02	-2.776746+00
3.071092+03	2.004166+00	-1.146148-01	2.007463+00	6.053	-5.712545-02	-3.273048+00
3.276084+03	2.303758+00	-1.598364-01	2.309297+00	7.270	-6.926972-02	-3.968864+00
3.494758+03	2.765439+00	-2.429616-01	2.776091+00	8.869	-8.763141-02	-5.020912+00
3.728029+03	3.557680+00	-4.247626-01	3.582947+00	11.085	-1.188306-01	-6.808497+00
3.976876+03	5.191989+00	-9.660025-01	5.281090+00	14.454	-1.839529-01	-1.053973+01
4.242321+03	9.943486+00	-4.216448+00	1.080053+01	20.669	-4.010583-01	-2.297896+01
4.525490+03	-1.248630+01	-1.789666+01	2.182197+01	26.778	-2.179970+00	-1.249031+02
4.827561+03	-6.295264+00	-1.647329+00	6.507230+00	16.268	-2.885654+00	-1.653358+02
5.149794+03	-3.472363+00	-4.926779-01	3.507140+00	10.899	-3.000648+00	-1.719245+02
5.493536+03	-2.320781+00	-2.226927-01	2.331441+00	7.352	-3.045930+00	-1.745190+02
5.860223+03	-1.709742+00	-1.221111-01	1.714097+00	4.681	-3.070293+00	-1.759149+02
6.251385+03	-1.336865+00	-7.480235-02	1.338956+00	2.535	-3.085697+00	-1.767975+02
6.666657+03	-1.088870+00	-4.918664-02	1.090979+00	.756	-3.096492+00	-1.774160+02
7.113782+03	-9.180565-01	-3.392783-02	9.186832-01	-.737	-3.104653+00	-1.778836+02
7.588617+03	-7.956048-01	-2.416571-02	7.959715-01	-1.982	-3.111228+00	-1.782603+02
8.095148+03	-7.085411-01	-1.752944-02	7.087579-01	-2.990	-3.116857+00	-1.785828+02
8.635489+03	-6.495492-01	-1.272216-02	6.496738-01	-3.746	-3.122009+00	-1.788780+02
9.211896+03	-6.161305-01	-8.916468-03	6.161950-01	-4.206	-3.127122+00	-1.791709+02
9.826779+03	-6.111711-01	-5.388188-03	6.111948-01	-4.276	-3.132777+00	-1.794949+02
1.048270+04	-6.476483-01	-9.840841-04	6.478490-01	-3.771	-3.140074+00	-1.799130+02
1.118241+04	-7.713427-01	8.051119-03	7.713847-01	-2.255	3.131155+00	1.794020+02
1.192882+04	-1.206714+00	4.985128-02	1.207744+00	1.639	3.100305+00	1.776344+02
1.272506+04	-7.855780+00	1.064290+01	1.322817+01	22.430	2.206654+00	1.264320+02
1.357444+04	8.447345-01	6.824862-02	8.474870-01	-1.437	8.061787-02	4.619066+00
1.448051+04	3.316382-01	1.531217-02	3.321913-01	-9.572	4.611078-02	2.641954+00
1.544707+04	1.757605-01	6.017475-03	1.758635-01	-15.096	3.422342-02	1.960858+00
1.647814+04	1.048897-01	2.925544-03	1.049305-01	-19.582	2.788440-02	1.597659+00

1.757804+04	6.670079-02	1.586683-03	6.671966-02	-23.515	2.378359-02	1.362700+00
1.875135+04	4.408113-02	9.182113-04	4.409070-02	-27.113	2.082702-02	1.193301+00
2.000296+04	2.986600-02	5.539408-04	2.987113-02	-30.495	1.854541-02	1.062574+00
2.133815+04	2.056914-02	3.435868-04	2.057201-02	-33.734	1.670244-02	9.569795-01
2.276244+04	1.431567-02	2.171158-04	1.431732-02	-36.883	1.516514-02	8.688987-01
2.428181+04	1.002302-02	1.388518-04	1.002399-02	-39.979	1.385240-02	7.936841-01
2.590259+04	7.032399-03	8.939725-05	7.032967-03	-43.057	1.271151-02	7.283163-01
2.763155+04	4.926453-03	5.767416-05	4.926791-03	-46.149	1.170650-02	6.707332-01
2.947592+04	3.432398-03	3.711171-05	3.432599-03	-49.288	1.081176-02	6.194684-01
3.144340+04	2.367446-03	2.369528-05	2.367564-03	-52.514	1.000846-02	5.734428-01
3.354221+04	1.606650-03	1.491391-05	1.606719-03	-55.881	9.282345-03	5.318394-01
3.578111+04	1.063215-03	9.167636-06	1.063254-03	-59.467	8.622351-03	4.940245-01
3.816945+04	6.760535-04	5.421870-06	6.760753-04	-63.400	8.019710-03	4.594957-01
4.071721+04	4.017180-04	2.999808-06	4.017272-04	-67.921	7.467348-03	4.278477-01
4.343503+04	2.090304-04	1.454761-06	2.090354-04	-73.596	6.959457-03	3.987476-01
4.633427+04	7.548268-05	4.893804-07	7.548427-05	-82.443	6.491204-03	3.719187-01
4.942702+04	-1.527372-05	-9.253720-08	1.527400-05	-96.321	-3.135534+00	-1.796529+02
5.272621+04	-7.515335-05	-4.252161-07	7.515455-05	-82.481	-3.135935+00	-1.796759+02
5.624562+04	-1.128626-04	-5.906445-07	1.128642-04	-78.949	-3.136306+00	-1.796972+02
5.999994+04	-1.347720-04	-6.659700-07	1.347737-04	-77.408	-3.136651+00	-1.797169+02

.GGINS*EE480.FRESP

FREQUENCY RESPONSE
PROBLEM IDENTIFICATION - JSG INVERTER PROJECT

****

GAIN = 1.300500+06

NUMERATOR COEFFICIENTS - IN ASCENDING POWERS OF S

2.381000+09 0.000000 1.000000+00

NUMERATOR ROOTS ARE

REAL PART	IMAG. PART
0.000000	-4.879549+04
0.000000	4.879549+04

DENOMINATOR COEFFICIENTS - IN ASCENDING POWERS OF S

3.239700+15 1.622000+11 1.827700+08 1.433400+03 1.000000+00

DENOMINATOR ROOTS ARE

REAL PART	IMAG. PART
-2.475961+02	-1.273928+04
-2.475961+02	1.273928+04
-4.691039+02	-4.442400+03
-4.691039+02	4.442400+03

****

RADIAN FREQ.	REAL PART	IMAGINARY PART	MAGNITUDE	MAG. DB	PHASE (RAD)	PHASE (DEG)
1.000000+02	1.000427+00	-5.011160-03	1.000440+00	.004	-5.008978-03	-2.869934-01
1.066749+02	1.000501+00	-5.346394-03	1.000515+00	.004	-5.343665-03	-3.061696-01
1.137953+02	1.000585+00	-5.704164-03	1.000601+00	.005	-5.700767-03	-3.266300-01
1.213910+02	1.000681+00	-6.086009-03	1.000699+00	.006	-6.081794-03	-3.484612-01
1.294937+02	1.000790+00	-6.493578-03	1.000811+00	.007	-6.488363-03	-3.717559-01
1.381372+02	1.000914+00	-6.928637-03	1.000938+00	.008	-6.922202-03	-3.966131-01
1.473577+02	1.001055+00	-7.393082-03	1.001082+00	.009	-7.385159-03	-4.231386-01
1.571936+02	1.001215+00	-7.888952-03	1.001246+00	.011	-7.879214-03	-4.514459-01
1.676861+02	1.001398+00	-8.418432-03	1.001433+00	.012	-8.406482-03	-4.816561-01
1.788769+02	1.001606+00	-8.983878-03	1.001646+00	.014	-8.969233-03	-5.138994-01
1.908189+02	1.001843+00	-9.587824-03	1.001889+00	.016	-9.569895-03	-5.483148-01
2.035558+02	1.002112+00	-1.023300-02	1.002165+00	.019	-1.021109-02	-5.850517-01
2.171429+02	1.002419+00	-1.092236-02	1.002479+00	.022	-1.089557-02	-6.242703-01
2.316369+02	1.002769+00	-1.165910-02	1.002837+00	.025	-1.162638-02	-6.661426-01
2.470983+02	1.003167+00	-1.244666-02	1.003244+00	.028	-1.240673-02	-7.108533-01
2.635918+02	1.003620+00	-1.328880-02	1.003708+00	.032	-1.324009-02	-7.586015-01
2.811862+02	1.004136+00	-1.418959-02	1.004237+00	.037	-1.413020-02	-8.096012-01
2.999551+02	1.004724+00	-1.515349-02	1.004839+00	.042	-1.508109-02	-8.640833-01
3.199767+02	1.005394+00	-1.618535-02	1.005524+00	.048	-1.609712-02	-9.222973-01
3.413347+02	1.006157+00	-1.729048-02	1.006306+00	.055	-1.718298-02	-9.845128-01
3.641184+02	1.007027+00	-1.847476-02	1.007196+00	.062	-1.834379-02	-1.051022+00
3.884226+02	1.008018+00	-1.974463-02	1.008211+00	.071	-1.958507-02	-1.122142+00
4.143495+02	1.009148+00	-2.110723-02	1.009369+00	.081	-2.091285-02	-1.198218+00
4.420068+02	1.010437+00	-2.257053-02	1.010689+00	.092	-2.233369-02	-1.279627+00

4.715102+02	1.011906+00	-2.414339-02	1.012194+00	.105	-2.385479-02	-1.366779+00
5.029829+02	1.013583+00	-2.583576-02	1.013912+00	.120	-2.548401-02	-1.460127+00
5.365564+02	1.015497+00	-2.765886-02	1.015874+00	.137	-2.723002-02	-1.560166+00
5.723708+02	1.017683+00	-2.962540-02	1.018115+00	.156	-2.910241-02	-1.667446+00
6.105758+02	1.020181+00	-3.174988-02	1.020675+00	.178	-3.111178-02	-1.782574+00
6.513310+02	1.023036+00	-3.404890-02	1.023602+00	.203	-3.326995-02	-1.906228+00
6.948065+02	1.026301+00	-3.654163-02	1.026952+00	.231	-3.559014-02	-2.039166+00
7.411839+02	1.030039+00	-3.925032-02	1.030787+00	.263	-3.808723-02	-2.182238+00
7.906570+02	1.034322+00	-4.220100-02	1.035182+00	.300	-4.077804-02	-2.336410+00
8.434324+02	1.039232+00	-4.542431-02	1.040225+00	.343	-4.368169-02	-2.502777+00
8.997304+02	1.044870+00	-4.895665-02	1.046016+00	.391	-4.682006-02	-2.682593+00
9.597862+02	1.051350+00	-5.284154-02	1.052677+00	.446	-5.021842-02	-2.877305+00
1.023851+03	1.058808+00	-5.713154-02	1.060348+00	.509	-5.390608-02	-3.088592+00
1.092191+03	1.067407+00	-6.189061-02	1.069200+00	.581	-5.791734-02	-3.318420+00
1.165094+03	1.077341+00	-6.719740-02	1.079434+00	.664	-6.229271-02	-3.569111+00
1.242862+03	1.088840+00	-7.314959-02	1.091294+00	.759	-6.708044-02	-3.843428+00
1.325822+03	1.102185+00	-7.986982-02	1.105075+00	.868	-7.233857-02	-4.144696+00
1.414319+03	1.117717+00	-8.751394-02	1.121137+00	.993	-7.813766-02	-4.476960+00
1.508723+03	1.135855+00	-9.628258-02	1.139928+00	1.138	-8.456446-02	-4.845188+00
1.609428+03	1.157119+00	-1.064377-01	1.162004+00	1.304	-9.172699-02	-5.255571+00
1.716855+03	1.182160+00	-1.183270-01	1.188067+00	1.497	-9.976160-02	-5.715921+00
1.831453+03	1.211804+00	-1.324197-01	1.219017+00	1.720	-1.088430-01	-6.236248+00
1.953700+03	1.247111+00	-1.493624-01	1.256024+00	1.980	-1.191989-01	-6.829599+00
2.084107+03	1.289469+00	-1.700663-01	1.300635+00	2.283	-1.311319-01	-7.513305+00
2.223219+03	1.340711+00	-1.958488-01	1.354940+00	2.638	-1.450524-01	-8.310894+00
2.371616+03	1.403315+00	-2.286728-01	1.421824+00	3.057	-1.615321-01	-9.255111+00
2.529918+03	1.480687+00	-2.715667-01	1.505385+00	3.553	-1.813899-01	-1.039288+01
2.698787+03	1.577599+00	-3.293977-01	1.611615+00	4.145	-2.058404-01	-1.179379+01
2.878927+03	1.700799+00	-4.103785-01	1.749608+00	4.859	-2.367603-01	-1.356537+01
3.071092+03	1.859926+00	-5.291896-01	1.933744+00	5.728	-2.771969-01	-1.588222+01
3.276084+03	2.068056+00	-7.139274-01	2.187818+00	6.800	-3.324072-01	-1.904553+01
3.494758+03	2.359201+00	-1.022674+00	2.552983+00	8.141	-4.121497-01	-2.361445+01
3.728029+03	2.806258+00	-1.584241+00	3.101411+00	9.831	-5.361301-01	-3.071800+01
3.976870+03	2.890962+00	-2.677050+00	3.940083+00	11.910	-7.469989-01	-4.279990+01
4.242321+03	2.150033+00	-4.536732+00	5.020416+00	14.015	-1.128232+00	-6.464296+01
4.525490+03	-7.321716-01	-5.239629+00	5.290537+00	14.470	-1.709635+00	-9.795488+01
4.827561+03	-2.491024+00	-3.249198+00	4.094202+00	12.243	-2.224874+00	-1.274759+02
5.149794+03	-2.361452+00	-1.670415+00	2.892533+00	9.226	-2.525939+00	-1.447257+02
5.493536+03	-1.905970+00	-9.121404-01	2.112989+00	6.498	-2.695235+00	-1.544257+02
5.860223+03	-1.524954+00	-5.434850-01	1.618907+00	4.184	-2.799233+00	-1.603843+02
6.251385+03	-1.244041+00	-3.475976-01	1.291689+00	2.223	-2.869131+00	-1.643892+02
6.666657+03	-1.039281+00	-2.344383-01	1.065395+00	.550	-2.919729+00	-1.672882+02
7.113782+03	-8.889540-01	-1.644165-01	9.040310-01	-.876	-2.958704+00	-1.695213+02
7.588617+03	-7.783276-01	-1.185307-01	7.873015-01	-2.077	-2.990465+00	-1.713411+02
8.095148+03	-6.982052-01	-8.684268-02	7.035852-01	-3.054	-3.017848+00	-1.729100+02
8.635489+03	-6.435295-01	-6.365157-02	6.466697-01	-3.786	-3.043003+00	-1.743513+02
9.211896+03	-6.129530-01	-4.518462-02	6.146162-01	-4.228	-3.068009+00	-1.757841+02
9.826779+03	-6.009540-01	-2.803557-02	6.105980-01	-4.285	-3.095662+00	-1.773684+02
1.048270+04	-6.476082-01	-6.674985-03	6.478426-01	-3.771	-3.131289+00	-1.794097+02
1.118241+04	-7.696996-01	3.686797-02	7.705821-01	-2.264	3.093730+00	1.772577+02
1.192882+04	-1.163374+00	2.300634-01	1.185904+00	1.481	2.946356+00	1.688138+02
1.272506+04	-5.046606-01	3.317086+00	3.355256+00	10.515	1.721778+00	9.865065+01
1.357444+04	7.361559-01	2.897486-01	7.911257-01	-2.035	3.749742-01	2.148445+01
1.448051+04	3.104406-01	7.136934-02	3.243891-01	-9.779	2.218278-01	1.270980+01
1.544707+04	1.711512-01	2.870168-02	1.735411-01	-15.212	1.661518-01	9.519802+00
1.647814+04	1.030416-01	1.409811-02	1.040016-01	-19.659	1.359753-01	7.790813+00

INVERTER PROJECT DATE 090876

1.757804+04	6.583978-02	7.691102-03	6.628747-02	-23.571	1.162884-01	6.662836+00
1.675135+04	4.364274-02	4.467819-03	4.387083-02	-27.156	1.020172-01	5.845155+00
2.000298+04	2.962969-02	2.702597-03	2.975269-02	-30.529	9.096076-02	5.211669+00
2.133815+04	2.043680-02	1.679649-03	2.050571-02	-33.763	8.200317-02	4.698435+00
2.276244+04	1.423959-02	1.063011-03	1.427922-02	-36.906	7.451358-02	4.269315+00
2.428181+04	9.976513-03	6.806478-04	1.000170-02	-39.999	6.810586-02	3.902179+00
2.590259+04	7.006066-03	4.386492-04	7.019786-03	-43.074	6.252829-02	3.582608+00
2.763155+04	4.910792-03	2.832172-04	4.918953-03	-46.163	5.760859-02	3.300730+00
2.947592+04	3.423083-03	1.823622-04	3.427937-03	-49.299	5.322395-02	3.049509+00
3.144340+04	2.361936-03	1.164995-04	2.364807-03	-52.524	4.928381-02	2.823755+00
3.354221+04	1.603432-03	7.335919-05	1.605109-03	-55.890	4.571949-02	2.619534+00
3.578111+04	1.061375-03	4.511183-05	1.062334-03	-59.475	4.247759-02	2.433788+00
3.816945+04	6.750418-04	2.668868-05	6.755692-04	-63.407	3.951575-02	2.264087+00
4.071721+04	4.011945-04	1.477050-05	4.014663-04	-67.927	3.679970-02	2.108468+00
4.343503+04	2.087940-04	7.164731-06	2.089175-04	-73.601	3.430127-02	1.965319+00
4.633427+04	7.540860-05	2.413673-06	7.544722-05	-82.447	3.199700-02	1.833294+00
4.942702+04	-1.526066-05	-4.559269-07	1.526747-05	-96.325	-3.111726+00	-1.782888+02
5.272621+04	-7.509729-05	-2.095352-06	7.512651-05	-82.484	-3.113698+00	-1.784018+02
5.624562+04	-1.127891-04	-2.940508-06	1.128274-04	-78.952	-3.115529+00	-1.785066+02
5.999994+04	-1.346955-04	-3.282562-06	1.347353-04	-77.410	-3.117227+00	-1.786040+02

HIGGINS*EE420.FRESP

FREQUENCY RESPONSE
PROBLEM IDENTIFICATION - JSG INVERTER PROJECT

****

GAIN = 1.360500+06

NUMERATOR COEFFICIENTS - IN ASCENDING POWERS OF S

2.381000+09 0.000000 1.000000+00

NUMERATOR ROOTS ARE

REAL PART	IMAG. PART
0.000000	-4.879549+04
0.000000	4.879549+04

DENOMINATOR COEFFICIENTS - IN ASCENDING POWERS OF S

5.240500+15 5.826200+11 1.827900+08 4.965200+03 1.000000+00

DENOMINATOR ROOTS ARE

REAL PART	IMAG. PART
-7.925955+02	-1.249529+04
-7.925955+02	1.249529+04
-1.690005+03	-4.220849+03
-1.690005+03	4.220849+03

****

RADIAN FREQ.	REAL PART	IMAGINARY PART	MAGNITUDE	MAG. DB	PHASE (RAD)	PHASE (DEG)
1.000000+02	9.999035-01	-1.736873-02	1.000054+00	.000	-1.736865-02	-9.951509-01
1.066749+02	9.999392-01	-1.852994-02	1.000111+00	.001	-1.852895-02	-1.061631+00
1.137953+02	9.999797-01	-1.976907-02	1.000175+00	.002	-1.976690-02	-1.132560+00
1.213910+02	1.000026+00	-2.108140-02	1.000248+00	.002	-2.108773-02	-1.208238+00
1.294937+02	1.000078+00	-2.250258-02	1.000331+00	.003	-2.249702-02	-1.288985+00
1.381372+02	1.000138+00	-2.400860-02	1.000426+00	.004	-2.400076-02	-1.375142+00
1.473577+02	1.000206+00	-2.561618-02	1.000534+00	.005	-2.560531-02	-1.467076+00
1.571930+02	1.000283+00	-2.733203-02	1.000656+00	.006	-2.731750-02	-1.565178+00
1.676861+02	1.000371+00	-2.916371-02	1.000796+00	.007	-2.914468-02	-1.669865+00
1.788789+02	1.000471+00	-3.111921-02	1.000955+00	.008	-3.109454-02	-1.781586+00
1.908189+02	1.000585+00	-3.320714-02	1.001136+00	.010	-3.317556-02	-1.900820+00
2.035556+02	1.000714+00	-3.543675-02	1.001342+00	.012	-3.539666-02	-2.028080+00
2.171429+02	1.000862+00	-3.781798-02	1.001576+00	.014	-3.776745-02	-2.163916+00
2.316369+02	1.001029+00	-4.036155-02	1.001842+00	.016	-4.029823-02	-2.308919+00
2.470983+02	1.001220+00	-4.307905-02	1.002146+00	.019	-4.300005-02	-2.463722+00
2.635916+02	1.001436+00	-4.598295-02	1.002492+00	.022	-4.588477-02	-2.629005+00
2.811862+02	1.001683+00	-4.908680-02	1.002885+00	.025	-4.896516-02	-2.805498+00
2.999951+02	1.001963+00	-5.240524-02	1.003333+00	.029	-5.225495-02	-2.993989+00
3.199767+02	1.002282+00	-5.595421-02	1.003842+00	.033	-5.576894-02	-3.195326+00
3.413347+02	1.002644+00	-5.975104-02	1.004423+00	.038	-5.952307-02	-3.410422+00
3.641184+02	1.003056+00	-6.381464-02	1.005084+00	.044	-6.353458-02	-3.640264+00
3.884228+02	1.003524+00	-6.816570-02	1.005837+00	.051	-6.782212-02	-3.885923+00
4.143495+02	1.004057+00	-7.282694-02	1.006694+00	.058	-7.240591-02	-4.148554+00
4.420068+02	1.004661+00	-7.782333-02	1.007671+00	.066	-7.730788-02	-4.429417+00

4.715102+02	1.005345+00	-8.318248-02	1.008783+00	.076	-8.255194-02	-4.729879+00
5.029829+02	1.006128+00	-8.893498-02	1.010051+00	.087	-8.816415-02	-5.051435+00
5.365564+02	1.007014+00	-9.511487-02	1.011496+00	.099	-9.417301-02	-5.395718+00
5.723708+02	1.008019+00	-1.017602-01	1.013142+00	.113	-1.006098-01	-5.764521+00
6.105758+02	1.009159+00	-1.089137-01	1.015020+00	.129	-1.075090-01	-6.159816+00
6.513310+02	1.010452+00	-1.166235-01	1.017160+00	.148	-1.149087-01	-6.583785+00
6.948065+02	1.011917+00	-1.249442-01	1.019602+00	.169	-1.228510-01	-7.038844+00
7.411839+02	1.013577+00	-1.339381-01	1.022389+00	.192	-1.313828-01	-7.527684+00
7.906570+02	1.015454+00	-1.436764-01	1.025568+00	.219	-1.405569-01	-8.053318+00
8.434324+02	1.017575+00	-1.542413-01	1.029199+00	.250	-1.504321-01	-8.619130+00
8.997304+02	1.019970+00	-1.657279-01	1.033347+00	.285	-1.610754-01	-9.228942+00
9.597862+02	1.022670+00	-1.782471-01	1.038087+00	.325	-1.725624-01	-9.887099+00
1.023851+03	1.025706+00	-1.919290-01	1.043508+00	.370	-1.849798-01	-1.059856+01
1.092191+03	1.029114+00	-2.069270-01	1.049711+00	.421	-1.984271-01	-1.136904+01
1.165094+03	1.032926+00	-2.234231-01	1.056813+00	.480	-2.130195-01	-1.220512+01
1.242862+03	1.037175+00	-2.416350-01	1.064950+00	.547	-2.288913-01	-1.311451+01
1.325822+03	1.041887+00	-2.618237-01	1.074281+00	.622	-2.461996-01	-1.410620+01
1.414319+03	1.047077+00	-2.843049-01	1.084988+00	.708	-2.651304-01	-1.519086+01
1.508723+03	1.052743+00	-3.094623-01	1.097285+00	.806	-2.859046-01	-1.638114+01
1.609428+03	1.058851+00	-3.377642-01	1.111418+00	.918	-3.087875-01	-1.769223+01
1.716855+03	1.065321+00	-3.697850-01	1.127674+00	1.044	-3.340992-01	-1.914248+01
1.831453+03	1.071992+00	-4.062314-01	1.146381+00	1.187	-3.622294-01	-2.075422+01
1.953700+03	1.078583+00	-4.479732-01	1.167913+00	1.348	-3.936557-01	-2.255482+01
2.084107+03	1.084626+00	-4.960782-01	1.192689+00	1.531	-4.289679-01	-2.457806+01
2.223219+03	1.089358+00	-5.518476-01	1.221162+00	1.735	-4.688981-01	-2.686589+01
2.371616+03	1.091564+00	-6.168378-01	1.253795+00	1.965	-5.143587-01	-2.947059+01
2.529918+03	1.088338+00	-6.928473-01	1.291005+00	2.219	-5.664888-01	-3.245743+01
2.698787+03	1.079729+00	-7.818095-01	1.333057+00	2.497	-6.267044-01	-3.590753+01
2.878927+03	1.058261+00	-8.854870-01	1.379857+00	2.797	-6.967440-01	-3.992051+01
3.071092+03	1.018355+00	-1.004773+00	1.430599+00	3.110	-7.786848-01	-4.461537+01
3.276084+03	9.508684-01	-1.138299+00	1.483198+00	3.424	-8.748741-01	-5.012661+01
3.494758+03	8.443801-01	-1.280075+00	1.533483+00	3.714	-9.876786-01	-5.658984+01
3.728029+03	6.874791-01	-1.416355+00	1.574385+00	3.942	-1.118908+00	-6.410873+01
3.976870+03	4.746205-01	-1.523600+00	1.595814+00	4.060	-1.268811+00	-7.269756+01
4.242321+03	2.150441-01	-1.571831+00	1.586473+00	4.009	-1.434829+00	-8.220969+01
4.525490+03	-6.161691-02	-1.537114+00	1.538348+00	3.741	-1.610861+00	-9.229556+01
4.827561+03	-3.130052-01	-1.417662+00	1.451805+00	3.238	-1.788100+00	-1.024506+02
5.149794+03	-5.042153-01	-1.238047+00	1.336785+00	2.521	-1.957551+00	-1.121595+02
5.493536+03	-6.232320-01	-1.035234+00	1.208357+00	1.644	-2.112700+00	-1.210488+02
5.860223+03	-6.792829-01	-8.402942-01	1.080518+00	.673	-2.250630+00	-1.289517+02
6.251385+03	-6.910805-01	-6.702735-01	9.627351-01	-.330	-2.371477+00	-1.358757+02
6.668057+03	-6.789606-01	-5.301453-01	8.598428-01	-1.312	-2.477226+00	-1.419346+02
7.113782+03	-6.508610-01	-4.179965-01	7.735252-01	-2.231	-2.570706+00	-1.472906+02
7.588617+03	-6.222217-01	-3.291206-01	7.039035-01	-3.050	-2.655059+00	-1.521237+02
8.095148+03	-5.973446-01	-2.581706-01	6.507477-01	-3.732	-2.733642+00	-1.566262+02
8.635489+03	-5.810005-01	-1.998328-01	6.144060-01	-4.231	-2.810321+00	-1.610196+02
9.211896+03	-5.780814-01	-1.483950-01	5.968243-01	-4.483	-2.890316+00	-1.656029+02
9.826779+03	-5.957266-01	-9.571392-02	6.033686-01	-4.388	-2.982287+00	-1.708725+02
1.048270+04	-6.467836-01	-2.417303-02	6.472352-01	-3.779	-3.104236+00	-1.778597+02
1.118241+04	-7.510142-01	1.229294-01	7.610085-01	-2.372	2.979347+00	1.707041+02
1.192882+04	-8.253404-01	5.619011-01	9.984586-01	-.013	2.543861+00	1.457526+02
1.272506+04	-4.399949-02	9.809252-01	9.819115-01	-.159	1.615621+00	9.256832+01
1.357444+04	2.961655-01	4.059629-01	5.036949-01	-5.957	9.373121-01	5.370405+01
1.448051+04	2.967706-01	1.613418-01	2.622690-01	-11.625	6.626103-01	3.796478+01
1.544707+04	1.316660-01	7.640775-02	1.522304-01	-16.350	5.258194-01	3.012724+01
1.647814+04	8.575729-02	4.061033-02	9.488683-02	-20.456	4.422643-01	2.533989+01

1.757804+04	5.736637-02	2.319734-02	6.187905-02	-24.169	3.842694-01	2.201702+01
1.c75135+04	3.918273-02	1.389700-02	4.157085-02	-27.624	3.406036-01	1.951516+01
2.000298+04	2.716890-02	8.580161-03	2.849155-02	-30.906	3.058959-01	1.752655+01
2.133815+04	1.903464-02	5.416902-03	1.979042-02	-34.071	2.772518-01	1.588536+01
2.276244+04	1.342276-02	3.469832-03	1.386399-02	-37.162	2.529659-01	1.449389+01
2.428181+04	9.495572-03	2.242980-03	9.756887-03	-40.214	2.319614-01	1.329041+01
2.590259+04	6.717969-03	1.456620-03	6.874071-03	-43.256	2.135193-01	1.223376+01
2.763155+04	4.738263-03	9.463833-04	4.831850-03	-46.318	1.971380-01	1.129518+01
2.947592+04	3.319877-03	6.125360-04	3.375912-03	-49.432	1.824537-01	1.045383+01
3.144340+04	2.300602-03	3.930070-04	2.333929-03	-52.638	1.691947-01	9.694145+00
3.354221+04	1.587463-03	2.483779-04	1.587020-03	-55.988	1.571519-01	9.004146+00
3.578111+04	1.040758-03	1.532111-04	1.051975-03	-59.560	1.461613-01	8.374428+00
3.816945+04	6.636624-04	9.088022-05	6.698559-04	-63.480	1.360910-01	7.797443+00
4.071721+04	3.953155-04	5.040987-05	3.985166-04	-67.991	1.268336-01	7.267031+00
4.345503+04	2.061310-04	2.449967-05	2.075818-04	-73.656	1.182999-01	6.778086+00
4.633427+04	7.457005-05	8.267278-06	7.502693-05	-82.496	1.104150-01	6.326317+00
4.942702+04	-1.511258-05	-1.563885-06	1.519328-05	-96.367	-3.038477+00	-1.740920+02
5.272621+04	-7.446084-05	-7.196280-06	7.480777-05	-82.521	-3.045247+00	-1.744798+02
5.624562+04	-1.119535-04	-1.010982-05	1.124091-04	-78.984	-3.051533+00	-1.748400+02
5.999994+04	-1.338225-04	-1.129645-05	1.342985-04	-77.439	-3.057379+00	-1.751749+02

3.2.9.0 AUXILIARY POWER SECTION

An auxiliary power supply is reuqired to generate all of the logic and bias voltages for the power circuits. Additionally, it is necessary to provide a 400 Hz AC wave to drive the fan motors.

In the proposed designe (See Figure 3.2.9-1) all of these functions are supplied from one power supply module. The output requirements are:

1. Three supplies isolated with ±6 volts. One of these supplies is required for each switch section. The maximum power here is 36 watts.
2. One +6 volt power source for the logic in the three IPS modules about 3 watts is required here.
3. One +5 volt power source for all other logic. About 15 watts is needed here.
4. One -5 volt power source for bias in the feedback circuit and for bias on the PROMS in the microprocessor section. Only 0.5 watts is needed here.
5. One +12 volt power source for the PROMS in the microprocessor section. One watt is required here.
6. Two 120 volt RMS 400 Hz power source for the fan motor. Approximately 200 watts is required here.

The total wattage needed is 255.5 watts. Based on these figures the power supply front end was designed to deliver 300 watts.



FIGURE 3.2.9-1 AUXI



-1 AUXILIARY POWER SUPPLY

12 Aug 1976

The supply receives its input power as soon as the main power switch is turned on. Almost immediately the fan motor comes on. After an RC delay relay K_1 pulls in causing the main contactor to close. As long as this relay is closed power and frequency selection on the front panel is inhibited by an interlock on both switches.

The generated 400 Hz is a square wave caused by chopping the rectified power supply voltage. Rectification occurs via diodes D_{200}, D_{201}, D_{202}, D_{203}, D_{204}, D_{205} and D_{206}. A split capacitor arrangement is used to reduce the voltage across each chopper to a reasonable value to allow for the use of small inexpensive SCR. Two circuits are used to improve reliability. Thus even if one circuit fails power is still supplied to the system.

3.2.10 MECHANICAL

Mechanically, the inverter is housed in a rectangular container. This container is constructed using aluminum for light weight without severe loss of mechanical strength.

A pictoral view showing the front panel configuration is shown in Figure 3.2.10-1. The system has a power on switch, a standby switch, and a power output switch. First the power on switch is switched on, next the standby switch is connected, and finally the output power switch is connected allowing a contactor to be pulled in to apply power to the inverter and to physically select the operating modes via another set of contactors. Once power comes on, both the frequency switch and the mode switch are disabled. Three connectors are required to provide the output power. When the 120 volt single phase output is selected and a suitable size connector is connected to the power output, the inverter is capable of producing 120 volts single phase 15 KW of power. When the 240 volt single phase output is selected, the inverter is capable of producing 240 volts single phase at 10 KW. When the three phase output is selected, the system is capable of generating three phase 120 volts, 5 KW per phase, with 4 wire output three phases plus neutral. For operation as a delta, the neutral is not used.



FIGURE 3.2.10-1 FRONT PANEL

Frequency selection is accomplished using the three position selector switch. The output of the switch is connected to the frequency select inputs on the buffer module.

Input power is connected through the rear panel of the inverter.

Air inlets are on the rear panel of the inverter. Exiting air is drawn out of the unit using two Rotron fans on the rear panel of the inverter.

4.0 CONCLUSIONS AND RECOMMENDATIONS

Based upon the data recorded and measurements made, the feasibility of a 15 KW inverter was established which is lighter in weight than those presently being used by about 200%, and it weighs about 50% of the nearest known competitive unit. Thus, it must be concluded that the use of the Texas Instrument 400 volt, 100 ampere integrated power switch IPS can provide significant savings over existing SCR designs.

It is also recommended that some improvements in the system be incorporated in future design. Some of these improvements include:

1. Use of permalloy powder cores in the output filter to further reduce weight and improve switching losses.
2. Incorporation of a controlled "power on" feature to provide easy on to the input power supply.
3. Reduction of power supply capacitor bank to further reduce system weight.
4. The incorporation of feedforward and feedback feature to reduce filter gain effects.
5. The incorporation of a variable carrier frequency which will further improve regulation and reduce harmonics.
6. The use of a higher speed processor such that the buffer memory can be eliminated and the transient responses can be further improved.
7. The utilization of aluminum bus bar wherever possible.

8. The incorporation of an auxiliary power supply comprising transistor technology instead of SCR.

9. The use of a simplified switch module for voltage boost instead of the SCR.

10. The incorporation of digital readout on the front panel for voltage monitoring.

11. The protection of the system against catastrophic failures which could potentially occur under adverse load conditions.

12. The incorporation of master/slave technology to allow for connecting together of more than one integrated power inverter in a manner which allows for paralling inverter outputs to achieve higher wattage.

13. The incorporation of MPU control of short circuits on the switch to reduce present switch cost.

14. A complete computer analysis of the output filters to provide for output filter optimization.