



DEPARTMENT OF THE NAVY
NAVAL UNDERSEA WARFARE CENTER
DIVISION NEWPORT
OFFICE OF COUNSEL (PATENTS)
1176 HOWELL STREET
BUILDING 112T, CODE 00OC
NEWPORT, RHODE ISLAND 02841-1708

PHONE: 401 832-4736
DSN: 432-4736

FAX: 401 832-1231
DSN: 432-1231



Attorney Docket No. 96276
Date: 3 November 2005

The below identified patent application is available for licensing. Requests for information should be addressed to:

PATENT COUNSEL
NAVAL UNDERSEA WARFARE CENTER
1176 HOWELL ST.
CODE 00OC, BLDG. 112T
NEWPORT, RI 02841

Serial Number 11/217,846
Filing Date 24 August 2005
Inventor Jeremy R. O'Neal

DISTRIBUTION STATEMENT A
Approved for Public Release
Distribution Unlimited

If you have any questions please contact James M. Kasischke, Supervisory Patent Counsel, at 401-832-4230.

20051108 009

2

3 DELAY LOOP CORRECTION FOR PROGRAMMABLE CONTROLLERS

4

5 STATEMENT OF GOVERNMENT INTEREST

6 The invention described herein may be manufactured and
7 used by or for the Government of the United States of America
8 for Governmental purposes without the payment of any royalties
9 thereon or therefore.

10

11 BACKGROUND OF THE INVENTION

12 (1) Field of the Invention

13 The present invention generally relates to programmable
14 controllers and more specifically to correcting delay time
15 errors caused by temperature and voltage changes.

16 (2) Description of the Prior Art

17 Electronic systems derive their functionality from
18 programmable controllers such as microprocessors, FPGAs, CPLDs,
19 or ASICs. The heart of any programmable system is the clock or
20 oscillator because it tells the system when to execute its
21 instructions.

22 Most oscillators exhibit non-uniform frequencies throughout
23 their temperature range. This means that the speed in which an
24 electronic system operates will vary depending on its

1 temperature. This is an undesirable condition which causes
2 synchronization and/or other timing errors. FIG. 1A shows the
3 frequency excursion from the normal operating frequency versus
4 temperature. Curve 10 shows the excursion when the temperature
5 is declining, and curve 12 shows the excursion when the
6 temperature is increasing. As evident from FIG. 1A, these
7 oscillators not only exhibit frequency variability with respect
8 to temperature, they also display hysteresis when subjected to
9 ascending or descending temperatures.

10 These curves were obtained utilizing a temperature
11 controlled oscillator (TCXO) such as the 566Y4995 oscillator
12 manufactured by Vectron International whose nominal operating
13 frequency is stated to be 27 MHz plus or minus 5 parts per
14 million (ppm). The temperature data was gathered from a Dallas
15 Semiconductor temperature chip mounted next to the oscillator on
16 a printed circuit board (PCB). FIG. 1B shows the temperature
17 versus time profile giving these results.

18 It is also well known that oscillators exhibit timing
19 variance based on input voltage. Similar graphs could be
20 obtained by subjecting an oscillator to a time varying input
21 voltage.

22 Therefore, any electronic system using this oscillator
23 would exhibit timing variance depending on its environment.
24 This variance is compounded as timing offsets tend to be

1 cumulative. For example, if a system designed to be
2 synchronized to a referenced one second time period is off by
3 one millisecond per second, after ten seconds, the
4 synchronization will be off by ten milliseconds, and after one
5 minute the synchronization will be off by 60 milliseconds.

6 Processors and programmable controllers use loops and/or
7 timers to create delays in electronic systems. A loop is simply
8 a large number of instruction cycles that the controller must
9 execute before moving on to its next portion of code. A timer
10 can also be used to achieve this by counting to certain preset
11 number before moving on. If the clock or oscillator is not
12 operating at the correct frequency, these delays will either be
13 too long or too short.

14 To solve this problem, instruction cycles can be added or
15 subtracted from the delays depending on the temperature of the
16 oscillator. For example, if the clock frequency is 10 hertz too
17 slow at some temperature, a calculated number of instruction
18 cycles can be subtracted from the current code so as to speed up
19 the execution time by 10 hertz. The net frequency difference
20 would therefore be 0 hertz resulting in no error. The number of
21 instruction cycles needed to remove the frequency error can be
22 calculated from the following:

$$23 \quad \text{Adjustment_Val}(temp) = [f_{CLK}(temp) \times \text{delay}(s)] - [\text{Number of cycles in delay}] \quad (1)$$

24 where f_{CLK} is the frequency of the oscillator,

1 *temp* is the temperature of the oscillator,
2 *delay* is the desired time delay of the software loop, and
3 *Number of cycles in delay* is the calculated number of
4 instruction cycles needed to create the delay (assuming
5 perfect clock frequency).

6 The prior art acknowledges that oscillators and clock chips
7 have problems with maintaining a stable frequency under changing
8 temperature conditions. Richards et al., U.S. Patent No.
9 4,684,897 teach a frequency correction apparatus having a delay
10 line fed by an input signal, the frequency of such signal being
11 corrected a predetermined amount, Δ_f . The delay line has a
12 plurality of output taps regularly disposed along the line. The
13 output taps produce a plurality of successively time-delayed
14 signals each one having the frequency of the input signal. A
15 switching network is included for successively coupling each one
16 of the plurality of time-delayed signals to an output terminal
17 of a predetermined coupling change rate related to Δ_f , to
18 produce, at such output terminal, an output signal having a
19 frequency shifted from the frequency of the input signal the
20 predetermined amount required for the desired frequency
21 correction. When the taps are successively coupled to the output
22 terminal in a direction along the delay line away from the input
23 to such line, the frequency of the output signal is equal to the
24 frequency of the input shift shifted lower in frequency the

1 amount Δ_f . On the other hand, when the taps are successively
2 coupled in a direction towards the line input, the frequency of
3 the output signal is shifted higher in frequency the amount Δ_f .

4 Moller et al., U.S. Patent No. 5,644,271 teach a
5 temperature compensation system includes a first oscillator to
6 generate a number of pulses which vary from a desired frequency
7 as a function of temperature of the first oscillator. The system
8 also includes a second oscillator to generate digital pulses at
9 a corrective frequency which is greater than the desired
10 frequency. A sensor provides a temperature signal for the first
11 oscillator. A digital memory has a digital error table
12 addressable by a signal corresponding to the temperature signal
13 to provide a number of pulse errors corresponding to temperature
14 error for each of the number of pulses. Each pulse error is a
15 function of the corrective frequency and a temperature versus
16 frequency characteristic of the first oscillator. An accumulator
17 receives each pulse error to generate a cumulative error
18 corresponding to one of the number of pulses. A variable delay
19 device counts a quantity of corrective pulses from second
20 oscillator to provide a delayed output pulse in accordance with
21 the desired frequency. The quantity of corrective pulses is a
22 function of the cumulative error signal received from the
23 accumulator. The converter, memory, accumulator and delay device
24 may be part of a microcontroller.

1 While these patents teach corrective actions for oscillator
2 excursion caused by temperature variations, they do not teach
3 correcting for hysteresis or for correcting delay times by
4 adding instruction cycles.

6 SUMMARY OF THE INVENTION

7 Therefore, it is an object of the present invention to
8 provide a system that computes delay cycles for a processor
9 based on a parameter.

10 It is a further object of the present invention to compute
11 delay cycles for a processor when the oscillator variation is
12 subject to hysteresis.

13 It is yet another object of the present invention to
14 compute delay cycles when a fractional delay cycle is required.

15 Accordingly, the current invention provides an apparatus
16 computing a correction value for a processor delay. At least
17 one parameter sensor measures a system parameter influencing the
18 oscillator. A lookup table determines a cycle adjustment value
19 based on the system parameter. A processor joined to the
20 oscillator implements the cycle adjustment value to correct for
21 oscillator variation. Cycle adjustment values can be computed
22 in both whole cycles and partial cycles through accumulated
23 error thresholding. The parameter sensor can be a temperature
24 sensor, a voltage sensor or both kinds of sensors. The lookup

1 table and processor can have additional terms to account for
2 hysteresis in the oscillator.

3

4 BRIEF DESCRIPTION OF THE DRAWINGS

5 The appended claims particularly point out and distinctly
6 claim the subject matter of this invention. The various objects
7 advantages and novel features of this invention will be more
8 fully apparent from a reading of the following detailed
9 description in conjunction with the accompanying drawings in
10 which like reference numerals refer to like parts, and in which:

11 FIG. 1A is a graph showing frequency excursion versus
12 temperature for an oscillator subjected to increasing and
13 decreasing temperatures;

14 FIG. 1B is a graph showing the temperature versus time test
15 profile for obtaining the graph of FIG. 1A;

16 FIG. 2 is a block diagram of an embodiment of the invention
17 correcting for temperature variations;

18 FIG. 3 is a block diagram of an embodiment of the invention
19 correcting for power supply voltage variations;

20 FIG. 4 is a block diagram of an embodiment of the invention
21 correcting for both temperature and power supply voltage
22 variations;

23 FIG. 5 is pseudo code for a first order embodiment of the
24 current invention;

1 FIG. 6 is a graph showing the results of a simulation of
2 error versus delay loops;

3 FIG. 7 is a graph of a test comparing the error with
4 accumulated error thresholding, the maximum error and error
5 without using accumulated error thresholding;

6 FIG. 8 is pseudo code for a second order embodiment of the
7 current invention; and

8 FIG. 9 is a graph of a simulation comparing the error with
9 second order accumulated error thresholding, the maximum error
10 and error without using accumulated error thresholding.

11 12 DESCRIPTION OF THE PREFERRED EMBODIMENT

13 FIG. 2 shows a first embodiment of a generic system
14 utilizing this invention to adjust delay times in a processor
15 20. While processor 20 can be a programmable controller, a
16 digital signal processor, a field programmable gate array or any
17 other digital processor, these devices are generically called a
18 "processor" for purposes of describing this system. Processor
19 20 is in communication with non-volatile memory 22. In the
20 practical application discussed below, the processor 20 is a
21 TMS320c31 digital signal processor manufactured by Texas
22 Instruments. Non-volatile memory 22 is integral memory located
23 on the processor chip. Processor 20 is also joined to an
24 oscillator 24 providing a clock signal. A temperature sensor 26

1 is positioned near the oscillator 24 and joined to provide a
2 temperature output to processor 20. Temperature sensor 26 can
3 be any sensor capable of providing a digital indication of the
4 temperature near oscillator 24. In the practical application
5 discussed below, this sensor 26 can be a Dallas Semiconductor
6 DS1620. Sensor 26 could also be a thermal voltage sensor
7 coupled to an analog to digital converter. Non-volatile memory
8 22 can be preprogrammed with a look up table correlating
9 temperature with clock cycles as described hereinafter.

10 FIG. 3 shows an alternate embodiment of the generic system
11 utilizing this invention to adjust delay times in a processor 30
12 when the oscillator 32 is subjected to varying voltages from a
13 power supply 34. A voltage sensor 36 is joined to monitor the
14 voltage output (v to ground) of the power supply. This should
15 be the same power supply 34 that influences oscillator 32.
16 Voltage sensor 36 can be any voltage sensor capable of providing
17 a digital indication of the voltage received by oscillator 32.
18 Voltage sensor 36 can be a specialized voltage sensor, an analog
19 to digital converter or analog ranging circuitry joined to an
20 analog to digital converter. As above, a non-volatile memory 38
21 is joined to processor 30. Non-volatile memory 38 can be
22 preprogrammed with a look up table correlating voltage with
23 clock cycles as described hereinafter.

1 FIG. 4 shows yet another alternate embodiment having
2 adjustments for both temperature and voltage. Temperature
3 sensor 26 and voltage sensor 36 are joined to processor 40 as in
4 FIGS. 2 and 3. A non-volatile memory 42 is joined to processor
5 40. Non-volatile memory 42 can be preprogrammed with a look up
6 table correlating voltage and temperature with clock cycles as
7 described hereinafter.

8 The nature and accuracy of the timing required dictates the
9 structure of the lookup table stored in memory. In the simplest
10 case, the lookup table can contain a sensor output correlated
11 with the clock adjustment values for all possible values of the
12 sensor that affect the oscillator. The size of the lookup table
13 depends on the resolution of the sensor and the range of
14 variation in question. The presence of hysteresis can increase
15 the amount of data required up to twice that of the simple case,
16 because data must be stored to account for hysteresis both
17 upwardly moving sensor values and downwardly moving sensor
18 values. Hysteresis has been shown for temperature variations
19 but it may not be significant for other parameter variations
20 such as voltage.

21 A lookup table has been developed for a system like that
22 shown in FIG. 2. The test results are shown in FIG. 1A. In
23 this test, a Dallas Semiconductor DS1620 temperature chip is
24 used as sensor 26. This sensor 26 has a resolution of 0.5°

1 Celsius. For a temperature range of 20 to 29° C, there would be
2 twenty rows in the lookup table stored in memory 22. Table 1
3 shows the adjustment values corresponding to the data in FIG.
4 1A. In order to account for hysteresis, this table has separate
5 adjustment values for increasing temperatures and decreasing
6 temperatures. There are three options for steady state
7 conditions: utilizing the previous adjustment, utilizing the
8 increasing temperature value, or utilizing the decreasing
9 temperature value. System constraints and the nature of the
10 data dictate the proper option.

11 Table 1

Memory Offset (Arbitrary)	Adjustment Value - UP/Steady	Adjustment Value - DOWN
.	.	.
40,41	-20.0	-15.3
42,43	-20.0	-15.3
44,45	-20.0	-16.0
46,47	-20.0	-16.0
48,49	-20.0	-16.0
50,51	-20.4	-16.0
52,53	-20.3	-16.0
54,55	-20.2	-16.0
56,57	-20.0	-15.8
58,59	-20.0	-15.0
60,61	-20.0	-15.0
.	.	.
.	.	.

12
13 The corrections obtained by this table are limited because only
14 integer values of counts can be added or subtracted from the
15 current number of instruction cycles in a delay loop.
16 Therefore, the lookup table's adjustment values must be rounded

1 to the nearest integer. The rounded values are shown in Table
2 2.

3 Table 2

Memory Offset (Arbitrary)	Adjustment Value - UP/Steady	Adjustment Value - DOWN
.	.	.
.	.	.
40,41	-20	-15
42,43	-20	-15
44,45	-20	-16
46,47	-20	-16
48,49	-20	-16
50,51	-20	-16
52,53	-20	-16
54,55	-20	-16
56,57	-20	-16
58,59	-20	-15
60,61	-20	-15
.	.	.
.	.	.

4
5 The adjustment values are indexed by an arbitrary memory offset
6 value that is directly related to the sensor output. This
7 offset can also be dependent on processor microcode.

8 As an example assume that at 20° Celsius with a decreasing
9 temperature a delay loop is calculated to be 15.3 counts too
10 slow for a one second delay interval as shown in Table 1, row 1,
11 column 3. Due to the fact that only integer values can be added
12 or subtracted fifteen instruction cycles, rather than 15.3, will
13 be subtracted from the loop. While subtracting 15 cycles will
14 improve the overall frequency error, it will only do so to a
15 resolution of 3/10 of a count during the one second delay
16 interval. Equation 2, below, can be used to calculate the
17 accumulated error:

$$1 \quad \text{Accumulated Error} = \left[\frac{\text{Rounding Error}}{\text{delay}(s)} \times T_{P_CLK} \right] \times \text{Length of Run}(s) \quad (2)$$

2 In the system discussed above, each instruction cycle is
 3 1/27,000,000 or 37.04 ns. If the error is 3/10 of a count each
 4 time through the one second repetition interval, after one
 5 minute of operation the accumulated error of the system will be:

$$6 \quad \left[\frac{3/10}{1\text{sec}} \times \frac{1}{27,000,000} \text{sec} \right] \times 60\text{sec} = 667\text{ns} . \quad (3)$$

7 This may be sufficient for some applications; however,
 8 additional processing and storage can be utilized to provide
 9 greater accuracy.

10 The accumulated error thresholding technique stores the
 11 remainder of the adjustment value, rather than rounding it off,
 12 and uses the remainder to improve the accuracy of the system.
 13 Rather than letting the error grow, this technique imposes
 14 thresholds on the accumulated error. If the accumulated error
 15 exceeds the thresholds, the adjustment value is change by one
 16 count (plus or minus depending on the sign of the error), and
 17 the 10's complement of the remainder is added to the accumulated
 18 error. Table 3 shows the accumulated error thresholding lookup
 19 table for the data in FIG. 1A. FIG. 5 provides pseudo code for
 20 one embodiment of the accumulated error thresholding technique
 21 that could reference table 3.

The lookup table values are calculated using the following equations:

$$\text{Adjustment Value} = \text{round}(\text{Adjustment Value}, 0) \quad (4)$$

$$\text{Remainder Value} = [\text{round}(\text{Adjustment Value}, 1) - \text{round}(\text{Adjustment Value}, 0)] \times 10 \quad (5)$$

Table 3

Memory Offset (Arbitrary)	Adjustment Value – UP/Steady	Remainder Value – UP/Steady	Adjustment Value – DOWN	Remainder Value – DOWN

40,41,42,43	-20	0	-15	-3
44,45,46,47	-20	0	-15	-3
48,49,50,51	-20	0	-16	0
52,53,54,55	-20	0	-16	0
56,57,58,59	-20	0	-16	0
60,61,62,63	-20	-4	-16	0
64,65,66,67	-20	-3	-16	0
68,69,70,71	-20	-2	-16	0
72,73,74,75	-20	0	-16	2
76,77,78,79	-20	0	-15	0
80,81,82,83	-20	0	-15	0

The code shown in FIG. 5 repeats each time the processor goes through its delay loop. Each time through, the adjustment value is added to the number of instruction cycles in the loop to offset the frequency error to zero.

Using the same example described above where the temperature is 20° and decreasing, the accumulated error threshold method with a threshold of -6 will be used with the adjustment value -15.3 to show operation of the method. After the first time through the delay, the system will be 3/10 of a count too slow. After the second, it will be 6/10 too slow.

1 The accumulated error of -6 has now reached the threshold. So,
 2 the next time through the delay the adjustment value will be
 3 decremented by one and the ten's complement of its remainder
 4 will be added to the accumulated error. The output of the
 5 accumulated error after the third delay is therefore $-6 + (10 +$
 6 $(-3)) = 1$. Table 4 shows this in tabular form and the output of
 7 the process is shown in FIG. 6.

8 Table 4

DESIRED ADJUST VALUE = -15.3

DELAY LOOP	ADJUST VALUE USED	REMAINDER VALUE USED	ACCUMULATED ERROR	THRESHOLD EXCEEDED
1	-15	-3	-3	NO
2	-15	-3	-6	YES
3	$-15 - 1 = -16$	$-3 + 10 = 7$	1	NO
4	-15	-3	-2	NO
5	-15	-3	-5	NO
6	-15	-3	-8	YES
7	$-15 - 1 = -16$	$-3 + 10 = 7$	-1	NO
8	-15	-3	-4	NO
9	-15	-3	-7	YES
10	$-15 - 1 = -16$	$-3 + 10 = 7$	0	NO
AVG. -15.3		SUM 0		

9
 10 This technique utilizes integer math rather than floating
 11 point math in order to achieve pseudo floating point adjustments
 12 in an environment that dictates the use of integer numbers, i.e.
 13 a digital processor delay loop or counter/timer.

14 In theory, accumulated error thresholding proves that
 15 repetition interval errors will reside within the bounds of $1/20$

1 of a count which is negligible compared to no accumulated error
2 thresholding correction. FIG. 7 provides a graph of a test
3 showing error with cycle time correction but no accumulated
4 error thresholding, identified as 70; the positive and negative
5 acceptable error limits, error within one count, are identified
6 as 72A and 72B; and error with accumulated error thresholding,
7 identified as 74. FIG. 7 was developed utilizing the
8 accumulated error thresholding technique with a one second
9 repetition interval produced by a Texas Instruments TMS 5320c31
10 digital signal processor chip using the oscillator in FIG. 1A
11 (divided by four) and the same model Dallas Semiconductor
12 temperature chip in a temperature varying environment. As shown
13 in FIG. 7, the accumulated error of accumulated error
14 thresholding 74 did not exceed the maximum acceptable error
15 bound of curves 72A and 72B. Error 74 slightly exceeded the
16 maximum expected error for a theoretical system because of the
17 practicalities of the implementation. This test proves that
18 accumulated error thresholding is effective in improving the
19 performance of a timing system.

20 Using more digits after the decimal point can extend the
21 precision of accumulated error thresholding. So far,
22 accumulated error thresholding has been introduced as only using
23 the tenths value of the adjustment value which has a resolution
24 of 1/20 of a count. If accumulated error thresholding were to

1 use both the tenths and hundredths values, the resolution would
 2 become a factor of 10 better or 1/200 of a count. If all digits
 3 up to the thousandths value were used, the resolution would be
 4 1/2000 of a count. This method could be extended in a like
 5 manner to any order of resolution desired. This manuscript will
 6 refer to first order as accumulated error thresholding to the
 7 tenths, second order as accumulated error thresholding to the
 8 hundredths, and third order as accumulated error thresholding to
 9 the thousandths.

10 Equations for calculating higher order adjustment values
 11 are shown below:

$$12 \quad \text{Adjustment Value}'' = \text{round}(\text{Adjustment Value}, 0) \quad (4)$$

$$13 \quad \begin{aligned} &\text{Remainder Value}_{10}'' = \\ &[\text{round}(\text{Adjustment Value}, 1) - \text{round}(\text{Adjustment Value}, 0)] \times 10 \end{aligned} \quad (5)$$

$$14 \quad \begin{aligned} &\text{Remainder Value}_{100}'' = \\ &[\text{round}(\text{Adjustment Value}, 2) - \text{round}(\text{Adjustment Value}, 1)] \times 100 \end{aligned} \quad (6)$$

15 As can be seen equations 4' and 5' are very similar to equations
 16 4 and 5. Pseudo code for the higher order algorithm is given in
 17 FIG. 8.

18 As an example to show how second order accumulated error
 19 thresholding works, assume 15.34 cycles need to be subtracted
 20 from the current code to offset the frequency error to zero.
 21 After the first delay, the tenths value will be 3/10 too slow
 22 and the hundredths value will be 4/10 too slow. After the

1 second delay, the tenths value will be 6/10 too slow and the
2 hundredths value will be 8/10 too slow. Both of these have now
3 reached the threshold and need to be adjusted. When the
4 hundredths accumulated error reaches the threshold, 1 is
5 subtracted from the tenths remainder. When the tenths value
6 reaches its threshold, 1 is subtracted from the adjustment
7 value. Table 5 shows this for each delay loop.

Table 5

Delay Loop	Adjust Value Used	Remain_10 Used	Remain_100 Used	Acc_10	Acc_100	Thres_10	Thres_100
1	-15	-3	-4	-3	-4	no	no
2	-15	-3	-4	-6	-8	yes	yes
3	-15-1=-16	-3+10=7	-4+10=6	0	-2	no	no
4	-15	-3	-4	-3	-6	no	yes
5	-15	-3-1=-4	-4+10=6	-7	0	yes	no
6	-15-1=-16	-3+10=7	-4	0	-4	no	no
7	-15	-3	-4	-3	-8	no	yes
8	-15	-3-1=-4	-4+10=6	-7	-2	yes	no
9	-15-1=-16	-3+10=7	-4	0	-6	no	yes
10	-15	-3-1=-4	-4+10=6	-4	0	no	no
11	-15	-3	-4	-7	-4	yes	no
12	-15-1=-16	-3+10=7	-4	0	-8	no	yes
13	-15	-3-1=-4	-4+10=6	-4	-2	no	no
14	-15	-3	-4	-7	-6	yes	yes
15	-15-1=-16	-3+10=7	-4+10=6	-1	0	no	no
16	-15	-3	-4	-4	-4	no	no
17	-15	-3	-4	-7	-8	yes	yes
18	-15-1=-16	-3+10=7	-4+10=6	-1	-2	no	no
19	-15	-3	-4	-4	-6	no	yes
20	-15	-3-1=-4	-4+10=6	-8	0	yes	no
21	-15-1=-16	-3+10=7	-4	-1	-4	no	no
22	-15	-3	-4	-4	-8	no	yes
23	-15	-3-1=-4	-4+10=6	-8	-2	yes	no
24	-15-1=-16	-3+10=7	-4	-1	-6	no	yes
25	-15	-3-1=-4	-4+10=6	-5	0	no	no
26	-15	-3	-4	-8	-4	yes	no
27	-15-1=-16	-3+10=7	-4	-1	-8	no	yes
28	-15	-3-1=-4	-4+10=6	-5	-2	no	no
29	-15	-3	-4	-8	-6	yes	yes
30	-15-1=-16	-3+10=7	-4+10=6	-2	0	no	no
31	-15	-3	-4	-5	-4	no	no
32	-15	-3	-4	-8	-8	yes	yes
33	-15-1=-16	-3+10=7	-4+10=6	-2	-2	no	no
34	-15	-3	-4	-5	-6	no	yes
35	-15	-3-1=-4	-4+10=6	-9	0	yes	no
36	-15-1=-16	-3+10=7	-4	-2	-4	no	no
37	-15	-3	-4	-5	-8	no	yes
38	-15	-3-1=-4	-4+10=6	-9	-2	yes	no
39	-15-1=-16	-3+10=7	-4	-2	-6	no	yes
40	-15	-3-1=-4	-4+10=6	-6	0	yes	no
41	-15-1=-16	-3+10=7	-4	1	-4	no	no

42	-15	-3	-4	-2	-8	no	yes
43	-15	-3-1=-4	-4+10=6	-6	-2	yes	no
44	-15-1=-16	-3+10=7	-4	1	-6	no	yes
45	-15	-3-1=-4	-4+10=6	-3	0	no	no
46	-15	-3	-4	-6	-4	yes	no
47	-15-1=-16	-3+10=7	-4	1	-8	no	yes
48	-15	-3-1=-4	-4+10=6	-3	-2	no	no
49	-15	-3	-4	-6	-6	yes	yes
50	-15-1=-16	-3+10-1=6	-4+10=6	0	0	no	no
average -15.34							

To prove the functionality of second order accumulated error thresholding, a simulation was run using second order accumulated error thresholding, and its results are shown in FIG. 9. The curve without accumulated error thresholding is shown as 90. The positive and negative maximum acceptable error curves are 92A and 92B. This is error to within one count of the processor. The second order accumulated error thresholding curve is shown at 94. As can be seen, curve 94 is indistinguishable from the zero error axis at this scale. This simulation demonstrates that second order accumulated error thresholding stays within the predicted bounds and produces very precise results.

Higher orders of accumulated error thresholding can be performed up to the accuracy requirements of the system. The error using first order accumulated error thresholding is bounded at plus or minus 1/20 of a count. The theoretical error in counts using an n-th order accumulated error threshold is bounded at:

1
$$\pm e = \frac{10^{-n}}{2} \quad (7)$$

2 As discussed above, in relation to FIG. 7, actual error may be
3 greater than $|e|$ because of the practicalities of implementation.
4 In any case, the theoretical error can give a measure of the
5 order of accumulated error thresholding required to give a
6 desired accuracy.

7 When implementing accumulated error thresholding in a
8 system, the first step is collecting the frequency vs. sensor
9 data. For temperature variation, this is accomplished using an
10 environmental temperature chamber. The temperature profile
11 should be a steadily increasing/decreasing temperature at a rate
12 the system might see in the projected application. (This can be
13 similar to that of FIG. 1B).

14 Using the environmental chamber programmed with the desired
15 profile, the frequency and temperature are measured and
16 recorded. Those measurements are then used to calculate the
17 adjustment values and remainders, which are stored in the lookup
18 table. The lookup table is then programmed in the systems non-
19 volatile memory and the above pseudo code is implemented into
20 the processor's firmware.

21 Due to the aging effect of oscillators, this process will
22 need to be repeated periodically, dependent on the speed of the

1 aging and the desired accuracy of the system. Typically, this
2 period can be several months to several years.

3 It will be understood that various changes in the detail,
4 steps and arrangement of parts, which have been herein described
5 and illustrated in order to explain the nature of the invention,
6 may be made to those skilled in the art with the principle and
7 scope of the invention as expressed in the independent claims.

1 Attorney Docket No. 96276

2

3 DELAY LOOP CORRECTION FOR PROGRAMMABLE CONTROLLERS

4

5 ABSTRACT OF THE DISCLOSURE

6 An apparatus provides a correction value for an oscillator.

7 At least one parameter sensor measures a system parameter

8 influencing the oscillator. A lookup table determines a cycle

9 adjustment value based on the system parameter. A processor

10 joined to the oscillator implements the cycle adjustment value

11 to correct for oscillator variation. Cycle adjustment values

12 can be computed in both whole cycles and partial cycles through

13 accumulated error thresholding. The parameter sensor can be a

14 temperature sensor, a voltage sensor or both kinds of sensors.

15 The lookup table and processor can have additional terms to

16 account for hysteresis in the oscillator.




FIG. 1A




FIG. 1B




FIG. 2




FIG. 3




FIG. 4

Temp = Chip Temp

IF Temp >= Previous Temp THEN

Adjustment Value = Base Table Address + [Offset(Temp)]

Remainder = Base Table Address + [Offset(Temp) + 1]

ELSE IF Temp < Previous Temp THEN

Adjustment Value = Base Table Address + [Offset(Temp) + 2]

Remainder = Base Table Address + [Offset(Temp) + 3]

END IF

IF Accumulated Error > Threshold THEN

Adjustment Value = Adjustment Value + 1

Remainder = Remainder - 10

ELSE IF Accumulated Error < Threshold THEN

Adjustment Value = Adjustment Value - 1

Remainder = 10 + Remainder

ELSE

Adjustment Value = Adjustment Value


Remainder = Remainder

END IF

Accumulated Error = Accumulated Error + Remainder

Previous Temp = Temp

FIG. 5



DELAY LOOP

FIG. 6




FIG. 7

Temp = Chip Temp

IF Temp >= Previous Temp THEN

Adjustment Value = Base Table Address + [Offset(Temp)]

Remainder_10 = Base Table Address + [Offset(Temp) + 1]

Remainder_100 = Base Table Address + [Offset(Temp) + 2]

ELSE IF Temp < Previous Temp THEN

Adjustment Value = Base Table Address + [Offset(Temp) + 3]

Remainder_10 = Base Table Address + [Offset(Temp) + 4]

Remainder_100 = Base Table Address + [Offset(Temp) + 5]

END IF

IF Accumulated Error_100 > Threshold THEN

Remainder_10 = Remainder_10 + 1

Remainder_100 = Remainder_100 - 10

ELSE IF Accumulator Error < Threshold THEN

Remainder_10 = Remainder_10 - 1

Remainder_100 = 10 + Remainder_100

ELSE

Remainder_10 = Remainder_10

Remainder_100 = Remainder_100

END IF

IF Accumulated Error_10 > Threshold THEN

Adjustment Value = Adjustment Value + 1

Remainder_10 = Remainder_10 - 10

ELSE IF Accumulator Error_10 < Threshold THEN

Adjustment Value = Adjustment Value - 1

Remainder_10 = 10 + Remainder_10

ELSE

Adjustment Value = Adjustment Value

Remainder_10 = Remainder_10

END IF

Accumulated Error_10 = Accumulated Error_10 + Remainder_10

Accumulated Error_100 = Accumulated Error_100 + Remainder_100

Previous Temp = Temp

FIG. 8




FIG. 9