



DEPARTMENT OF THE NAVY

OFFICE OF COUNSEL
NAVAL UNDERSEA WARFARE CENTER DIVISION
1176 HOWELL STREET
NEWPORT RI 02841-1708

IN REPLY REFER TO:

Attorney Docket No. 95819

Date: 17 May 2005

The below identified patent application is available for licensing. Requests for information should be addressed to:

PATENT COUNSEL
NAVAL UNDERSEA WARFARE CENTER
1176 HOWELL ST.
CODE 00OC, BLDG. 112T
NEWPORT, RI 02841

Serial Number 11/086,737
Filing Date 21 March 2005
Inventor James D. Hagerty

If you have any questions please contact James M. Kasischke, Patent Counsel, at 401-832-4230.

DISTRIBUTION STATEMENT A
Approved for Public Release
Distribution Unlimited

20050523 002

1 Attorney Docket No. 95819

2

3 WIRELESS SERIAL DATA TRANSMISSION METHOD AND APPARATUS

4

5 STATEMENT OF GOVERNMENT INTEREST

6 The invention described herein may be manufactured and used
7 by or for the Government of the United States of America for
8 governmental purposes without the payment of any royalties
9 thereon or therefor.

10

11 CROSS-REFERENCE TO RELATED PATENT APPLICATIONS

12 This patent application is co-pending with one related
13 patent applications entitled Radio Frequency Hydrophone System
14 (Attorney Docket No. 96809) by the same inventor as this
15 application.

16

17 BACKGROUND OF THE INVENTION

18 (1) Field of the Invention

19 This invention relates to a method and apparatus for
20 transmitting digital serial data. More specifically the
21 invention relates to a method and apparatus for wirelessly
22 transmitting digitized analog data and receiving and
23 reconstructing the data on receipt.

1 (2) Description of the Prior Art

2 It is becoming more and more desirable to create wireless
3 radio telemetry links to take advantage of modern advances in
4 sensor technology. Putting the sensors in remote locations
5 allows monitoring of data that was previously uncollectable. In
6 such a situation it is mandatory to keep power consumption to an
7 absolute minimum to allow for long battery life or even the
8 possibility of wireless power transmission. In the latter,
9 power transmission efficiencies tend to be low, mandating the
10 very lowest power consumption for the sensor and its associated
11 electronics. The associated electronics may include a
12 preamplifier, analog-to-digital converter, microcontroller, and
13 RF data transmitter.

14 FIG. 1A shows the timing of a typical analog-to-digital
15 (A/D) converter, specifically the Analog Devices AD977. This
16 device has a maximum rated sampling rate of 100 ksamples/sec.
17 The sampling speed can be provided externally by an EXT CLK
18 signal 6. With each sample, the device produces a 16-bit serial
19 word. The device can also be programmed to produce a
20 synchronization pulse as shown at 8 in the diagram at the
21 beginning of each 16-bit data packet. This trace 8 is labeled
22 "SYNC" in accordance with the other figures. The DATA OUT
23 signal is shown as trace 10. In prior art systems, a composite
24 waveform is produced from the last two traces 8 and 10 by

1 connecting the separate inputs of an OR gate before modulating a
2 transmitter.

3 One flexible way of generating the essential control
4 signals to produce a synchronization pulse output is to use a
5 microprocessor. The microprocessor may be a small, 8-bit unit
6 such as the Philips 87LPC764. The start convert and data clock
7 pulses (i.e., the first two A/D timing waveforms) may be
8 generated by the microprocessor with only a few lines of
9 assembly code. Then, the code may be "looped" back for another
10 sampling interval.

11 The serial A/D output is then used to modulate a typical
12 radio transmitter, such as the Maxim 1472, which will produce a
13 composite, modulated signal centered around a carrier of 315,
14 433, or 915 MHz. These are popular license-free bands and are
15 used only as examples. The MAX1472 is available as a 315 MHz or
16 a 433 MHz unit and is a complete digital RF transmitter on a
17 board that has only a 1 square inch footprint.

18 The major challenge occurs upon receiving the signal. FIG.
19 1B shows the timing diagram of a typical digital-to-analog
20 converter (specifically, the AD5542 by Analog Devices). After
21 the signal is received and demodulated, the received bitstream
22 here called DATA IN 14 should be converted back into the desired
23 original waveform in the D/A converter utilizing the clock
24 signal CLK 16. The fundamental problem, however, is locating

1 the beginning of the data packet because, as received, the
2 ENABLE signal 18 is tied in with the DATA IN signal 14.

3 A known method of detecting the packet boundary is to send
4 a sync or starting pulse which is much longer than one "high"
5 data bit. A time interval measurement is then performed after
6 detecting the positive-going edge of the sync pulse. A
7 processor would perform these steps and send the result to the
8 D/A converter. However, this is computationally slow and
9 requires large blocks of memory. When a memory refresh in the
10 detection processor is performed, a glitch or missing data point
11 may occur in the detection. This method has the additional
12 problem that a string of high data bits in the data packet could
13 be mistaken for a start or a sync pulse. This potential problem
14 would throw the detection hopelessly out of synchronization.

15

16 SUMMARY OF THE INVENTION

17 This invention provides a data transmission system which
18 includes a serial A/D converter and a transmission processor.
19 The transmission processor provides control signals to the A/D
20 converter and first and second transmitters. The first
21 transmitter is joined to the A/D converter to transmit a sync
22 signal at a first frequency. The second transmitter is joined
23 to transmit serial digitized data at a second frequency. First
24 and second receivers are used to receive these frequencies. A

1 reception processor is joined to the first receiver to activate
2 a D/A converter on receipt of the sync signal. The D/A
3 converter then converts digitized data received by the second
4 receiver back to analog format. A method is also provided for
5 transmitting and decoding the digital data.

6

7

BRIEF DESCRIPTION OF THE DRAWINGS

8 A more complete understanding of the invention and many of
9 the attendant advantages thereto will be readily appreciated as
10 the same becomes better understood by reference to the following
11 detailed description when considered in conjunction with the
12 accompanying drawings wherein:

13 FIG. 1A is a timing diagram for a prior art A/D converter;

14 FIG. 1B is a timing diagram for a prior art D/A converter;

15 FIG. 2 is a diagram showing a circuit for transmission of
16 data according to this invention; and

17 FIG. 3 is a diagram showing a circuit for receiving data
18 according to this invention.

19

20

DESCRIPTION OF THE PREFERRED EMBODIMENT

21 An effective solution to the above problems is to transmit
22 the sync pulse at a different frequency than the rest of the
23 data stream. Using this method, a sync or starting pulse will
24 never be confused with a data pulse, and the receiver processor

1 can then switch over to the data frequency and receive the data
2 packet. A preferred apparatus 20 for transmitting a signal
3 according to this method is provided in FIG. 2. A preferred
4 apparatus for receiving and reconstructing the original analog
5 signal is in FIG. 3.

6 Referring now to FIG. 2, there is shown the transmitter
7 components of the invention including an analog data source 22
8 joined to an analog-to-digital (A/D) converter 24. A/D
9 converter 24 can be any analog-to-digital converter such as the
10 Analog Devices AD977 or the like. A/D converter 24 has an
11 analog input marked A IN, a clock input marked CLK and an
12 initialization input marked START. Additionally, A/D converter
13 24 has a sync pulse output marked SYNC and a digital data output
14 marked DATA OUT. A/D converter 24 is joined to be controlled by
15 a transmission (TX) processor 26.

16 Transmission processor 26 can be any processor capable of
17 controlling A/D converter 24 and at least one transmitter. In a
18 preferred embodiment, transmission processor 26 can be a
19 microprocessor such as the Philips 87LPC764 which may be clocked
20 up to 20 MHz allowing rapid switching. Processor 26 has ports
21 marked BIT 0, BIT 1, BIT 2 and BIT 3. Processor 26 BIT 0 port
22 is joined to the START input of A/D converter 24. Activation of
23 BIT 0 port will cause A/D converter 24 to provide a sync pulse
24 on its SYNC port. The Processor 26 BIT 1 port is joined to the

1 clock input of the A/D converter 24 for clocking or strobing A/D
2 converter 24 to sample data from analog data source 22.

3 A first transmitter 28 marked TX1 is provided to transmit a
4 sync pulse on a first frequency at the RF OUT port. This
5 transmitter 28 has a DATA IN port joined to the SYNC port of the
6 A/D converter 24 and a POWER/ENABLE input joined to the BIT 2
7 port of TX processor 26. First transmitter 28 receives an
8 activation signal from TX processor 26 on the POWER/ENABLE
9 input.

10 A second transmitter 30 marked TX2 is provided to transmit
11 serial data on a second frequency at a RF OUT port of the second
12 transmitter. Second transmitter 30 has a DATA IN port joined to
13 the DATA OUT port of the A/D converter 24 and a POWER/ENABLE
14 input joined to the BIT 3 port of TX processor 26. Second
15 transmitter 30 is activated by this joined BIT 3 port.

16 First and second transmitters 28 and 30 can be any
17 transmitter such as the Maxim 1472 transmitter chip. Any
18 modulation scheme can be used. For example, the Maxim 1472
19 transmitter chip can support PSK (phase-shift keying) and FSK
20 (frequency-shift keying). The first and second frequencies can
21 be selected from 315 MHz, 433 MHz and 915 MHz because these are
22 popular license-free bands. Other frequencies can be used.

23 First and second transmitter RF OUT ports are joined to a
24 diplexer 32 which is in turn joined to a transmitter antenna 34.

1 Diplexer 32 resistively terminates energy at unwanted frequencies
2 while passing energy at desired frequencies. Thus, it allows
3 one antenna to be shared by two transmitters giving those
4 transmitters and the antenna the proper impedance termination.
5 Transmitter antenna 34 should have sufficient bandwidth to
6 support both transmission frequencies. In the alternative, the
7 diplexer can be omitted and separate transmitter antennas can be
8 provided for each frequency.

9 At the transmission circuit 20, there are concerns about
10 power consumption and complexity. Because the sync or start
11 pulse is separate from the data stream, only one transmitter
12 needs to be active at a given time. TX processor 26, which is
13 necessary to clock A/D converter 24, may easily switch from one
14 transmitter to the other utilizing BIT 2 and 3 when the sync
15 pulse and then, subsequently, the data stream are sent out. By
16 inactivating the unused transmitter, intermodulation products
17 and undesired mixing between the two transmitters 28 and 30 will
18 be avoided.

19 Referring now to FIG. 3, there is shown the receiving
20 components of the invention. Receiving circuit 36 includes a
21 receiving antenna 38. As above receiving antenna 38 should be
22 dual-band or wideband in order to be capable of receiving both
23 transmitted frequencies. The dual-band antenna can be
24 implemented with traps (a built-in inductor/capacitor circuit

1 which allows two-band resonance tuning). In the alternative
2 separate receiving antennas could be provided for each
3 frequency. These could be simple, one-band stub antennas.
4 Receiving antenna 38 is joined to an impedance matching network
5 40 in order to provide efficient signal power transfer and to
6 avoid intermodulation. Matching network 40 is joined to an
7 optional first band pass filter 42 that allows passage of RF
8 signals at the first frequency. First band pass filter 42 is in
9 turn joined to a first receiver 44 marked RX1. First receiver
10 44 has a SIGNAL IN port for receiving the radio frequency signal
11 at the first frequency. A DATA OUT port is provided on first
12 receiver 44 for providing the demodulated signal received.

13 Matching network 40 is also joined to an optional second
14 band pass filter 46 that allows passage of RF signals at the
15 second frequency. Second band pass filter 46 is in turn joined
16 to a second receiver 48 marked RX2. Second receiver 48 has a
17 SIGNAL IN port and DATA OUT port. Radio frequency signals at
18 the second frequency are received at the SIGNAL IN port, and the
19 demodulated signal is provided at the DATA OUT port.

20 Optional first and second band pass filters 42 and 46 are
21 preferred in a noisy environment. These filters may consist of
22 simple, low-profile surface-mount parts. The group delay
23 through both filters should be equalized in order to avoid

1 adding a source of differential timing error between the sync
2 channel and the data channel.

3 The first receiver 44 DATA OUT port is joined to an
4 INTERRUPT port on a receiver (RX) processor 50. RX processor 50
5 has BIT 0, BIT 1 and BIT 2 ports for providing control signals
6 to a digital-to-analog (D/A) converter 52. D/A converter 52 has
7 an ENABLE port joined to RX Processor 50 BIT 0 Port, a CLK port
8 joined to RX Processor 50 BIT 1 Port, and an END port joined to
9 RX Processor 50 BIT 2 port. D/A converter 52 also has a DATA IN
10 port joined to the second receiver 48 DATA OUT port for
11 receiving the demodulated data signal. ENABLE port activates
12 D/A converter 52 to indicate that a new data packet is arriving.
13 The CLK port receives a clock signal from RX processor 50 to
14 clock the received data. The RX processor 50 BIT 2 port
15 provides an ending signal to the END port to indicate the end of
16 the data packet. A DAC OUT port on the D/A converter 52 is
17 provided to output the reconstructed analog signal. Low-pass
18 filter 54 is joined to the DAC OUT port to remove undesired high
19 frequency noise and to reconstruct the original sampled signal.

20 In operation, the sync pulse signal is received at antenna
21 38, and it passes through impedance matching network 40 and band
22 pass filter 42 to first receiver 44. Receiver 44 provides the
23 demodulated sync pulse to RX processor 50 INTERRUPT port. The
24 RX processor 50 interrupt may be programmed to be edge-triggered

1 for a rapid response. RX processor should have an interrupt
2 service time that is at least an order of magnitude faster than
3 the length of a data bit, or else it will not be able to
4 transfer control from first receiver 44 to second receiver 48 in
5 time to catch the beginning of the serial data. For instance,
6 if a data bit is 20 microseconds long, a maximum interrupt
7 response time of 1 microsecond is recommended. In accordance
8 with these parameters, RX processor 50 can be a Philips 87LPC764
9 microprocessor which is clocked to allow sub-microsecond
10 interrupt response times. Faster microcontrollers may be used
11 if necessary.

12 After receiving the sync pulse, RX processor 50 enables the
13 D/A converter 52, waits for a duration corresponding to the
14 middle of the first data bit, and then generates the appropriate
15 number of clock pulses to clock in the data that appears at the
16 second receiver 48. A data stop pulse can be sent by RX
17 processor 50 if necessary to indicate the end of the packet.
18 The data stop pulse can be sent after the RX processor
19 determines that sufficient clock pulses have elapsed to convert
20 the data packet. In the alternative, the data stop pulse can
21 originate at the A/D converter 24 as ordered by TX processor 26.
22 The data stop pulse would follow the same path as the sync
23 pulse. The RX Processor 50 then returns to polling the
24 INTERRUPT port, and waits for the next sync or start pulse.

1 One source of timing ambiguity or jitter between the two
2 channels could be multi-path distortion. In other words, if the
3 first frequency signal took a different, reflected path than the
4 second frequency signal then there could be multiple or delayed
5 arrivals at the receive antenna 38. This can be minimized by
6 using the lowest transmit power necessary to achieve a given
7 signal-to-noise ratio or bit-error rate. Directional antennas
8 in conjunction with minimum necessary transmit power will
9 alleviate this effect. In one use, the propagation path is
10 confined to a well-defined, narrow physical structure and may be
11 tailored to avoid multi-path problems using the above
12 techniques.

13 This invention represents an improvement over the prior art
14 because it successfully removes the ambiguity in distinguishing
15 the sync or start pulse from a string of high values in the data
16 stream. The method has the further advantage in that it is
17 adaptable to all modulation schemes while requiring only minimal
18 extra hardware. No power dissipation penalty occurs at the
19 transmit end because the transmitters are keyed separately and
20 are never on at the same time. Utilizing this method, only a
21 limited amount of data will be lost if a sync pulse is missed.
22 Another independent chance to receive the data occurs at the
23 beginning of the next packet, which tends to minimize the number
24 of erroneous data points in the reproduced output waveform. (In

1 other words, this method is self correcting from a
2 synchronization standpoint.) Contrast this to previous
3 detection methods where, if a sync pulse is mistaken for a group
4 of data bits, a long string of received packets could be out of
5 synchronization before the error is detected. This protocol has
6 a low time and memory overhead because only one sync or start
7 pulse is required in front of each data packet. However, the
8 sync pulse may be made wider for more energy per bit if
9 additional robustness is required.

10 This method is general to all serial communications systems
11 which have data modulating a radio-frequency carrier. There are
12 many alternatives in its implementation which involve tradeoffs
13 in power dissipation (i.e., the use of faster microprocessors
14 for interrupt handling), more complicated antenna coupling
15 networks to accommodate the two frequencies (i.e., trap antennas
16 and diplexers vs. separate antennas), and more
17 hardware-intensive receivers which would be used for detecting
18 modulation of greater complexity. For example, phase-shift
19 keying (PSK) has been shown to have improved multi-path
20 performance over simpler modulation methods and therefore would
21 require a more complicated receiver for the sync and data
22 channels.

23 The transmit and receive processors could be implemented as
24 state generators which are driven by a high-speed square wave.

1 The transmitter state generator is free-running and is clocked
2 by the A/D sample clock or crystal oscillator. It produces the
3 A/D control signals and all outputs shown in FIG. 2. The
4 receiver state generator would produce the clock pulses needed
5 to transfer the data into the D/A converter, plus any necessary
6 control signals. Both state generators may be built using a
7 digital counter and a PROM (programmable read-only memory). The
8 square wave needed to drive the receiver state generator would
9 be gated on by setting a flip-flop after a sync pulse is
10 received. At the end of the D/A control sequence the flip-flop
11 is reset and the logic is ready for another packet detection
12 interval, which is initiated by a new (detected) sync pulse.

13 The apparatus cited in FIGS. 2 and 3 represent only one
14 possible apparatus that can be used for providing and
15 reconstructing a data stream by the inventive method, and this
16 invention should not be limited by application to any specific
17 apparatus.

1 Attorney Docket No. 95819

2

3 WIRELESS SERIAL DATA TRANSMISSION METHOD AND APPARATUS

4

5 ABSTRACT OF THE DISCLOSURE

6 A data transmission system includes a serial A/D converter
7 and a transmission processor. Transmission processor provides
8 control signals to the A/D converter and first and second
9 transmitters. The first transmitter is joined to the A/D
10 converter to transmit a sync signal at a first frequency. The
11 second transmitter is joined to transmit serial digitized data
12 at a second frequency. First and second receivers are used to
13 receive these frequencies. A reception processor is joined to
14 the first receiver to activate a D/A converter on receipt of the
15 sync signal. The D/A converter then converts digitized data
16 received by the second receiver back to analog format. A method
17 is also provided for transmitting and decoding the digital data.




FIG. 1A




FIG. 1B




FIG. 2




FIG. 3