



DEPARTMENT OF THE NAVY
OFFICE OF COUNSEL
NAVAL UNDERSEA WARFARE CENTER DIVISION
1176 HOWELL STREET
NEWPORT RI 02841-1708

IN REPLY REFER TO:

Attorney Docket No. 75270
Date: 5 May 2003

The below identified patent application is available for licensing. Requests for information should be addressed to:

PATENT COUNSEL
NAVAL UNDERSEA WARFARE CENTER
1176 HOWELL ST.
CODE 000C, BLDG. 112T
NEWPORT, RI 02841

Serial Number 09/641,395
Filing Date 8/17/00
Inventor Roger L. Woodall

If you have any questions please contact James M. Kasischke, Acting Deputy Counsel, at 401-832-4736.

DISTRIBUTION STATEMENT A
Approved for Public Release
Distribution Unlimited

MULTIMODE INVARIANT PROCESSOR

TO ALL WHOM IT MAY CONCERN:

BE IT KNOWN THAT ROGER L. WOODALL, citizen of the United States of America, employee of the United States Government and resident of Jewett City, County of New London, State of Connecticut has invented certain new and useful improvements entitled as set forth above of which the following is a specification:

ROBERT W. GAUTHIER, ESQ.
Reg. No. 35153
Naval Undersea Warfare Center
Division, Newport
Newport, RI 02841-1708
TEL: 401-832-4736
FAX: 401-832-1231

20030605 084

1 Attorney Docket No. 75270

2

3

MULTIMODE INVARIANT PROCESSOR

4

5

STATEMENT OF GOVERNMENT INTEREST

6

7

8

9

10

11

CROSS-REFERENCE TO RELATED APPLICATIONS

12

13

14

15

16

17

18

19

20

BACKGROUND OF THE INVENTION

21

(1) Field of the Invention

22

23

24

The present invention relates generally to the field of electronic neural networks, and more particularly to a new architecture for neural networks having a plurality of hidden

1 layers, or multi-layer neural networks, and further to a new
2 neural network processor for classifying patterns in optical
3 image data, or other arrays of input data having one or more
4 input dimensions.

5 (2) Description of the Prior Art

6 Electronic neural networks have been developed to rapidly
7 identify patterns in certain types of input data, or to
8 accurately classify the input patterns into one of a plurality of
9 predetermined classifications. For example, neural networks have
10 been developed which can recognize and identify patterns, such as
11 the identification of hand-written alphanumeric characters, in
12 response to input data constituting the pattern of on/off picture
13 elements, or "pixels," representing the images of the characters
14 to be identified. In such a neural network, the pixel pattern is
15 represented by, for example, electrical signals coupled to a
16 plurality of input terminals, which, in turn, are connected to a
17 number of processing nodes, or neurons, each of which is
18 associated with one of the alphanumeric characters which the
19 neural network can identify. The input signals from the input
20 terminals are coupled to the processing nodes through certain
21 weighting functions, and each processing node generates an output
22 signal which represents a value that is a non-linear function of
23 the pattern of weighted input signals applied thereto. Based on
24 the values of the weighted pattern of input signals from the

1 input terminals, if the input signals represent a character,
2 which can be identified by the neural network, one of the
3 processing nodes that is associated with that character will
4 generate a positive output signal, and the others will not. On
5 the other hand, if the input signals do not represent a
6 character, which can be identified by the neural network, none of
7 the processing nodes will generate a positive output signal.
8 Neural networks have been developed which can perform similar
9 pattern recognition in a number of diverse areas.

10 The particular patterns that the neural network can identify
11 depend on the weighting functions and the particular connections
12 of the input terminals to the processing nodes, or elements. As
13 an example, the weighting functions in the above-described
14 character recognition neural network essentially will represent
15 the pixel patterns that define each particular character.
16 Typically, each processing node will perform a summation
17 operation in connection with the weight values, also referred to
18 as connection values or weighting values, representing the
19 weighted input signals provided thereto, to generate a sum that
20 represents the likelihood that the character to be identified is
21 the character associated with that processing node. The
22 processing node then applies the non-linear function to that sum
23 to generate a positive output signal if the sum is, for example,
24 above a predetermined threshold value. The non-linear functions,

1 which the processing nodes may use in connection with the sum of
2 weighted input signals, are generally conventional functions,
3 such as step functions, threshold functions, or sigmoids. In all
4 cases the output signal from the processing node will approach
5 the same positive output signal asymptotically.

6 Before a neural network can be useful, the weighting
7 functions for a set of the respective input signals must be
8 established. In special cases, the weighting functions can be
9 established a priori. Normally, however, a neural network goes
10 through a training phase, in which input signals representing a
11 number of training patterns for the types of items to be
12 classified (e.g., the pixel patterns of the various hand-written
13 characters in the character-recognition example) are applied to
14 the input terminals, and the output signals from the processing
15 nodes are tested. Based on the pattern of output signals from
16 the processing nodes for each training example, the weighting
17 functions are adjusted over a number of trials. Once trained, a
18 neural network can generally accurately recognize patterns during
19 an operational phase. The degree of success is based in part on
20 the number of training patterns applied to the neural network
21 during the training stage and the degree of dissimilarity between
22 patterns to be identified. Such a neural network can also
23 typically identify patterns that are similar to the training
24 patterns.

1 One of the problems with conventional neural network
2 architectures as described above is that the training
3 methodology, generally known as the "back-propagation" method, is
4 often extremely slow in a number of important applications.
5 Also, under the back-propagation method, the neural network may
6 provide erroneous results, which may require restarting the
7 training. In addition, even after a neural network has been
8 through a training phase, confidence that the best training has
9 been accomplished may sometimes be poor. If a new classification
10 is to be added to a trained neural network, the complete neural
11 network must be retrained. Further, the weighting functions
12 generated during the training phase often cannot be interpreted
13 in ways that readily provide understanding of what they
14 particularly represent.

15 In my related patent application entitled "NEURAL DIRECTORS"
16 (Ser. No. 09/436,957), incorporated herein in its entirety by
17 reference, a new neural network architecture, or neural director,
18 was described in which the weighting functions may be determined
19 a priori, i.e., the new neural network architecture is
20 constructed rather than trained. The neural director has an
21 input processing node layer, which receives the input vector X
22 and an output processing node layer, which generates the output
23 vector Y. In a type 1 neural director containing linear neurons,
24 the connections between the input and output processing node

1 layers are a unique weighting set $w(i,j)$ that contains an
2 internal representation of a uniform spatial distribution of "J"
3 unit vectors throughout a unit sphere of "I" dimensions. Thus
4 the cosine value between any two adjacent unit vectors is a
5 constant everywhere in the unit sphere. A type 1 neural director
6 is thus described as linear in both its neural circuit, i.e.,
7 classically linear, and in its space, i.e., spatially linear. A
8 type 2 neural director, is generally classically linear but
9 spatially nonlinear, though it will be understood that either
10 classic or spatial nonlinearity will result in a neural director
11 type 2. A spatial nonlinearity causes an input vector pair to
12 diverge in direction in the output space and is analogous to a
13 system nonlinearity in chaos theory where two similar initial
14 condition points diverge over time. In the case of spatial
15 nonlinearity, the system divergence occurs as the input data
16 flows through repetitious stages of nonlinearity versus a chaotic
17 system recursion over time. One of the many important
18 characteristics of a constructed neural network is that a
19 classification of an input pattern is greatly defined by a
20 vector's direction in a multidimensional space. Reduced to its
21 most basic concept, a constructed neural network senses features
22 from a specific input pattern to provide a deterministic
23 direction through a connecting circuit as a feature vector. This
24 deterministic direction in a multidimensional space is the

1 information that is used for the recognition and classification
2 of the pattern. When compared to a neural director type 1 of the
3 same input and output dimensions, a neural director type 2
4 nonlinearly shifts an input vector away from the output direction
5 which one would anticipate using the neural director type 1. A
6 neural director type 2 produces a nonlinear gradient between two
7 poles in its multidimensional output space, one pole lying in the
8 center of a sub space that is directed by all positive elements
9 and the other pole being the opposite polarity. The spatial
10 nonlinearities of the type 2 neural director provide a process
11 that allows the discrimination of finer details in the
12 recognition of an input pattern. Depending on the resolution
13 chosen for the internal representation of the uniform spatial
14 distribution, a neural director type 1 may be called a "near"
15 ideal neural director type 1. A near ideal neural director type
16 1 remains linear in its neural circuit but it is slightly
17 nonlinear in space because the position of a vector in the neural
18 director's output space will be altered relative to the vector's
19 ideal position in a linear space. Used in a multilayer neural
20 director, the near ideal neural director type 1, without other
21 nonlinearities, increases the recognition resolution of similar
22 patterns.

23 My related patent application "NEURAL SENSORS" (Ser. No.
24 09/436,956), incorporated herein in its entirety by reference,

1 described the use of neural directors, in combination with other
2 constructed neural network components, to provide a neural
3 sensor. The neural sensor receives raw input data defining a
4 pattern, such as image or sound data, and generates a
5 classification identifier for the pattern. The neural sensor has
6 a pattern array former that organizes the raw input data into the
7 proper array format. A first order processing section receives
8 the pattern array and generates a first order feature vector
9 illustrative of first order features of the input data. A second
10 order processing section also receives the pattern array and
11 generates at least one second order feature vector illustrative
12 of gradients in the input data. A vector fusion section receives
13 the feature vectors from the first and second order processing
14 sections and generates a single fused feature vector, which is
15 provided to a pattern classifier network, or memory processor.

16 The memory processor, embodiments of which are described in
17 my related patent applications "DYNAMIC MEMORY PROCESSOR" (Ser.
18 No. 09/477,653) and "STATIC MEMORY PROCESSOR" (Ser. No.
19 09/477,638), incorporated herein in their entirety by reference,
20 receives the fused feature vector and, in turn, generates a
21 pattern classification for the input data. Generally, the neural
22 sensor increases input data dimensionality for improved pattern
23 sensitivity, while the memory processor reduces the data
24 dimensionality into a specific class. The dynamic memory

1 processor provides for recognition of a time variant input
2 pattern and is particularly suited for speech recognition. The
3 static memory processor provides for recognition of a non-time
4 varying input image, or pattern and provides a class identifier
5 for the dominant image.

6

7

SUMMARY OF THE INVENTION

8 Accordingly, it is an object of the present invention to
9 provide a new and improved neural network architecture for use in
10 pattern recognition in which the input image contains one or more
11 whole or partially hidden patterns.

12 Other objects and advantages of the present invention will
13 become more obvious hereinafter in the specification and
14 drawings.

15 In accordance with the present invention, a new neural
16 network architecture, referred to hereinafter as a Multimode
17 Invariant Processor (MIP), is provided. The MIP utilizes one or
18 more constructed neural network modules, such as neural
19 directors, Positional King Of the Mountain (PKOM) circuits, a
20 static memory processor and others to provide unique invariant
21 processes producing classifications of the input data. The
22 multimode invariant processor contains an architecture to process
23 one, two, or higher dimensional arrays of input data. One
24 embodiment of the MIP architecture, a two dimension architecture,

1 produces a process similar to human peripheral vision. This
2 embodiment will be described herein to provide a full
3 understanding of the invention and an understanding for
4 developing MIP architectures of other dimensionalities.

5 In brief summary, an image MIP, i.e., a two dimensional MIP,
6 is provided to simultaneously classify one or more whole or
7 partially hidden patterns in real world optical image data. The
8 classification processing is invariant to combinatorial changes
9 in photonic input image translation, scale size, rotation and
10 partial image input data. The photonic input image or input
11 image defines two-dimensional spatial data from an array of photo
12 transducers or pixels each represented by a pixel value. The
13 multimode invariant processor comprises a retina portion, a
14 spatial nonlinear portion, a convergence processing portion and a
15 classifier portion. The retina portion receives the input image
16 and transforms the input image into image data and generates in
17 response a vector of local image gradient information for each
18 pixel. The spatial nonlinear portion includes a neural director
19 array (harmonic neural network) associated with each respective
20 pixel, which generates respective feature vectors. The feature
21 vectors can have a greater dimensionality than the image data, to
22 aid in discrimination between similar patterns of the input
23 image. The spatial nonlinear portion processes image data to
24 further increase the discrimination between similar patterns of

1 the input image and to generate image feature information
2 representing at least one image primitive of the input image. An
3 image primitive is defined as a smallest part of an image that
4 can be distinguished from another image primitive of said image,
5 with respect to a specific MIP input resolution. The convergence
6 processing portion further increases the discrimination between
7 similar patterns of the input image and generates and converges
8 local common image feature information from any pixel position
9 through a common feature space into a portion of a memory vector
10 space. Each independent input image generates a set of primitive
11 activations in the memory vector space. The classifier portion
12 receives all primitive activations, or information, and generates
13 in response a classification indicating the likelihood that one
14 or more independent images are present in an image input data.

15

16

BRIEF DESCRIPTION OF THE DRAWINGS

17 A more complete understanding of the invention and many of
18 the attendant advantages thereto will be readily appreciated as
19 the same becomes better understood by reference to the following
20 detailed description when considered in conjunction with the
21 accompanying drawings wherein corresponding reference characters
22 indicate corresponding parts throughout the several views of the
23 drawings and wherein:

1 FIG. 1 is a functional block diagram of an illustrative
2 multimode invariant processor;

3 FIG. 2 is a schematic representation of a pixel gradient
4 window for use in the retina portion:

5 FIG. 3 is a schematic representation of a convergence
6 processing portion of the multimode invariant processor;

7 FIG. 4 is a schematic representation of the classifier
8 portion of the multimode invariant processor;

9 FIG. 5 is a functional block diagram of a second embodiment
10 of the multimode invariant processor; and

11 FIG. 6 is a schematic representation of a convergence
12 processing portion of the embodiment of FIG. 5.

13

14 DESCRIPTION OF THE PREFERRED EMBODIMENT

15 FIG. 1 is a functional block diagram of a two-dimensional
16 multimode invariant processor 10 constructed in accordance with
17 the present invention. One of the most important processes of a
18 multimode invariant processor is as a feed forward neural network
19 device where the data of one or more input images, each of a
20 specific form, can traverse through multiple possible distributed
21 paths in a connectionist architecture to a single specific output
22 for each classification representing each said specific image
23 forms. This process uses primitives within the input images to
24 direct and converge feature information into multiple common

1 feature areas of which classifications are determined. The
2 multimode invariant processor 10 receives input data, which
3 defines an image, and generates an output vector that identifies,
4 for the data defining the particular image that it receives, at
5 least one classification for the input pattern. The multimode
6 invariant processor 10 includes a retina portion 12, a non-linear
7 processing portion 14, a convergence processing portion 16 and a
8 classifier portion 18. As is conventional, the retina portion 12
9 transforms optical or photonic image data into data in the form
10 of an array of picture elements ("pixels") with data for each
11 pixel (a "pixel value") comprising a scalar value defining the
12 intensity of the pixel in the image. The potentials, or values,
13 for the various pixels in the image are generated in any
14 conventional manner. As an example, the retinal portion 12 of
15 FIG. 1 uses an array of transducers 20 for optical intensity
16 conversion to continuous analog levels of image data
17 transformation, or its digital equivalence, depending in the
18 physical configuration of the device.

19 In addition, the retina portion generates a set of feature
20 vectors that serve to identify primitives of the image. In
21 particular, feature vectors generated by the retina portion 12
22 identify, for the various pixels in the image, differences or
23 gradients in the pixel data between the respective pixel and
24 pixels in a region, or window, around the respective pixel. The

1 nonlinear processing portion 14 processes the feature vectors
2 generated by the retina portion 12 and generates a number of
3 aggregate feature vectors representing image primitives that are
4 used in classifying the various features in the image.

5 More specifically, and with reference also to FIG. 2, the
6 retina portion 12 further includes a window difference network
7 (WDN) 22 and a vector decoupler (VD) 24. The window difference
8 network 22 generates, for each pixel, an array defining gradients
9 with respect to the pixel according to a predetermined pattern in
10 a window surrounding the pixel, as will be described below in
11 connection with FIG. 2. The vector decoupler 24, in turn,
12 receives the gradient vectors generated by the window difference
13 network 22. If there is a fixed offset in the gradient vectors
14 generated by the window difference network 22, the vector
15 decoupler 24 will adjust the values of the vectors to remove the
16 fixed offset. It will be appreciated that the retina portion 12
17 may include one or a few window difference networks 22 and vector
18 decouplers 24, which operate in parallel, each generating
19 decoupled gradient vectors for a plurality of pixels.
20 Alternatively, the retina portion 12 may include a number of
21 window difference networks 22 and vector decouplers 24
22 corresponding to the number of pixels in the image, with each
23 window difference network 22 and vector decoupler 24 generating a
24 decoupled gradient vector for one of the pixels in the image.

1 As described above, the window difference network 22
2 generates, for each pixel, an array defining gradients with
3 respect to the pixel according to a predetermined pattern in a
4 window surrounding the pixel. FIG. 2 depicts two illustrative
5 patterns, identified by reference numerals 26 and 28,
6 respectively, which the window difference network 22 may use in
7 generating the gradient vectors. For pattern 26, identified as a
8 "star" pattern, the window difference network 22 defines a window
9 26(W) around the pixel 26(P) for which the gradient vector is
10 being generated. To generate the gradient vector, the window
11 difference network 22 selects pixels along a number of lines,
12 generally identified by reference numeral 26(L), which are equi-
13 angularly disposed about the pixel 26(P), and generates for each
14 such pixel a value corresponding to the difference between the
15 pixel value for the pixel and the pixel value for pixel 26(P).
16 The gradient vector for the star pattern 26 corresponds to the
17 set of difference values so generated. For pattern 28,
18 identified as a "block" pattern, the window difference network 22
19 defines a similar window 28(W) around the pixel 28(P) for which
20 the gradient vector is being generated. To generate the gradient
21 vector, the window difference network 22 generates for each pixel
22 in the window 28(W) a value corresponding to the difference
23 between the pixel value for the pixel and the pixel value for
24 pixel 28(P). It will be appreciated that the window difference

1 network 22 may also use other patterns in generating the gradient
2 vectors.

3 Nonlinear processing portion 14 of FIG. 1 includes a
4 plurality of neural director layers 30(1) through 30(N),
5 generally identified by reference numeral 30(n). Each neural
6 director layer 30(n) in turn comprises a plurality of neural
7 directors 30(n)(1) through 30(n)(S), where "S" corresponds to the
8 number of pixels in the image. Thus, the neural directors are
9 generally identified by reference numeral 30(n)(s) and each
10 neural director 30(n)(s) in a neural director layer 30(n) is
11 associated with a specific pixel "s" in the image. It is noted
12 that in the embodiment of FIG. 1, each neural director 30(n)(s)
13 is a near ideal neural director type 1 that contains an overall
14 uniform spatial linearity and slight local spatial nonlinearities
15 representing a simple harmonic neural network. For neural layer
16 30(1), each neural director 30(1)(s) receives the gradient vector
17 for the associated pixel "s" from retina portion 12. In
18 response, the neural director 30(1)(s) generates a feature vector
19 for the pixel which may have a greater dimensionality than the
20 gradient vector, to aid in discrimination between similar
21 patterns in the image data. The direction of a feature vector
22 can be seen to correspond with a specific feature, or primitive,
23 at least one of which may be present in the image.

1 As noted above, the nonlinear processing portion 14 includes
2 a number "N" of neural director layers 30(n). Each neural
3 director 30(n)(s) in a layer 30(n) receives the feature vector
4 from the correspondingly indexed neural director 30(n-1)(s) of
5 the preceding layer 30(n-1) and generates in response a feature
6 vector which may have a greater dimensionality than the received
7 feature vector, to further aid in discrimination between similar
8 patterns in the image data. The neural directors 30(n)(s) for
9 the same value of index "s" generate feature vectors for a
10 particular pixel in the image.

11 The output feature vectors from the neural directors
12 30(n)(s) of all of the neural director layers 30(n) are coupled
13 through the convergence processing portion 16. The convergence
14 processing portion 16 is generally shown in FIG. 1. The
15 convergence processing portion 16 comprises a plurality of
16 processing layers 32(1) through 32(N), generally identified by
17 reference numeral 32(n). FIG. 3 is a depiction of one such
18 processing layer 32(n). With reference to FIGS. 1 and 3, each
19 processing layer 32(n) is associated with one of the neural
20 director layers 30(n). Each processing layer 32(n), in turn,
21 comprises a plurality "S" of "positional king-of-the-mountain"
22 circuits 34(n), generally identified by reference numeral
23 34(n)(s), a plurality "R" of common feature spaces 36(n),
24 generally identified by reference numeral 36(n)(r), where "R" is

1 the number of dimensions in the feature vector, and a plurality
2 "R" of summing circuits 38(n), generally identified by reference
3 numeral 38(n)(r).

4 Each positional king-of-the-mountain circuit 34(n)(s) of a
5 processing layer 32(n) receives the feature vector from the
6 correspondingly-indexed neural director 30(n)(s) of the
7 corresponding neural director layer 30(n). Each positional king-
8 of-the-mountain circuit 34(n)(s) generates a number of outputs
9 $P_{n,s}(1)$ through $P_{n,s}(R)$, generally identified by reference numeral
10 $P_{n,s}(r)$, each of which may have a negated value, representing a
11 zero activation, or an asserted value corresponding to a value of
12 one. Each output $P_{n,s}(1)$ through $P_{n,s}(R)$ is associated with one of
13 the "R" dimensions, r , or features (primitives) of the image as
14 represented in the feature vector generated by the neural
15 director 30(n)(s). The positional king-of-the-mountain circuit
16 34(n)(s) asserts, or effectively generates a "one" for the output
17 associated with the dimension, or primitive, for which the
18 feature vector component has the highest value, and negates, or
19 effectively generates a "zero" for each of its other outputs
20 associated with other features.

21 For each layer 32(n), the outputs from the layer's
22 positional king-of-the-mountain circuits 34(n) are coupled
23 through the common feature spaces 36(n) to the summing circuits
24 38(n) of the layer 30(n). Thus, each common feature space

1 36(n)(r) receives "S" outputs, one output from each of the
2 positional king-of-the-mountain circuits 34(n) relating to a
3 particular feature in the image. Each common feature space
4 36(n)(r), in turn, supplies the "S" outputs to the
5 correspondingly-indexed summing circuit 38(n)(r). It can be seen
6 that the common feature spaces 36(n) are virtual spaces, which
7 aid in the understanding of the invention. A single common
8 feature space 36(n)(r) represents an activity space produced by
9 one, and only one, specific primitive activated by at least one
10 pixel in retina 12. The process through the common feature
11 spaces 36(n)(r) is from an architecture that produces identical
12 sum neuron array activations for a specific image regardless of
13 its vertical and/or horizontal positions within retina 12 and is
14 similar to a basic form of human peripheral vision. In addition,
15 the summing circuits 38(n) also receive a global threshold 40
16 against the sum values. The global threshold 40 may be fixed or
17 may be a proportion of the global input value in all processing
18 layers 32. The global threshold 40 inhibits each summing circuit
19 output by the threshold value and all summing circuit outputs
20 below the threshold value are inhibited to zero. Each summing
21 circuit 38(n)(r), in turn, generates an output value that
22 corresponds to a proportional sum of the values provided thereto
23 by the common vector spaces 36(n)(r). The value effectively
24 corresponds to the number of positional king-of-the-mountain

1 circuits 34(n)(s) that generate a "one" for the "r-th" feature.
2 Thus, the value generated by each summing circuit 38(n)(r)
3 indicates the degree to which a particular feature, or primitive,
4 is present in the image.

5 The outputs of the summing circuits 38(n)(r) in all of the
6 processing layers 32(n) are provided to the classifier portion
7 18. The classifier portion 18 is generally depicted in FIG. 1,
8 and is also schematically shown in detail in FIG. 4. With
9 reference to those FIGS., the summing circuit outputs are
10 received into classifier portion 18 at memory vector space 42 and
11 processed through classifier portion 18 to provide a
12 classification output at multi-king-of-the-mountain (MKOM)
13 circuit 44. Classifier portion 18 further includes a set of
14 recognition vector arrays 46, which interconnects memory vector
15 space 42 and threshold king-of-the-mountain (TKOM) array 48.
16 Angular vector array 50 interconnects TKOM array 48 and MKOM
17 circuit 44. The memory vector space 42 effectively comprises a
18 virtual set of multi-dimensional spaces, which contain the
19 "primitive" activations from the respective summing circuits
20 38(n)(r) from all of the processing layers 32(n) to the set of
21 recognition vector arrays 46. The set of recognition vector
22 arrays 46 is essentially a neural network that receives the
23 inputs from the memory vector space 42 and generates one or more
24 outputs reflective of various primitives in the image. The

1 memory vector space 42 contains a representation of the composite
2 "primitives" of one or more objects in the image. In FIG. 4, a
3 primitive activation output from a summing circuit 38(n)(r) at a
4 memory location in the multidimensional memory space 42 is shown
5 as an ellipse, one of which is indicated as 52(n)(r). The
6 relative size of ellipse 52(n)(r) represents the level of
7 activation at the memory location.

8 The set of recognition vector arrays 46 contains neurons 54,
9 arranged into "M" groups, indicated as 54(1) through 54(M), of
10 "G" neurons generally referred to as 54(m)(g). "M" signifies the
11 number of potential classes of patterns in an input image, while
12 "G" signifies the number of various aspects of a class, e.g.,
13 various views of the same object. Each of the aspects of a
14 specific input pattern class 54(m) represents the various
15 primitives of an input pattern or object image in at least one
16 rotational position. Different classes may have differing
17 numbers of aspects. As an example, a sphere would have a single
18 aspect, i.e., it would appear the same in all views and "G" would
19 be one. An input image is represented by a recognition vector
20 through its associative matched connections between each active
21 memory location 52 and a neuron 54(m)(g). Neuron 54(m)(g) with
22 its connection set 56(m)(g) become a recognition vector of a
23 classification group 54(m), corresponding to and matching the
24 active memory pattern. The active memory pattern, i.e., the

1 pattern of activation outputs $52(n)(r)$, is shown in FIG. 4 as a
2 single line memory vector 58 for simplicity. In actuality,
3 memory vector 58 is a memory vector of vectors composed of active
4 memory locations $52(n)(r)$ for each active memory array $52(n)$.

5 The outputs from the set of recognition vector arrays 46 are
6 provided to TKOM array 48, i.e., outputs from a recognition
7 vector array group $54(m)$ are provided to TKOM circuit $48(m)$ of
8 TKOM array 48. A TKOM circuit operates in a manner similar to a
9 PKOM circuit, as described previously. Whereas a PKOM outputs a
10 unit value for the highest input element value, the TKOM outputs
11 a value corresponding to the highest input element value and all
12 other output dimensions are zero. TKOM array 48 includes
13 threshold 60, which operates in a manner similar to threshold 40,
14 also described previously. Threshold 60 inhibits each output by
15 the threshold value and all outputs not a positive value are
16 zero. Thus, the output value of the TKOM is seen to correspond
17 to the highest input element value, in that the actual output
18 value is the highest input element value inhibited by the
19 threshold value. A TKOM circuit $48(m)$ senses all recognition
20 vector array group $54(m)$ outputs, of a class, representing
21 various pattern rotations in the input image as noted previously,
22 and generates an output representing the likelihood that the
23 image contains a class object at an angle of rotation. The TKOM
24 array 48 generates at least one classification for a recognized

1 pattern in the input image that exceeds threshold 60. The output
2 of TKOM array 48 provides an input to angular vector array 50.
3 Angular vector array 50 is comprised of neurons 62 and arrays
4 58(m) of unitary connections, with each unitary connection
5 58(m)(g) of the array of unitary connections 58(m) being between
6 its corresponding TKOM circuit 48(m) and neuron 62(m). Each
7 array of unitary connections 58(m) and corresponding neuron 62(m)
8 represents one potential class of a pattern in an input image
9 rotated at/from a normal position.

10 The outputs of the angular vector array 50 are coupled to
11 MKOM circuit 44. MKOM 44 generates a number of class outputs
12 P(1) through P(C), generally identified by reference numeral
13 P(c), each of which is associated with an output class. Each
14 output can have a range of values from a negated value
15 representing "zero", up to a maximum asserted value relative to a
16 maximum MKOM 44 input element magnitude. Each class, in turn,
17 corresponds to at least one primitive, which may be present in
18 the image. The angular vector array 50, in receiving the outputs
19 of the set of recognition vector arrays 46 through the TKOM
20 circuits 48, generates outputs that represent the likelihood that
21 the image contains at least one primitive, with the outputs
22 associated by each class in the image. MKOM 44, in turn,
23 generates a number of outputs, each associated with an image
24 class, with the class whose likelihood is the highest having the

1 maximum asserted value, and the classes having other likelihoods
2 having values, with respect to the maximum asserted value, in
3 proportion to their respective likelihoods.

4 All architectural components, or connections of the
5 multimode invariant image processor 10 are constructed a priori
6 except for each connection set 56(m)(g) and unit connections
7 58(m)(g). Learning of a class, or training of the multimode
8 invariant image processor 10, is accomplished with a single
9 application of an oriented input pattern of a known class, so as
10 classify its associative recognition vector in the set of
11 recognition vector arrays 46, through the TKOM array 48 to the
12 associative angular vector in angular vector array 50. The input
13 pattern is applied to the retina transducer array 20, which
14 produces activations 52(n)(r) in memory vector space 42, as
15 previously described. An associative matched connection array
16 56(m)(g) is applied between each activation 52(n)(r) and an
17 untrained neuron 54(m)(g) to generate a recognition vector
18 assigned the classification. The connections 56(m)(g) are
19 normalized to produce a unitary output of the neuron 54(m)(g)
20 when activated. The associative connections 56(m)(g) together
21 with the neuron 54(m)(g) are now known as a recognition vector of
22 the set of recognition vector array 46. The active recognition
23 vector neuron 54(m)(g) feeds its activity through TKOM 48(m),
24 having only one active output. Thus, a single unit connection

1 58(m)(g) is applied between TKOM 48(m) output and an unassigned
2 angular vector neuron 62(m). The associative connection
3 58(m)(g), together with the angular vector neuron 62(m), are
4 known as an angular vector of the angular vector array 50. If a
5 different angular placement is required for the same class then
6 the next recognition and angular vector of said class is trained
7 and so forth. The above process is repeated as required for the
8 initial training of each class or for the retraining or addition
9 of a new classification for the multimode invariant image
10 processor 10.

11 The multimode invariant image processor 10 described above
12 in connection with FIGS. 1 through 4 provides a number of
13 advantages. In particular, it provides a new arrangement that
14 efficiently detects features in images through the memory vector
15 space without the need of training as is required in connection
16 with, for example, conventional neural network arrangements. For
17 the minor portion of the processor 10 that requires training, the
18 training is quickly performed by a single application of an input
19 pattern of a specific configuration. The processor 10 can detect
20 multiple, independent, whole, or partial patterns regardless of
21 their registration on the image plane, regardless of their
22 angular position on the image plane, and regardless of their
23 scale of image size. Common features or primitives of a pattern
24 are always grouped in a specific virtual common feature space

1 regardless of the pattern variances and are presented to the
2 memory vector space for an invariant recognition. It now becomes
3 obvious that for a higher dimension embodiment, each higher
4 dimension shall contain one more dimension of the two dimension
5 retina portion and its related pixel gradient network, the
6 spatial nonlinear portion, the convergence processing portion and
7 the memory vector space. Each recognition vector neuron 54(m) (g)
8 shall connect to the multidimensional memory vector space as
9 described above, and the angular vector neuron 62(m) shall
10 represent a multidimensional aspect for the object of
11 classification.

12 In accordance with a second aspect of the invention, an
13 image processor 100 is provided as shown in FIGS. 5 and 6. The
14 image processor 100 provides the same output classification for a
15 whole or partially hidden input pattern regardless of the
16 pattern's translational positional on the retina and regardless
17 of the scale of the size of the pattern. Unlike the multimode
18 invariant image processor 10 described above in connection with
19 FIGS. 1 through 4, the image processor 100 does not generate
20 multiple simultaneous classifications for the various invariant
21 patterns. However, image processor 100 does generate a memory
22 vector 102, which may be used as an input for a memory processor
23 150. The memory processor 150 is a device that accepts multiple
24 memory vector elements 102(1) through 102(H) to determine a

1 classification, such as was described in the "STATIC MEMORY
2 PROCESSOR" patent application, or a common trainable neural
3 network, which must be trained with the retina portion 104 to
4 recognize various pattern configurations. With reference to
5 FIGS. 5 and 6, the image processor 100 contains retina portion
6 104, nonlinear processing portion 106 and convergence processing
7 portion 108. The retina portion 104 operates in a manner similar
8 to retina portion 12 of FIG. 1, having a photo transducer array
9 110 and a window difference network (WDN) 112 that operate
10 similar to array 20 and WDN 22 of FIG. 1. However, retina
11 portion 104 does not include a decoupler as was provided in
12 retina portion 12. Nonlinear processing portion 106 operates
13 generally in the manner of nonlinear processing portion 14 of
14 FIG. 1. However, nonlinear processing portion 106 generates
15 feature vectors that indicate, for each pixel, the likelihood
16 that the pixel is included in a particular primitive "h" of the
17 image. The nonlinear processing portion 106 contains a neural
18 director, designated 114(s), for each pixel "s". Each neural
19 director 114(s) generates a feature vector having elements
20 designated 114(s)(1) through 114(s)(H), "H" corresponding to the
21 number of primitives of the image. Thus, the feature vectors
22 generated by the neural director output elements 114(1)(h)
23 through 114(S)(h), i.e., the neural director output elements
24 corresponding to primitive "h" for all of the pixels, effectively

1 define a virtual common feature layer 116(h). Each feature
2 vector contains the same number of dimensions and each dimension
3 of each feature vector is connected to a common feature layer
4 116(h). Therefore, each layer 116(h) contains features of the
5 same primitives of an image regardless of the image position on
6 the transducer array 110. It is noted that the neural directors
7 114(s) of nonlinear processing portion 106 are ideal neural
8 directors type 1 instead of the near ideal neural directors type
9 1 of the embodiment of FIG. 1.

10 The convergence processing portion 108 includes the common
11 feature layers 116 and a summing neural network 118, a detail of
12 which is depicted in FIG. 6. Referring to FIG. 6, the feature
13 elements for each layer 116(h) are coupled to a summing neuron
14 118(h) of summing neural network 118. The summing neuron 118(h)
15 receives the feature vectors for a corresponding feature layer
16 116(h) and generates a feature element whose value reflects the
17 presence or absence of a particular primitive "h" in the image.
18 This configuration of the image processor 100 is invariant to
19 multiple changes in translation, scale and partial image data of
20 a single pattern. In another embodiment, the memory processor
21 150 consists of a neural director 150a and a PKOM 150b similar to
22 one of the neural directors 30(n)(s) and one of the PKOM's
23 34(n)(s) of FIG. 1. In this embodiment, all connections are
24 constructed a priori. With training, the image processor 100

1 will produce a specific deterministic output of the PKOM for a
2 specific input pattern. In other words, the training would
3 consist simply of identifying the PKOM output classification
4 assignment for the specific input pattern. The neural director
5 of this embodiment represents a generalized matched filter
6 receiving the activations of memory vector 102.

7 The image processor 100 provides a number of advantages. In
8 particular, the processor 100 can generate deterministic output
9 activations without training, and can be constructed using
10 conventional integrated circuit technology.

11 The preceding description has been limited to specific
12 embodiments of this invention. It will be apparent, however,
13 that variations and modifications may be made to the invention,
14 with the attainment of some or all of the advantages of the
15 invention. Therefore, it is the object of the appended claims to
16 cover all such variations and modifications as come within the
17 true spirit and scope of the invention.

What is claimed is:

1. A multimode invariant image processor for classifying patterns in an image, the processor comprising:

a retina portion for receiving the image and generating in response image gradient information;

a nonlinear processing portion for processing the image gradient information to generate image feature vectors representing image features in the image;

a convergence processing portion for processing the image feature vectors to generate common feature information;
and

a classifier portion for receiving the common feature information and generating in response classification information indicating the likelihood that selected features are present in the image.

2. A multimode invariant image processor as defined in claim 1, wherein the retina portion comprises:

a transducer array receiving the image and transforming the image to an array of pixels, each pixel being represented by a pixel value; and

a window difference network for generating, for each pixel, a gradient vector defining the difference between the pixel value for each pixel and pixel values for selected ones of pixels around each pixel.

3. A multimode invariant image processor as defined in claim 2, wherein the selected pixels are chosen from pixels in a predetermined window surrounding each pixel.

4. A multimode invariant image processor as defined in claim 2, wherein the selected pixels form a star pattern surrounding each pixel.

5. A multimode invariant image processor as defined in claim 2, wherein the retina portion further comprises a vector decoupler receiving the gradient vectors and adjusting the gradient vectors to remove a fixed offset determined by the vector decoupler to be present in the gradient vectors.

6. A multimode invariant image processor as defined in claim 1, wherein the nonlinear processing portion comprises a series of neural director layers to aid in discrimination between similar patterns in the image, each layer having at least one neural director, the neural directors in a first of the layers receiving the gradient information from the retina portion and generating in response respective feature vectors each having a dimensionality at least as great as the received gradient information, each successive neural director layer receiving feature vectors generated by neural directors in each previous neural director layer and generating in response respective feature vectors each having a dimensionality at least as great as the received feature vector.

7. A multimode invariant image processor as defined in claim 1, wherein the convergence processing portion comprises:

a positional king-of-the-mountain circuit receiving the feature vectors from the nonlinear processing portion and generating a number of outputs, each output identifying, for one of the feature vectors, a component having the highest value; and

a plurality of summing circuits, each for receiving highest value outputs for like components and generating summed outputs for the like components as the common feature information.

8. A multimode invariant image processor as defined in claim 7, wherein the convergence processing portion further comprises an interconnection network for receiving like component highest value outputs from the positional king-of-the-mountain circuit and coupling said outputs to a corresponding one of said summing circuits.

9. A multimode invariant image processor as defined in claim 7, wherein the summing circuits have a sum threshold value applied thereto such that a summed output for a summing circuit is generated only when the threshold value is exceeded.

10. A multimode invariant image processor as defined in claim 1, wherein the classifier portion comprises:

a multidimensional memory space partially populated by the common feature information from the convergence processing portion;

a recognition vector array, the partially populated multidimensional memory space activating sets of recognition vectors within the recognition array;

a plurality of groups of king-of-the-mountain circuits, each group representing an image primitive of the image in at least one rotational position, each group receiving the corresponding recognition vectors associated with the image primitive and generating at least one group output representing a likelihood that the image contains a primitive in the at least one rotational position;

an angular vector array receiving each group output and generating angular vectors, each angular vector corresponding to a combination of all group outputs of one of the plurality of groups; and

a class multi-king-of-the-mountain circuit receiving the angular vectors and generating the classification information.

11. A multimode invariant image processor as defined in claim 10, wherein the king-of-the-mountain circuits have a class

threshold value applied thereto such that a group output for a king-of-the-mountain circuit is generated only when the class threshold value is exceeded.

12. A multimode invariant image processor as defined in claim 1, wherein the nonlinear processing portion comprises:

a series of neural director layers to aid in discrimination between similar patterns in the image, each layer having a plurality of neural directors, each neural director corresponding to a pixel of the image, each neural director layer corresponding to an image primitive, the neural directors in a first of the neural director layers receiving the gradient information from the retina portion and generating in response respective feature vectors each having a dimensionality at least as great as the received gradient information, each successive neural director layer receiving feature vectors generated by neural directors in each previous neural director layer and generating, in response, respective feature vectors each having a dimensionality at least as great as the received feature vector; and

common feature layers, each corresponding to one of the image primitives, each common feature layer receiving all components of the feature vectors corresponding to the respective image primitive for the common feature layer.

13. A multimode invariant image processor as defined in claim 12, wherein the convergence processing portion comprises summing neurons, each corresponding to one of the common feature layers and receiving the feature vector components for the respective common feature layer to generate an element of common feature information whose value reflects at least one of the presence and absence of the corresponding primitive in the image.

1 Attorney Docket No. 75270

2

3

MULTIMODE INVARIANT PROCESSOR

4

5

ABSTRACT OF THE DISCLOSURE

6 A multimode invariant processor is provided to
7 simultaneously classify one or more patterns in multidimensional
8 or in two dimensional "real world" images. The classification is
9 invariant to a translation, a change in scale size and a rotation
10 of a whole or partially hidden photonic image. The multimode
11 invariant image processor comprises a retina portion, a nonlinear
12 processing portion, a convergence processing portion and a
13 classifier portion. The retina portion processes the photonic
14 image to obtain an image data array of pixels and further process
15 the array of pixels through a window difference network to obtain
16 gradients of the image data. The neural directors of the
17 nonlinear processing portion receive the gradients and generate
18 respective feature vectors, which may have a greater
19 dimensionality than the gradient information, to aid in
20 discrimination between similar patterns in the image data. The
21 convergence portion processes the feature information to generate
22 a convergence of common feature information representing at least
23 one image feature in the image data. The classifier portion
24 receives the common feature information and generates in response

- 1 feature classification information indicating the likelihood that
- 2 selected features are present in the image.