Serial No.: <u>09/593,809</u>

Filing Date: 15 JUNE 2000

Inventor: <u>BEREND T. JONKER</u>

NOTICE

The above identified patent application is available for licensing. Requests for information should be addressed to:

> ASSOCIATE COUNSEL (PATENTS) CODE 1008.2 NAVAL RESEARCH LABORATORY WASHINGTON DC 20375

DISTRIBUTION STATEMENT A

Approved for Public Release Distribution Unlimited

DTIC QUALITY INSPECTED 4

2000103007

PATENT APPLICATION

NON-VOLATILE REPROGRAMMABLE LOGIC CIRCUITS BY COMBINING NEGATIVE DIFFERENTIAL RESISTANCE DEVICES AND MAGNETIC DEVICES

Background of the Invention

1. Field of the Invention

1

2

3

5

6

7

8 The invention relates to circuits and logic circuits generally, and in particular to logic circuits
9 having non-volatile reprogrammable operating characteristics.

10 **2. Description of the Related Art**

The need for extremely low power and high frequency device elements for digital signal 11 12 processors, logic devices, and data storage and retrieval has led to a rapid increase in research on 13 negative differential resistance (NDR) devices, particularly resonant tunneling diodes (RTDs), which 14 offer high frequency operation (greater than 100 GHz) and extremely low operating voltages (less 15 than 400 meV). The resonant tunneling diode has a unique N-shaped current-voltage (I-V) response 16 characteristic (Figure 1) that provides a negative differential resistance above the voltage 17 corresponding to an initial peak current. Voltages that define the peak, negative differential 18 resistance and valley regimes can be exploited to define "high" and "low" states of a logic or 19 memory cell. Resonant tunneling diodes feature a ultra-high speed transient response, with a 20 switching time of less than 1 picosecond, that allows operation in the terahertz frequency regime. 21 When coupled with high speed transistors, resonant tunneling diodes form the basis for a highly

1

PATENT APPLICATION

1 functional, low component count architecture for logic, signal processing and memory applications. (See, for example, T. Whitaker, "Tunnel Diodes Break Through At Last" Compound 2 Semiconductors 4, no. 3, (1998) pp. 36 - 41, P. Mazumder, et al, "Digital Circuit Applications of 3 Resonant Tunneling Devices" Proc. IEEE 86, (1998) pp. 664 - 686, Niu, et al, "Circuit Modeling 4 of Programmable Logic Gate Based on Controlled Quenching of Series-Connected Nigative 5 Differential Resistance Devices", 1997 IEEE International Symposium on Circuits and Systems, pp 6 7 1628 - 1631, and Goser, K. and Pacha, C. "System and Circuit Aspects of Nanoelectronics ESSCIRC '98. 24th European Solid-State Circuits Conference, The Hague, September 1998, all incorporated 8 herein by reference.) Figure 2 (reproduced from Whitaker) shows a static random access memory 9 10 (SRAM) cell made up of two resonant tunneling diodes (RTDs) and a single heterojunction field 11 effect transistor (HFET). A single bit is stored at the storage node, which is also the source of the HFET. Figure 3 shows the measured load line for the cell under 0.45V bias. Dots show the stable 12 13 latch states.

A fast and highly compact logic element known as a MOBILE (monostable-bistable transition logic element) can be fabricated from a FET and two RTDs, as shown in Figure 4 (see, for example, P. Mazumder, supra, page 672 and K.J. Chen, et al, "Monostable-Bistable Transition Logic Elements (MOBILEs) Based on Monolithic Integration of Resonant Tunneling Diodes and FETs" Jpn. J. Appl. Phys. 34, Pt. 1, No. 2B, 1199 (1995), incorporated herein by reference).

Multiple-value logic circuits have been fabricated from parallel combinations of an RTD subsystem which consists of an RTD in series with a load resistor, as shown in Figures 5a (see, for example P. Mazumder, supra, page 672 and L.J. Micheel and M.J. Paulus, "Differential Multiple-

1

2

PATENT APPLICATION

Valued Logic Using Resonant Tunneling Diodes", Proc. 20th Intl. Symp. Multiple-valued Logic, Charlotte, NC, 1990, pp. 189-195, incorporated herein by reference).

3 Typical memory cells and logic circuits using resonant tunneling diodes or other negative differential resistance devices are described in the following U.S. patents incorporated herein by 4 5 reference: U.S. Patent No. 5,128,894 to Lin; U.S. Patent No. 5,162,877 to Mori; U.S. Patent No. 6 5,265,044 to Singh; U.S. Patent No. 5,229,623 to Tanoue, et al; U.S. Patent No. 5,280,445 to Shieh 7 et al; U.S. Patent No. 5,294,566 to Mori; U.S. Patent No. 5,311,465 to Mori; U.S. Patent No. 8 5,390,145 to Nakasha, et al; U.S. Patent No. 5,408,107 to Neikirk, et al; U.S. Patent No. 5,477,169 9 to Shen et al; U.S. Patent No. 5,535,156 to Levy et al; U.S. Patent No. 5,646,884 to van der Wagt; 10 U.S. Patent No. 5,714,891 to Lin et al; U.S. Patent No. 5,745,407 to Levy, et al; U.S. Patent No. 11 5,789,940 to Taddiken; U.S. Patent No. 5,773,996 to Takao; U.S. Patent No. 5,811,832 to Alphenaar 12 et al; U.S. Patent No. 5,815,008 to Williamson III; U.S. Patent No. 5,869,845 to van der Vagt, et al; 13 U.S. Patent No. 5,883,829 to van der Vagt; U.S. Patent No. 5,903,170 to Kulkarni, et al; U.S. Patent 14 No. 5,930,323 to Tang; U.S. Patent No. 5,953,249 to van der Vagt; and U.S. Patent No. 5,981,969 15 to Yuan et al.

A disadvantage of typical memory and logic circuits based on resonant tunneling diodes is
 that, typically, the memory or logic state created in such circuits is volatile.

Another recent development in computer technology is the creation of sensors and nonvolatile memory cells using magnetic devices based on giant magnetoresistance (GMR) or spindependent tunneling junctions (STJ). A typical giant magnetoresistance device or spin-dependent tunneling junction device consists of two or more ferromagnetic films separated by a non-magnetic

Inventor's Name: Berend T. Jonker and Richard Magno

1 spacer layer. The essential characteristic of such a device is that the electrical resistance of the 2 structure depends upon the relative orientation of the magnetization of the individual magnetic layers: the resistance is low when the magnetic moments of the layers are parallel, and high when 3 4 they are antiparallel. The relative orientation of the magnetization can be changed by applying a 5 magnetic field. (This is typically accomplished by applying a fringe field from current pulse through 6 an adjacent wire.) The values of the resistance of these devices and their change in resistance with the change in magnetic field depend upon the materials used and details of the structure. The change 7 in resistance that can be brought about can range from a few percent to well over 100%. Such 8 9 devices can be tailored to exhibit a resistance which can be reversibly and continuously varied 10 between a high and low value with applied magnetic field, with a single stable resistance state at zero 11 applied magnetic field. Such devices are currently used as sensors in magnetic disk drive read heads, 12 for example. Alternatively, these magnetic devices can also be tailored to exhibit at least two stable 13 resistance values, corresponding, for example, to parallel and antiparallel orientation of the 14 magnetization of the magnetic layers -- the change in orientation of the magnetization is typically 15 reversible and non-volatile (a voltage is not required to maintain a specific orientation). Typical giant 16 magnetoresistance devices and spin-dependent tunneling junction devices and the use of these 17 devices in memory elements are described, for example, in the following publications and U.S. 18 patents, incorporated herein by reference: Prinz, G. A., "Magnetoelectronics", Science, 282, pp 1660 19 - 1663, U.S. Patent No. 5,287,238 to Baumgart, et al; U.S. Patent No. 5,459,687 to Sakakima, et al; U.S. Patent No. 5,477,482 to Prinz; U.S. Patent No. 5,587,943 to Torok, et al; U.S. Patent No. 20 21 5,629,922 to Moodera, et al; U.S. Patent No. 5,640,343 to Gallagher, et al; U.S. Patent No.

PATENT APPLICATION

1	5,661,062 to Prinz; U.S. Patent No. 5,732,016 to Chen, et al; U.S. Patent No. 5,764,567 to Parkin;
2	U.S. Patent No. 5,793,697 to Schuerlein; U.S. Patent No. 5,801,984 to Parkin; U.S. Patent No.
3	5,835,314 to Moodera, et al; U.S. Patent No. 5,841,692 to Gallagher, et al; U.S. Patent No.
4	5,852,574 to Naji; U.S. Patent No. 5,936,293 to Parkin; U.S. Patent No. 5,936,882 to Dunn; U.S.
5	Patent No. 5,949,707 to Pohm, et al; U.S. Patent No. 5,966,322 to Pohm et al; U.S. Patent No.
6	5,969,978 to Prinz; U.S. Patent No. 6,005,800 to Koch, et al; and U.S. Patent No. 6,021,065 to
7	Daughton, et al.
8	
9	Summary of the Invention
10	Accordingly, it is an object of the present invention to provide a circuit that has negative
11	differential resistance operating characteristics that can be altered in a reversible and continuously
12	variable manner.
13	Accordingly, it is a further object of the present invention to provide a circuit that has
14	negative differential resistance operating characteristics that can be altered in a reversible and
15	nonvolatile manner.
16	It is a further object of the present invention to provide a memory cell that exploits the
17	advantages, including high frequency operation and low operating voltages, of negative differential
18	resistance devices, and that has nonvolatile memory.
19	It is a further object of the present invention to provide a logic circuit that exploits the
20	advantages, including high frequency operation and low operating voltages, of negative differential
21	resistance devices, and that is both reprogrammable and nonvolatile.

Inventor's Name: Berend T. Jonker and Richard Magno

PATENT APPLICATION

1 It has now been found that when a negative differential resistance device, such as a resonant tunneling diode, is connected in series with a magnetic device having variable and reversible 2 3 resistance, such as a giant magnetoresistance device or spin-dependent tunneling junction device, 4 the magnetic device can be used to alter the operating curves and redefine the high and low states 5 of the resulting circuit in a reversible, non-volatile manner. Moreover, in a logic or memory cell of a type that uses switching between two or more resonant tunneling diodes by means of a field effect 6 transistor connected in parallel to one of the resonant tunneling diodes, a magnetic device can be 7 used in place of the field effect transistor to accomplish the switching in a nonvolatile manner. 8

Accordingly, the present invention is directed to a circuit made up of at least one negative 9 10 differential resistance device operatively connected to at least one magnetic device having reversibly 11 variable resistance. As used herein, the term "operatively connected" means that one or more 12 negative differential resistance devices are connected in a circuit with one or more magnetic devices 13 so that changing the resistance of one or more of the magnetic devices changes the NDR current-14 voltage response characteristics of the circuit. As described below, negative differential resistance 15 devices and magnetic devices may be connected in series or in parallel or a combination of series 16 and parallel, depending on the design and purpose of the particular circuit. The invention is further directed to field programmable gate arrays, multiple-value logic circuits, monostable-bistable 17 18 transition logic cells and other devices incorporating a combination of negative differential resistance devices and magnetic devices having reversibly variable resistance. 19

20

PATENT APPLICATION

1	Brief Description of the Drawings
2	A more complete appreciation of the invention will be readily obtained by reference to the
3	following Description of the Preferred Embodiments and the accompanying drawings.
4	Figure 1 is a graph showing the current-voltage characteristics of a typical resonant tunneling
5	device. (prior art) (from P. Mazumder, et al, "Digital Circuit Applications of Resonant Tunneling
6	Devices" Proc. IEEE 86, (1998) pp 664-686.)
7	Figure 2 (prior art) is a circuit diagram of a single transistor tunneling-based SRAM cell with
8	two resonant tunneling diodes. (from T. Whitaker, "Tunnel diodes Break Through At Last"
9	Compound Semiconductors 4, no. 3, (1998),
10	Figure 3 is a current-voltage graph showing the measured load line for the cell shown in
11	Figure 2 (also from T. Whitaker, referenced above)
12	Figure 4 (prior art) is a circuit diagram of a monostable-bistable transition logic element
13	(MOBILE). (from K.J. Chen, et al, "Monostable-Bistable Transition Logic Elements (MOBILEs)
14	Based on Monolithic Integration of Resonant Tunneling Diodes and FETs", Jpn. J. Appl. Phys. 34,
15	Pt. 1, No. 2B, 1199 (1995))
16	Figure 5a (prior art) is a circuit diagram of a multiple value logic circuit made up of two
17	subsystems in parallel, each subsystem being made up of a resonant tunneling diode and a resistor.
18	(after L.J. Micheel and M.J. Paulus, "Differential Multiple-Valued Logic Using Resonant Tunneling
19	Diodes" Proc. 20th Intl. Symp. Multiple-valued Logic, Charlotte, NC, 1990, pp. 189-195)
20	Figure 5b is a graph showing the current-voltage characteristics of each subsystem of the
21	circuit of Figure 5a

PATENT APPLICATION

1	Figure 5c is a circuit diagram of a multiple logic circuit of the present invention, the multiple
2	value logic circuit being made up of two subsystems in parallel, each subsystem being made up of
3	a resonant tunneling diode and a magnetic resistance device.
4	Figure 5d is a graph showing the current-voltage characteristics of each subsystem of the
5	circuit of Figure 5c.
6	Figure 6a is a circuit diagram of an equivalent circuit of a resonant tunneling diode. (after
7	J.F. Young, et al., "Effect of Circuit Oscillations on the dc Current-Voltage Characteristics of
8	Double Barrier Resonant Tunneling Structures", Appl. Phys. Lett. 52, 1398 (1988) and K. Bandara
9	and D.D. Coon, "Quantum Effects and Bit Errors in Mesoscopic Logic and Memory Circuits", Appl.
10	Phys. Lett. 57, 34 (1990)).
11	Figure 6b is a graph showing current-voltage operating curves of the circuit of Figure 6a for
12	two different resistance values, Rs and R2s of the series resistor.
13	Figure 6c is a circuit diagram of a resonant tunneling device/magnetic resistance device
14	combination of the present invention.
15	Figure 7a is a cross-sectional representation of a resonant tunneling diode and current-in-
16	plane (CIP) giant magnetoresistance device wherein the resonant tunneling diode and the giant
17	magnetoresistance device are connected in a planar configuration.
18	Figure 7b is a cross-sectional representation of a resonant tunneling diode and current-
19	perpendicular-to-plane (CPP) giant magnetoresistance device wherein the resonant tunneling diode
20	and the giant magnetoresistance device are connected in a planar configuration.
21	Figure 8 is a cross-sectional representation of a resonant tunneling diode and a giant

PATENT APPLICATION

magnetoresistance device in a vertical configuration.

Figure 9 is a circuit diagram of a monostable-bistable transition logic element (MOBILE) of the present invention, incorporating a magnetic resistance device.

4

5

1

2

3

Detailed Description of the Preferred Embodiments

As used herein, the terms "negative differential resistance device" and "NDR device" refer 6 7 generally to any device (including, but not limited to a resonant tunneling diode), having negative 8 differential resistance characteristics. (As used herein, the term "resonant tunneling diode (RTD) 9 includes resonant interband tunneling diodes (RITD) as a subset.) Materials, configurations and 10 methods of fabrication of negative differential resistance devices, including resonant tunneling 11 diodes, are known generally in the art and are described, for example, in above-referenced patents 12 and publications. See also the following publications incorporated herein by reference: L.L. Chang 13 et al, "Resonant Tunneling in Semiconductor Double Barriers" Applied Physics Letters, Vol 24, No. 14 12, June 15, 1974, pp 593-595; J.R. Söderström et al, "New Negative Differential Resistance Device 15 Based on Resonant Interband Tunneling, Appl. Phys. Lett. 55 (11), September 11, 1989 pp 1094-16 1096; Sollner et al, "Resonant Tunneling through Quantum Wells at Frequencies up to 2.5 THz" 17 Appl. Phys. Lett. 43 (6) September 15, 1983 pp 588 - 590; Brown et al, "Oscillations up to 712 GHz 18 in InAs/AlSb Resonant-Tunneling Diodes". Appl. Phys. Lett. 58 (20) May 20, 1991; E. Özbay, et al "1.7-ps, Microwave, Integrated-Circuit-Compatible InAs/AlSb Resonant Tunneling Diodes" IEEE 19 20 Electron Device Letters, Vol. 14, No. 8, August 1993, pp 400 - 402 and Shiralagi et al, "Effects of 21 Layer Design on the Performance of InAs/AlSb/GaSb Resonant Interband Tunneling Diodes on

PATENT APPLICATION

Inventor's Name: Berend T. Jonker and Richard Magno

1 GaAs Substrates" Journal of Electronic Materials, Vol 26, No. 12 pp 1417 - 1421. An example of a typical resonant tunneling diode is a layered structure as follows: 100 Å 2 InAs / 10 Å AlSb / 60 Å InAs / 10 Å AlSb / 100 Å InAs, grown on an appropriate substrate such as 3 InAs(100) using an epitaxial growth technique such as, for example, molecular beam epitaxy. 4 An example of a typical resonant interband tunneling diode is a layered structure as follows: 5 100 Å InAs / 10 Å AlSb / 60 Å GaSb / 10 Å AlSb / 100 Å InAs, grown on an appropriate substrate 6 7 such as InAs(100) using an epitaxial growth technique such as, for example, molecular beam 8 epitaxy. 9 The above examples are given to illustrate embodiments of the negative differential 10 resistance component of the invention and are not intended to limit the scope of the invention. 11 A negative differential resistance device typically has an N-shaped current-voltage curve, as 12 depicted in the graph in Figure 1. As shown in Figure 1, the current-voltage curve typically has an 13 initial positive differential region rising to an initial peak current at (Ip,Vp). After the initial peak, 14 there is a region of negative differential resistance (the current decreases as the voltage increases) 15 until a valley is reached at (Iv, Vv). Thereafter, the current increases as the voltage increases. 16 As shown in Figure 6a, the equivalent circuit of an resonant tunneling diode (which is used 17 here as an example of a negative differential resistance device) and associated parasitics consists of a series resistance R, and inductance L, and a parallel capacitance C. (For more explanation, see, for 18 example, J.F. Young, "Effect of Circuit Oscillations on the dc Current-Voltage Characteristics of 19 Double Barrier Resonant Tunneling Structures", et al., Appl. Phys. Lett. 52, 1398 (1988) and K. 20 Bandara and D.D. Coon, "Quantum Effects and Bit Errors in Mesoscopic Logic and Memory 21 Circuits" Appl. Phys. Lett. 57, 34 (1990), both incorporated herein by reference). The resistor R. 22 modifies the ideal current-voltage characteristics of the resonant tunneling diode and determines the 23

PATENT APPLICATION

Inventor's Name: Berend T. Jonker and Richard Magno

voltages at which the peak current and the negative differential resistance regime occur. Hence, R_s defines the stable operating regimes, that is, the "high" and "low" states of the device when the device is incorporated in a logic or memory circuit. As shown in the comparative *I-V* curves of Figure 6b, increasing R_s to $2R_s$ increases the operating voltage of the device, essentially stretching the N-shaped *I-V* characteristic along the positive voltage axis, thus redefining the "high" and "low" states from the solid pair of circles on the curve labeled " R_s " to the open pair of circles on the curve labeled " $2R_s$ ".

8 Thus, it has now been discovered that, according to one aspect of the present invention, by 9 adding a resistance with selectable values in series with R_s , it is possible to define multiple operating 10 curves for a circuit that comprises the resonant tunneling device and the selectable resistance, 11 thereby creating a reprogrammable circuit (see Figure 6c, wherein RTD is a resonant tunneling 12 device and MR is a magnetic resistance device). Reasonable values for the selectable portion of the 13 resistance would be of the same order as the equivalent circuit resistance R_s of the resonant tunneling 14 diode itself, and would depend primarily on the constituent materials and device size.

15 In the present invention, a selectable or variable resistance is provided by a magnetic device having reversibly variable resistance. As used herein, the terms "magnetic device" and "magnetic 16 device having reversibly variable resistance" refer to a device (such as, for example, a giant 17 18 magnetoresistance device or spin-dependent tunneling junction device) for which the resistance can 19 be discretely or continuously selected by changing the relative orientation of the magnetization of magnetic layers that make up the device. Materials, configurations and methods of construction of 20 21 giant magnetoresistance devices and spin-dependent tunneling junction devices are generally known in the art and are described, for example, in above-referenced patents and publications. 22

23

An example of a typical giant magnetoresistance device having reversibly variable resistance

1

2

PATENT APPLICATION

Inventor's Name: Berend T. Jonker and Richard Magno

is a multilayer structure consisting of 30 repeats of the unit (21 Å Cu / 40 Å Co). This example is not intended to limit the scope of the invention.

In the simplest case, a magnetic device defines two resistance values- a relatively low resistance when the magnetic moments of the magnetic layers of the device are parallel and a relatively high resistance when the magnetic moments of the magnetic layers of the device are antiparallel. Typically, the orientation of the magnetic layers is selected by pulsing a current through a nearby wire or "write line" to produce a magnetic field of the desired direction and magnitude near the device. The relative orientation of the magnetic layers is reversible.

An example of a typical giant magnetosistance device having a resistance value that can be
selectively and reversibly varied between at least two stable resistance values or states is a
multilayered structure as follows: 50 nm NiO / 2.5 nm Co / 1.9 nm Cu / 4 nm Co / 1.9 nm Cu / 2.5
nm Co / 50 nm NiO. This structure is termed a "symmetric spin valve" and is described by Egelhoff,
et al, "Oxygen as a Surfactant in the Growth of Giant Magnetoresistance Spin Valves" J. Appl. Phys.
82, 6142 (1997), incorporated herein by reference. This example is not intended to limit the scope
of the invention.

16 In the simplest embodiment of the present invention, shown schematically in Figure 6c, a 17 negative differential resistance device is coupled with a magnetic device having two stable resistance 18 values determined by parallel or antiparallel alignment of the magnetic layers. (What is meant by 19 "stable" resistance state or value is that no external magnetic field or voltage is necessary to maintain 20 a selected resistance state or value.) Two operating curves, corresponding to two distinct pairs of 21 logic states or memory values, are thereby defined for the resulting circuit. The state of the circuit 22 does not change when the power to the circuit is removed. Therefore, the circuit comprising the 23 negative differential resistance device and the magnetic device is non-volatile. Since the resistance

1

Inventor's Name: Berend T. Jonker and Richard Magno

PATENT APPLICATION

of the magnetic device is selectable and reversible, the circuit is fully reprogrammable.

If the magnetic device is operated in a continuous resistance mode (as in a GMR-based sensor or read head) rather than in a 2-stable state mode described above, the *I-V* characteristics and stable operating points of the negative differential resistance device may be continuously varied.

5 A negative differential resistance device/magnetic device circuit can be physically implemented in either a planar or vertical manner. As represented in cross-section in Figures 7a and 6 7 7b, the planar configuration comprises a negative differential resistance device, exemplified by a resonant tunneling diode (RTD), and a magnetic device, represented by a giant magnetoresistance 8 9 (GMR) element (which can be either standard current-in-plane (CIP) giant magnetoresistance 10 element or a current-perpendicular-to-plane (CPP) giant magnetoresistance element), each deposited 11 on an insulating substrate and connected in series. In the examples of Figure 7a and 7b, a resonant 12 tunneling device comprises stacked layers of InAs, AlSb, GaSb, AlSb and InSb. The giant 13 magnetoresistance element is exemplified by a stack of ferromagnetic material (FM), non-14 ferromagnetic material (non-FM) and ferromagnetic material (FM). The relative orientation of the 15 magnetic moment of the layers of ferromagnetic material is altered or switched by a current write 16 line (not shown). In Figure 7a, electrical leads 12, 14 and 16 are connected to the device so that 17 electrical current can pass through the stack of layers of the resonant tunneling device, between the 18 resonant tunneling device and the giant magnetoresistance element and along the plane of a layer of 19 the giant magnetoresistance element. In Figure 7b, electrical leads 12, 14 and 18 are connected to 20 the device so that electrical current can pass through the stack of layers of the resonant tunneling 21 device, between the resonant tunneling device and the giant magnetoresistance element and through 22 the stack of layers of the giant magnetoresistance element.

23

As shown schematically in Figure 8, the vertical configuration is exemplified by a structure

Inventor's Name: Berend T. Jonker and Richard Magno

PATENT APPLICATION

that includes a giant magnetoresistance (GMR) element having a layer of ferromagnetic material 1 2 (FM), a layer of non-ferromagnetic material (non-FM) and a layer of ferromagnetic material (FM). 3 all vertically integral to a resonant tunneling diode (RTD), which includes a layer of InAs, a layer of AlSb, a layer of GaSb, a layer of AlSb and a layer of InSb. The structure is on an insulating 4 5 substrate. The relative orientation of the magnetic moment of the layers of ferromagnetic material 6 is altered or switched by a current write line (not shown), Electrical leads 20 and 22 are positioned to direct electrical current through the entire stack. This configuration provides a highly compact 7 8 geometry and is readily scalable to very small device sizes.

9 Programmable Non-Volatile Multiple-Value Logic

10 The above concepts can be extended directly to implement reprogrammable, non-volatile 11 multiple-value logic using either series or parallel combinations of negative differential resistance 12 devices and magnetic devices. For example, multiple magnetic devices can be combined in series 13 with a negative differential resistance device to produce a circuit with multiple, reversibly selectable 14 operating curves. Since each magnetic element has at least 2 stable values of resistance, adding N 15 such elements in series with the negative differential resistance device provides at least 2^N discrete 16 operating curves, or pairs of logic values or memory states.

As another example, magnetic devices can be used in place of fixed load resistors in multiple-value logic cells to give these logic cells the properties of non-volatility and reprogrammability. Multiple-value logic (MVL) circuits currently described in the art contain parallel combinations of resonant tunneling diode subsystems, each subsystem comprising a resonant tunneling device in series with a fixed load resistor. (See L.J. Micheel and M.J. Paulus, "Differential Multiple-Valued Logic Using Resonant Tunneling Diodes", Proc. 20th Intl. Symp. Multiple-valued Logic, Charlotte, NC, 1990, pp. 189-195, incorporated herein by reference and P. Mazumder, supra,

Inventor's Name: Berend T. Jonker and Richard Magno

PATENT APPLICATION

page 678.) Such a circuit, depicted in Figure 5a, uses resonant tunneling diodes, RTD1 and RTD2,
 of different diameters (peak currents), so that the smaller diameter resonant tunneling device
 switches first. For a given fixed value of the input resistance Rin, the output voltages are shown in
 Figure 5b.

Because the load resistor of the typical multiple-value logic circuit has a fixed resistance, the 5 logic cell is not programmable. That is, the operating characteristics of the logic cell cannot be 6 7 altered once the device is constructed. In the present invention, by providing magnetic devices 8 having reversibly variable resistance in place of the fixed load resistors, a logic cell can be created 9 in which the operating voltages can be reprogrammed in a non-volatile manner. This embodiment 10 of the present invention is depicted in Figure 5c, wherein RTD1 and RTD2 represent negative differential resistance devices (exemplified herein as resonant tunneling diodes) having different 11 12 diameters, and MR1 and MR2 represent magnetic devices having reversibly variable resistance. For 13 different values of the variable resistance, the output voltages are shown in 5d. As shown in Figure 5d, the output of the multiple value logic gate of a logic cell having two negative differential 14 15 resistance devices can be reversibly programmed to include any two of the four curves shown in Figure 5d. 16

17 Non-Volatile MOBILE Circuit

One form of logic cell based on resonant tunneling diodes utilizes two resonant tunneling diodes of different diameters connected in series, with a field effect transistor (FET) connected in parallel with the smaller area resonant tunneling diode. This circuit, which is an example of a logic structure referred to as a monostable-bistable transition logic element (MOBILE), is shown in Figure 4 and described, in K.J. Chen, T. Akeyoshi and K. Maezawa "Monostable-Bistable Transition Logic Elements (MOBILEs) Based on Monolithic Integration of Resonant Tunneling Diodes and FETs",

PATENT APPLICATION

Inventor's Name: Berend T. Jonker and Richard Magno

Jpn. J. Appl. Phys. 34, Pt. 1, No. 2B, 1199 (1995) and K. Arai et al., "Static Frequency Divider 1 Featuring Reduced Circuit Complexity by Utilizing Resonant Tunneling Diodes in Combination 2 3 with HEMT's" IEEE Electron Device Lett. 18, 544 (1997), incorporated herein by reference. In this circuit, the size of the resonant tunneling diode determines the current at which it switches, with the 4 smaller resonant tunneling diode switching at lower currents. With the field effect transistor "OFF" 5 6 (non-conducting), the lower (smaller) resonant tunneling diode determines the switching current and voltage of the cell, while the larger resonant tunneling diode is effectively a resistor since it does not 7 8 reach peak current. The response of the logic cell is changed by turning the field effect transistor "ON" (conducting), providing a current shunt around the smaller resonant tunneling diode, 9 10 preventing it from reaching its peak current and switching. Now the upper (larger) resonant 11 tunneling diode is able to reach its peak current and switch, and thus controls the output of the cell. 12 This cell logic is volatile, however, since the field effect transistor is a volatile device that requires 13 power to retain its state, and reverts to its "normally off" state upon loss of power.

14 Figure 9 is a circuit diagram of a non-volatile MOBILE circuit according to the present 15 invention. In this logic circuit, a magnetic device having reversibly variable resistance is used as a 16 shunt in place of the field effect transistor of Figure 4. The MOBILE circuit according to the present 17 invention thus includes a first negative differential resistance (NDR) device (exemplified as a 18 resonant tunneling device, RTD (large)) having a relatively high switching current, a second NDR 19 device (exemplified as a resonant tunneling device, RTD (small)) having a relatively low switching 20 current and a magnetic device (exemplified as a giant magnetoresistance device, GMR Resistor) 21 having a resistance that can be selectively and reversibly varied between two stable states of relatively high resistance and relatively low resistance, respectively. The first NDR device and the 22. 23 second NDR device are connected in series, and the magnetic device and the second NDR device

PATENT APPLICATION

1 are connected in parallel. This logic cell has the same cell functionality and component count as the 2 FET-based logic cell described above and shown in Figure 4, with the added advantage that the 3 operation of the magnetic device-based cell is non-volatile. In its high resistance state, the magnetic device element is "OFF" and more current flows through the lower negative differential resistance 4 5 device, which is then able to reach its switching current and then controls the logic state of the cell. 6 When the magnetic device element is switched into its low resistance state (turned "ON"), it shunts 7 current from the lower negative differential resistance device, so that the upper (larger) negative 8 differential resistance device can now reach its switching current, and thus controls the output of the cell. The "ON" or "OFF" state of the magnetic device is retained when the power to the device is 9 10 turned off. Thus, the magnetic device element provides the significant advantage of true non-volatile 11 function and operation to the MOBILE cell. The resistance of the magnetic device element is selected by an applied magnetic field, for example, from the fringe field due to a pulsed current in 12 a nearby conducting wire. A MOBILE cell may also be constructed with more than one magnetic 13 14 device connected in parallel so that changing the resistance of any one of the magnetic devices 15 changes the output of the cell.

16 Field Programmable Gate Arrays

The ability to program the operating characteristics of individual circuits containing negative differential resistance devices and magnetic devices as described above provides an entirely new approach to the design and implementation of programmable logic devices and field programmable gate arrays (FPGAs), which are revolutionizing some forms of computation and digital logic. A field programmable gate array is an integrated circuit logic device that comprises a matrix of interconnected logic cells that can be reversibly configured or programmed to perform a variety of specific computing tasks. Field programmable arrays are described, for example, in the following

PATENT APPLICATION

1 patents and publications incorporated herein by reference: U.S. Patent No. RE 34,363 to Freeman, 2 U.S. Patent No. 5,469,003 to Kean; U.S. Patent No. 5,847,577 to Trimberger; Hauck, S. "The Roles of FPGAs in Reprogrammable Systems" Proc. IEEE 86, (1998) pp 615 - 638; Fawcett, B.K., 3 "Taking Advantage of Reconfigurable Logic" Proceedings of the 7th Annual IEEE International, 4 ASIC Conference and Exhibit, 1994, pp 227 - 230; Rajsuman, R., "Design of Reprogrammable 5 6 FPLA", Electronic Letters. 25 May 1989, Vol. 25, No. 11, pp 715 - 716; and Fawcett, B.K. and Watson, J. "Reconfigurable Processing with Field Programmable Gate Arrays", Proceedings of 7 8 International Conference on Application Specific Systems, Architectures and Processors, 1996. 9 ASAP 96 pp 293-302.

10 A disadvantage of typical field programmable gate arrays as they are currently known in the 11 art is that are composed of volatile memory units such as SRAMs. A configuration program must 12 be reloaded into the field programmable gate array each time that the system is powered up.

13 According to the present invention, a field programmable gate array is made up of 14 interconnected logic cells, wherein each logic cell is a circuit that incorporates negative differential 15 resistance devices and magnetic devices each having a resistance that can be selectively and 16 reversibly varied between at least two stable states. The logic cells may be any of the embodiments 17 of the invention described above, including MOBILE circuits and multiple value logic circuits. For 18 altering the stable states of each of the magnetic devices, the field programmable gate array includes 19 a set of current-carrying input lines or wires, each line being capable of applying a magnetic pulse 20 to a magnetic device. As with field programmable gate arrays currently known in the art, the field 21 programmable gate array of the present invention can be configured or programmed to perform specific computing tasks, but with the advantage that, because of the reversibility and non-volatility 22 23 of the magnetic devices used in the present invention, any particular configuration is retained, even

PATENT APPLICATIÓN

1 when power to the array is removed, until the array is reprogrammed.

Obviously, many modifications and variations of the present invention are possible in light
of the above teachings. It is therefore to be understood that, within the scope of the appended claims,
the invention may be practiced otherwise than as specifically described.

Inventor's Name: Berend T. Jonker and Richard Magno

PATENT APPLICATION

ABSTRACT

A circuit includes at least one negative differential resistance (NDR) device and at least one magnetic device having reversibly variable resistance, wherein the negative differential resistance device and the magnetic device are operatively connected so that changing the resistance of the magnetic device changes the current-voltage response characteristics of the circuit. NDR devices and magnetic devices can be arranged to form multiple value logic (MVL) cells and monostable-bistable transition logic elements (MOBILE), and these logic cells can form the components of a field programmable gate array.



FIGURE 1







Ľ.

(prior art)





FIGURE 5b



FIGURE 5c

KL 5C



FIGURE 5d





FIGURE 6a

FIGURE 6b



FIGURE 6c



insulating substrate

FIGURE 7a



FIGURE 7b



insulating substrate

FIGURE 8



FIGURE 9.

i