Serial Number

09/457,521

Filing Date

Inventor

Harry B. Dietrich

9 December 1999

#### **NOTICE**

The above identified patent application is available for licensing. Requests for information should be addressed to:

OFFICE OF NAVAL RESEARCH DEPARTMENT OF THE NAVY CODE 00CC ARLINGTON VA 22217-5660

DISTRIBUTION STATEMENT A Approved for Public Release Distribution Unlimited

20000324 010

DTIC QUALITY INSPECTED 3

.

2	
3	METHOD AND DESIGN FOR THE SUPPRESSION OF SINGLE EVENT UPSET FAILURES
4	IN DIGITAL CIRCUITS MADE FROM GaAs AND RELATED COMPOUNDS
5	
6	Background of the Invention
7	1. Field of the Invention
8	The present invention relates generally to digital circuits and more specifically to digital
9	circuits made from GaAs and related compounds.
10	
11	2. Description of the Background Art
12	Like all electronic devices, digital circuits execute the functions for which they are designed,
13	through the careful control of charge flow within the circuit. The introduction of stray charge
14	through leakage, temperature excursions or ionizing radiation can cause any electronic circuit to
15	malfunction. Digital circuits, because of the low-voltages and currents inherent in the devices from
16	which they are constructed, are extremely susceptible to stray charge.
17	Digital circuits, in particular high-speed digital circuits, are subject to a particular kind of stray
18	charge associated fault, termed: A single-event upset (SEU). This fault occurs when a high-energy
19	charged particle enters the substrate beneath the active layer in which the devices have been
20	fabricated, and generates a large number of free electrons and holes which can subsequently flow to
21	the biased nodes of the circuit as stray charge. The end result of this event is a loss of information

#### PATENT APPLICATION

stored in the digital memory or a malfunction in the execution of an instruction taking place in the
 digital processor at the time of the event.

3 Digital circuits which are placed in space, near a radioactive source or close to a nuclear explosion are particularly vulnerable to this SEU problem because these environments harbor a large 4 flux of high-energy, charged particles. Current approaches to this single event upset problem are 5 costly and inelegant to the point of being impractical or flawed in some regard such as 6 incompatibility with established manufacturing processes. An example of the former is triple 7 redundancy of the critical digital circuits. This is expensive not only from the point of view of the 8 procurement of the hardware, but from the point of view of the complexity it introduces into the 9 system and for space based systems in added weight, and complexity, both of which are highly 10 undesirable. An example of the latter is the emerging use of an epitaxial layer of what is termed, 11 Low-Temperature GaAs (LTGaAs), between the bulk wafer and the active layer that contains the 12 13 This approach works with varying degrees of success, but has some degree of circuits. incompatibility with all current manufacturing approaches and is for all intents and purposes totally 14 incompatible with one of the most frequently used approaches. 15

16 It should also be pointed out that the insertion of an LTGaAs layer between the active layer 17 and the substrate wafer suppresses another deleterious source of stray current. This is what is termed 18 subthreshold leakage. This is an unwanted current which flows in the digital circuits through a 19 shunting path in the substrate, even when the individual devices are turned off.

The LTGaAs approach, relies on the picosecond lifetimes in the LTGaAs layer to solve the SEU problem. Charge generated in the bulk by the ionizing event, enters the LTGaAs where it is quickly

تحديده

# PATENT APPLICATION

. 1	annihilated through recombination; or prompt trapping, with the subsequent release of the stored
2	charge on a time scale that does not impede the operation of the device. The use of LtGaAs,
3	however, reduces the processability of a workpiece.
4	Kang et al (Appl. Phys. Lett., Vol 70, No 12, pp. 1560-1562) demonstrated that doping of
5	GaAs with oxygen and aluminum can produce picosecond lifetimes. However, these workers used
6	epitaxial layers grown by metal-organic chemical vapor deposition. The doping of layers during
7	epitaxial growth inherently alters the surface of the doped layer, and can alter the processability of
8	the doped workpiece.
9	*
10	Summary of the Invention
11	
12	Accordingly, it is an object of this invention to suppress single event upset in devices made
13	using III-V substrates.
14	
15	It is another object of this invention to suppress single event upset in devices made using
16	III-V substrates without requiring the use of LTGaAs.
17	
18	It is a further object of the present invention to suppress single event upset in devices made
19	using III-V substrates while maintaining the processability of the workpiece.
20	
21	Brief Description of the Drawings

# PATENT APPLICATION

1	A more complete appreciation of the invention will be readily obtained by reference to the
2	following Description of the Preferred Embodiments and the accompanying drawings, wherein:
3	Fig. 1a is a graph showing free carrier lifetime, as a function of various implant conditions,
4	with the dosage units being ions/cm <sup>3</sup> . The log of the normalized signal intensity is shown on the y
5	axis.
6	Fig. 1b is a graph showing free carrier lifetime in materials of Example 1, as a function of
7	various implant conditions, with the dosage units being ions/cm <sup>3</sup> . The normalized signal intensity
8	is shown on the y axis.
9	Fig. 2 is a graph showing free carrier lifetimes, in materials of Example 2, annealed at the
10	temperatures stated in the key included therewith.
11	
12	These and other objects are achieved by implanting a III-V substrate with an appropriate dose
13	of O and an additional ion selected from the group consisting of Al, Cr, In, and mixtures thereof.
14	
15	<b>Description of the Preferred Embodiments</b>
16	
17	(Al,Cr,In) and O are typically implanted at a combined dose of about 1 to about 20 x $10^{14}$
18	ions/cm <sup>2</sup> . O alone must be implanted at doses of 1 to $2 \ge 10^{15}$ ions/cm <sup>2</sup> . At lower doses, insufficient
19	protection against SEU may result. Implantation at higher doses results in diminishing returns and
20	lower practicality. Typically, the layer is buried about 1 $\mu$ m beneath the implanted surface. If the
21	implant is too far beneath the surface, then no significant protection against SEU results, since the

#### PATENT APPLICATION

volume between the active region and the implanted layer will be too great. If the implant is too
close to the surface, the surface characteristics of the workpiece will be significantly altered,
complicating the processability of the workpiece. Typically, the most useful implant depths are
obtained by implantation at energies of about 1 to about 5 MeV.

The implanted layer typically has a total thickness of about 0.5 μm to about 1.5 μm. If the
layer is too thin, then no significant protection against SEU results. If the layer is thicker than
optimum, the resulting product will be increased in cost without a further improvement in SEU
protection.

9 As with LTGaAs, the degree to which SEU events are suppressed is correlated with the product of the layer thickness and the lifetime in the layer. If the lifetime is shorter, a thinner layer 10 can be used and, if longer; a thicker layer is required. The different lifetimes and the layer thickness 11 12 can be easily controlled by varying process parameters such as implant concentration, implantation energy, and annealing temperature. To utilize the oxygen or oxygen and aluminum doping approach 13 14 doped layers on the order of one micron will suffice for the following cases: 1) oxygen implanted to a concentration of 1 x  $10^{20}$ /cm<sup>3</sup> and subsequently annealed for 30 minutes at any temperature 15 between 600 and 800 degrees C; 2) a co-implant of oxygen to a dose of 1 x 10<sup>19</sup>/cm<sup>3</sup> and Al to a 16 dose of 5 x 10<sup>18</sup>/cm<sup>3</sup>, and subsequently annealed for 30 minutes at any temperature between 600 and 17 18 800 degrees C. The implanted layer could be contiguous with the surface, and hence appropriate for subsequent epitaxial growth of the device active layers (the anneal of the implant could be done 19 during the epitaxial growth process or before) or high-energy implantation can be used to bury the 20

PATENT APPLICATION

Docket No.: N.C. 79,187 Inventor's Name: Dietrich et al.

6 7

8

9

10 11

12 13

14

15

16

17 18

- 1 layer doped with oxygen or oxygen and aluminum, leaving the near surface region compatible with
- 2 the use of low-energy implantation for the device fabrication.
- As an example, Table 1 and Table 2 show the energy and ion beam densities required to achieve a desirable peak implant densities of O (Table 1) and Al (Table 2) in a semi-insulating GaAs substrate with a resistivity of  $2x10^7$  to  $4x10^7$  ohm•cm and mobility of 6900 to 7400 cm<sup>2</sup>/Vs.
  - Table 1 -Combination of implant ion density and energy for desited implant densities of  $O_{16}$

Implant ion energy	Ion Density for 1x10 <sup>18</sup> cm <sup>-3</sup> peak implant density	Ion Density for $1 \times 10^{19}$ cm <sup>-3</sup> peak implant density	Ion density for 1x10 <sup>20</sup> cm <sup>-3</sup> peak implant density
600 KeV	$6x10^{13} \text{ cm}^{-2}$	$6 \times 10^{14} \text{ cm}^{-2}$	$6 \times 10^{15} \text{ cm}^{-2}$
300 KeV	$4x10^{13}$ cm <sup>-2</sup>	$4 \times 10^{14} \text{ cm}^{-2}$	$4 \times 10^{15} \text{ cm}^{-2}$
100 KeV	$2x10^{13}$ cm <sup>-2</sup>	$2 \times 10^{14} \text{ cm}^{-2}$	$2 \times 10^{15} \text{ cm}^{-2}$

Table 2 -Combination of implant ion density and energy for desited implant densities of Al

Implant ion energy	Ion Density for 1x10 <sup>18</sup> cm <sup>-3</sup> peak implant density	Ion Density for 1x10 <sup>19</sup> cm <sup>-3</sup> peak implant density	Ion density for 1x10 <sup>20</sup> cm <sup>-3</sup> peak implant density
1 MeV	$6x10^{13}$ cm <sup>-2</sup>	$3x10^{14}$ cm <sup>-2</sup>	$12 \mathrm{x} 10^{14} \mathrm{ cm}^{-2}$
500 MeV	$4x10^{13}$ cm <sup>-2</sup>	$2 \text{x} 10^{14} \text{ cm}^{-2}$	$8 \times 10^{14} \mathrm{cm}^{-2}$
170 KeV	$2x10^{13}$ cm <sup>-2</sup>	$1 \times 10^{14} \text{ cm}^{-2}$	$4 \times 10^{14} \text{ cm}^{-2}$
80 KeV	$1 \times 10^{13} \text{ cm}^{-2}$	$0.5 \times 10^{14} \text{ cm}^{-2}$	$2 \times 10^{14} \text{ cm}^{-2}$

19 The ratio between Al and O can be widely varied. Although the entire dose can be O, 20 implanting a mixture of O and at least one additional ion selected from the group consisting of Al, 21 Cr, In, and mixtures thereof significantly reduces cost. Typically, to obtain a cost benefit from 22 implanting the at least one additional ion along with O, the total dose of additional ions should be

## PATENT APPLICATION

1	at least about 50 at. % of the implanted dose of O. Generally, the total dose of additional ions
2	implanted is no more than about 150 at. % of the implanted dose of O.
3	The implantation of O and the at least one additional ion may be performed at any practical
4	substrate temperature. To minimize the cost of implanting, the implant is typically performed on a
5	room temperature substrate.
6	The at least one additional ion and O can be implanted either simultaneously (co-implant),
7	or sequentially. If the implantation is performed sequentially, either the O or the at least one
8	additional ion may be implanted first. Also, if more than one additional ion is implanted, the
9	additional ions may be implanted simultaneous with each other and/or the implantation of O, or may
10	be implanted sequential with respect to each other and the implantation of O.
11	Annealing is not required with the present invention provided the workpiece reaches a
12	temperature of at least 600°C in the course of subsequent processing. Where desirable, the
13	implanted workpiece may be annealed at any temperature typically used for annealing ion implanted
14	semiconductor substrates. Typically, the annealing temperature is about 600°C to just below the
15	melting temperature of the implanted workpiece. Usually, annealing is performed at about 600°C
16	to about 830°C.
17	

Having described the invention, the following examples are given to illustrate specific applications of the invention including the best mode now known to perform the invention. These specific examples are not intended to limit the scope of the invention described in this application.

.

## PATENT APPLICATION

1	EXAMPLES
2	Example 1
3	To evaluate the potential of this concept a matrix of oxygen and aluminum implants was
4	done into semi-insulating GaAs and subsequently annealed at 800° centigrade. The lifetime was
5	then measured as a function of the implant parameters and it was established that lifetimes on the
6	order of a picosecond could be attained with this approach. This is taken as proof of principle, for
7	this approach to the SEU problem in digital GaAs circuits; and by implication this approach should
8	be useful for the reduction of subthreshold leakage. The lifetime data is shown in Fig. 1a and Fig.
9	1b.
10	
11	Example 2
12	The exposed surface of a standard commercially available semi-insulating GaAs substrate
13	with resistivity of $2x10^7$ to $4x10^7$ ohm•cm and mobility of 6900 to 7400 cm <sup>2</sup> was implanted with O
14	and Al ions (O:1x10 <sup>19</sup> ions/cm <sup>3</sup> :5x10 <sup>18</sup> ions/cm <sup>3</sup> ) sufficiently to achieve an approximately 1 micron
15	thick implanted layer. Fig. 2 shows the experimental result showing the time-resolved
16	photoreflectance measurements of the Al-O implanted with various isochronal annealing
17	temperatures. The vertical scale is proportional to the free carrier density in the material during and
18	after an ~100 fs laser pulse excitation. Following the laser pulse, the photogenerated free carriers
19	are observed to be trapped on a short timescale.
20	

8

## PATENT APPLICATION

1

9

Obviously, many modifications and variations of the present invention are possible in light
 of the above teachings. It is therefore to be understood that,

3 the invention may be practiced otherwise than as specifically described.

· 2

## PATENT APPLICATION

### ABSTRACT

Single event upset failure are suppressed in GaAs-based electronics by implanting the GaAs substrate with an appropriate dose of O and at least one of either Al, Cr, or In.

1 H





time (ps)

Fig 1b

