

Serial No. 668,489
Filing Date 31 May 1996
Inventor Leo Lemley

NOTICE

The above identified patent application is available for licensing. Requests for information should be addressed to:

OFFICE OF NAVAL RESEARCH
DEPARTMENT OF THE NAVY
CODE OCCC3
ARLINGTON VA 22217-5660

DTIC QUALITY INSPECTED 3

19970305 029

DISTRIBUTION STATEMENT A

Approved for public release;
Distribution Unlimited

MMIC Receiver

Specification

Background

1 The birth of Monolithic Microwave Integrated Circuit (*i.e.* MMIC)
2 technology constituted a great advance in microwave hardware and
3 the communication tasks performed by such hardware. MMIC devices
4 are analog electronic circuits formed (typically) in gallium
5 arsenide monolithic chips, and capable of operating at conventional
6 microwave frequencies and above. With this technology, one could
7 implement microwave circuits ranging in size from a table top box
8 all the way down to the size of a pack of playing cards, which had
9 before been the size of multiple freestanding equipment racks. Not
10 only did this save size, but it also saved weight. This is a matter
11 of considerable importance to aircraft which use microwave
12 equipment because even more than size, the weight which the
13 aircraft must carry is the most important factor limiting its
14 performance. So well received has MMIC technology been that
15 industry has developed extensive suites of standard chips ranging
16 in complexity to simple circuit elements all the way to
17 sophisticated programmable microprocessors.

18 One of the most basic applications of microwave circuitry is
19 the radio receiver, which not only permits communication with an

1 aircraft's pilot, but also can perform a myriad of electronic
2 warfare functions. For this, the conventional heterodyne receiver
3 is well-suited, and MMIC chips are well-suited to the fabrication
4 of such receivers, with one drawback. Although MMIC chips can
5 readily implement high or low pass filters, and by combining the
6 two can readily implement narrowband filters, it cannot implement
7 narrow passband filters. A heterodyne radio typically receives a
8 desired signal via a narrow band (*i.e.* tuned) filter, mixes the
9 signal with a local oscillator, and then passes the mixed signal
10 through a filter with a sharp and narrow passband in the vicinity
11 of the local oscillator's frequency. This filter helps remove
12 unwanted noise which may have been near enough in frequency to the
13 desired signal to have passed through the narrow band input filter,
14 but, as importantly, also filters undesired spurs and images of the
15 desired signal which were created by nonlinearities in the mixing
16 process, and by other electronic devices in the receiver. Current
17 MMIC technology cannot implement such a sharp, narrow, passband
18 filter. Without such filtering, one will at best be left with a
19 noisy signal, and at worst a signal buried in noise.
20 Worse still, if one has an application requiring several mixers,
21 the noise introduced at each stage is cumulative.

22 Objects of the Invention

23 Accordingly, an object of the invention is to implement an

1 effective microwave receiver entirely with MMIC technology.

2 Another object is to increase the signal to noise ratio in
3 such a receiver.

4 Another object is to do the foregoing without the use of
5 broadband filters, or other circuitry which cannot be readily
6 implemented in MMIC technology.

7 In accordance with these and other objects made apparent
8 hereinafter, the invention can be understood from the following
9 detailed description of particular embodiments of the invention. It
10 is understood, however, that the invention is capable of extended
11 application beyond the precise details of these embodiments.
12 Changes and modifications can be made to the embodiments that do
13 not affect the spirit of the invention, nor exceed its scope, as
14 will be recognized by those skilled in the art. The embodiments are
15 described with particular reference to the accompanying drawings,
16 wherein:

17 Brief Description of the Drawings

18 Figure 1 is a plan circuit diagram illustrating an embodiment
19 of the invention.

20 Figure 2 is a schematic diagram illustrating an exemplary band
21 plan for a circuit of according to the invention.

22 Figure 3 is a schematic circuit diagram illustrating an
23 embodiment of the invention using the bandplan of figure 2.

24 Figure 4 is a schematic circuit diagram illustrating an

1 oscillator for use with the circuit of figure 3.

2 Detailed Description

3 With reference to the drawing figures, wherein like numbers
4 indicate like parts throughout the several views, figure 1 shows a
5 circuit which receives a signal from an antenna 10 (e.g. a broadband
6 microwave antenna). The signal is fed to a MMIC switch 12, which
7 permits selective forwarding of the signal to subcircuits
8 (generally indicated by subscripts a and b) via poles 12_a, 12_b.
9 Passband filters 13_a, 13_b permit forwarding of selected portions of
10 the circuit's bandwidth to the two subcircuits, and the bands of
11 filters 13_a, 13_b are preferably contiguous in frequency, and span
12 the bandwidth of interest. Together, switch 12 and filters 13
13 create two frequency channels for the circuit of figure 1, the
14 output of each being directed to preselection filter 14. Filter 14
15 is preferably a balanced push-pull amplifier with input and output
16 phase shifts of 180° between amplifier legs. As known to those
17 skilled in the art, such an amplifier configuration, besides
18 providing gain, causes harmonics generated of the input signal to
19 self-cancel, thus maintaining the fundamental relatively noise
20 free. Output 16 of preselector 14 goes to a balanced interference
21 rejection mixer 20, where output 16 is mixed with tunable local
22 oscillator 18. As also known to those skilled in the art, such a
23 mixer causes cancellation of harmonics of signal 16. Output 21 of

1 mixer stage 20 is preferably directed to an intermediate
2 interference rejection mixer 24, where signal 21 is mixed with a
3 fixed tone 22 of preselected frequency. Besides beating down signal
4 21 to a more convenient intermediate frequency, mixer 24 spreads
5 out the spectrum of residual noise in signal 21, making it
6 filterable by which one can fabricate using MMIC technology.

7 In operation, one decides *a priori* which frequency one would like
8 the circuit to detect (hereafter, the "desired signal"). Antenna 10
9 outputs its broadband signal to switch 12. Switch 12 is set to the
10 position which connects the output of antenna 10 to the bandpass
11 filter 13_a or 13_b, which comprehends the portion of antenna 10's
12 signal having the frequency of interest. The frequency of local
13 oscillator 18 is set so that the resultant beat 21 will be the same
14 frequency, regardless of the input from filter 13. For example, if
15 one wishes the beat signal 16 to be 3.35 GHz, and the desired
16 signal is at 9 GHz, one would have to set variable oscillator 18's
17 output to 5.65 GHz. If the desired signal is 12 GHz, one would have
18 to set oscillator's output to 8.65 GHz, etc. Spurs and images
19 created by mixers 20 tend to be even harmonics of the desired
20 signal, and self-cancel as mentioned above. By selecting the
21 frequency of local oscillator 18 to be that which will result in
22 one preselected output frequency at 21 (3.35 GHz in the above
23 examples), all the circuitry following 26, *i.e.* the circuitry which
24 outputs at a constant intermediate frequency at 38, can be fixed,

1 regardless of what the frequency of interest may be.

2 Figure 2 shows an exemplary band plan for such a receiver,
3 having a lowband from 0.5 to 6.0 GHz (band A), and a highband from
4 6.0 to 18 GHz. The highband is further subdivided into three sub-
5 bands, band B (6-10 GHz), band C (10.0-14.0 GHz) and D (14.0-18.0
6 GHz). In bands B through D, the fixed intermediate frequency is
7 3.35 GHz, and the corresponding ranges of variable local oscillator
8 20 are 9.35 to 13.35 GHz, 13.35 to 17.35 GHz, and 11.45 to 15.45
9 GHz, respectively. The frequency of fixed local oscillator is 2.95
10 GHz, to produce an output beat frequency of 0.4 GHz (400 MHz). An
11 additional mixer stage is added with an input of 0.56 GHz to
12 produce a further output of 0.16 GHz. This is for convenience, as
13 various equipment used by the military requires either a 400 MHz or
14 160 MHz input. Band A uses a different intermediate frequency of
15 12.2 GHz, and requires a variable local oscillator range of 12.7 to
16 18.2 GHz. Lowband A also provided fixed frequency output at 400 and
17 160 MHz.

18 Figure 3 shows a circuit according to the invention, having a
19 band plan like that of figure 2. The input signal goes via a MMIC
20 switch (not shown in figure 3) to either one of two MMIC filters
21 13a or 13_b', corresponding respectively to the highband and lowband
22 of figure 2. Filter 13_b is marked in figure 2 with three horizontal
23 sinusoids, the top two of which have a cross mark, the bottom one
24 of which does not. This indicates that 13_b is a lowpass filter.
25 (With this nomenclature, if the top sinusoid is uncrossed, it is

1 high pass; if the middle sinusoid is uncrossed, the filter is
2 bandpass.) Filter 13_b operates to pass the lowband A. The lowband
3 input goes to limiter 50, which shields the circuit from amplitude
4 excursions, and switch 52 which permits optional disconnection of
5 the lowband circuitry. Preselector 14_a, 14_b is a balanced push-pull
6 microwave amplifier having 180° phase shifts between legs at the
7 input and output (the latter 14_b', which arbitrarily is placed
8 after mixer 20'). The output of balanced amplifier 14' is mixed in
9 balanced interference rejection mixer 20', where the signal is
10 mixed with variable local oscillator 18. Oscillator 18 is tuned to
11 ensure that the beat frequency output by mixers 20 is a constant
12 12.2 Ghz.

13 Output 21' of the lowband circuit goes to quadrature coupler
14 40', which serves to match mixer stages 20, 24. After filtering and
15 signal amplification (42'), signal 21' is mixed with fixed
16 intermediate frequency 22'' (11.8 GHz) at balanced inference
17 rejection mixers 24''. The resultant output 30 (0.4 GHz, or 400
18 MHz) goes via switch 44 and filtering and gain stages 46 to inphase
19 signal splitter 48. One portion of the output of 46 is further
20 filtered (50), and made available via output 52 as an intermediate
21 heterodyne frequency of 400 MHz for processing by other circuits.
22 The other portion of the signal from splitter 48 goes to mixer 54,
23 where the signal is mixed with a 0.56 GHz fixed frequency signal
24 56, to produce a beat frequency output of 0.16 GHz (160 MHz),
25 similarly available for processing by other circuits.

1 The highband circuit is much the same as that for the lowband,
2 having a highpass input 13_a from antenna 10, limiter 50, push-pull
3 preselection filter 14, and balanced interference rejection mixer
4 20 for mixing the highband input with variable oscillator 18.
5 Additionally, the highband circuit has an MMIC filter bank 13_a',
6 and switches 12₁, 12₂ for selectably switching among the three
7 filters in bank 13_a'. The filters in bank 13_a' are a lowpass filter
8 (marked "10 GHz"), a highpass filter (marked "14-18 GHz") and high-
9 and lowpass filters in series marked "10 GHz" and "14 GHz", which
10 together form a bandpass filter between 10 and 14 GHz.
11 Collectively, switch 12_a and filters in bank 13_a' subdivide the
12 highband into sub-bands B, C, and D of figure 2, and permit one to
13 selectably access any of the three sub-bands. The frequency of
14 variable local oscillator is selected to cause the output 21 of
15 mixers 20 to be a constant 3.35 GHz (or, for sub-band D, 2.25 GHz).

16 Output 21 of highband mixer 20 is processed much as is output
17 21' of lowband mixer 20', fed via matching circuit 40 to mixers 24'
18 and via switches 42_c', 42_d' and filters 42_a', 42_b', which selectively
19 permit passing the 3.35 GHz intermediate frequency for sub-bands B
20 and C, or the 2.55 GHz of sub-band D. Balanced interference
21 rejection mixers 24' beat the signal with fixed frequency signal
22 22' (2.95 GHz) to produce an output signal 30 at 0.4 GHz for all
23 three sub-bands. Thereafter, switch 44 connects the 0.4 GHz signal
24 to circuit elements 44, 46, etc., where the signal is processed as
25 before to provide outputs at 400 and 160 MHz.

1 Continuing in figure 3, the intermediate frequencies 22' and
2 22'' are provided by conventional phase locked active filter loop
3 60. Fixed oscillator 62 provides a signal at 11.8 GHz directly at
4 22'', and by frequency division to 22', along with appropriate gain
5 and filtering. An active loop ensures frequency and phase
6 stability, and clock input 64 permits one to externally set the
7 reference phase of loop 60.

8 Figure 4 shows circuitry for producing the fixed frequency
9 signals discussed above. Circuit 70 produces an output of 560 Mhz
10 using a voltage controlled oscillator 72 at that frequency,
11 followed by a inphase splitter 74, one leg 76 of which goes to the
12 circuit of figure 3, the other leg 78 of which goes to phase
13 comparator 80, in response to which comparator 80 outputs a
14 correction signal 82 to oscillator 72. The oscillators for the sub-
15 bands of the highband are provided by respective voltage controlled
16 oscillators 84, 84', 84'', whose outputs are coupled through
17 switches 86, 86' to permit selection of a desired one of
18 oscillators 84. Similar to circuit 70, the output of these
19 oscillators are split at splitter, a portion of which is directed
20 to legs 89, 89', which contain filter to further subdivide the
21 bandwidth of signal from splitter 88 into appropriate sub-bands,
22 and the desired sub-band forwarded via switch 90 and matching stage
23 92 to the circuit of figure 3. The other portion of the signal
24 split at 88 ultimately goes to phase comparator, in response to
25 which outputs a correction signal 96 to voltage controlled

1 oscillators 84. Local voltage controlled oscillator 98 and phase
2 comparator (with splitter 101) constitute a phase locked loop which
3 outputs a coarse correction signal to comparator 94 via mixer 100.
4 Mixer 100 beats this correction signal with a signal at 102, which
5 is the servo-feedback portion of the signal from splitter 88,
6 divided in frequency by member. As the output frequency from
7 oscillators 84 drifts in time, phase locked loop 98, 100, 101
8 provides a coarse correction signal to phase comparator 94, and
9 loop 102, 104 provides a fine correction signal to comparator 94,
10 and thence ultimately to voltage controlled oscillators 84.

11 The foregoing discusses circuits with many switching and other
12 active functions. These are preferably performed by a conventional
13 MMIC microprocessor programmed to the desired tasks.

14 The invention has been described in what is considered to be
15 the most practical and preferred embodiments. It is recognized,
16 however, that obvious modifications to these embodiments may occur
17 to those with skill in this art. Accordingly, the scope of the
18 invention is to be discerned,

Application Serial No. (Unassigned)
Applicant: Lemley

Patent Application
Attorney Docket No. 77,498

Abstract of the Invention

A receiver, especially useful for MMIC semiconductor communications circuits, in which plural mixers replace LRC filter networks to produce notched bandwidth filters. In a preferred embodiment, the input signal and a the output of a variable oscillator are mixed to produce a beat frequency. As an operator changes the desired frequency notch of the receiver, the output frequency of variable oscillator similarly changes to ensure that the beat frequency is the same regardless of desired frequency. Circuitry downstream may be thus fixed, eliminating the need for large variable capacitors, which MMIC technology cannot fabricate in desirably small sizes.






FIG. 1


BAND "A"
0.5 - 6
(RF IN)



BAND "B"
6 - 10



BAND "C"
10 - 14



BAND "D"
14 - 18




FIG. 2




FIGURE 3A

1072




FIGURE 3A

202




FIGURE 3B

1082




FIGURE 3B

2082




FIGURE 3C




FIGURE 4A

1072




FIGURE 4A

272




FIGURE 4B