

Serial No. 543,901
Filing Date 17 October 1995
Inventor Pablo M. Lopez

NOTICE

The above identified patent application is available for licensing. Requests for information should be addressed to:

OFFICE OF NAVAL RESEARCH
DEPARTMENT OF THE NAVY
CODE OOCC3
ARLINGTON VA 22217-5660

DISTRIBUTION STATEMENT A
Approved for public release
Distribution Unlimited

19970219 012

THIS QUALITY CONTROLLED

PROGRAMMABLE DATA MESSAGE GENERATION SYSTEM

This invention relates generally to the generation of message data for computer controlled equipment.

BACKGROUND OF THE INVENTION

Portable printed circuit boards through which data input/output functions are performed for commercially available microprocessors, are generally known in the art. Such printed circuit boards house various integrated circuits for data message generation purposes, including signal multiplexers, digital to analog converters, programmable pulse generators as well as other circuits for controlling and/or programming parameters such as frequency, voltage levels, data bit numbers, etc. associated with a compatible computer with which the printed circuit board is interfaced. Typically the signal multiplexer circuit on such printed circuit boards are used as switches through which different input signals are selected and routed. As to the programmable pulse generators associated with such printed circuit boards, they are incapable of driving electrical loads as low as 50 ohms for operation between negative and positive voltages as high as 24 VDC.

At the present time, certain computer controlled equipment, such as missile weapons, are tested by equipment that is costly and of limited use. It is therefore an important object of the present invention to adapt a portable type of printed circuit board interfaced with a commercially available personal computer to generate programmed driving signals for testing of computer controlled equipment such as missiles in a less costly manner.

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28

SUMMARY OF THE INVENTION

In accordance with the present invention, a printed circuit board is interfaced with a computer-controlled load to generate driving pulses corresponding to programmed digital input data signals that are converted into analog outputs in two channels fed to a signal multiplexer for mixing in order to produce a single channel bipolar output fed to voltage follower amplifiers. Such bipolar output is achieved by applying programmable positive and negative voltages to the multiplexer generated by two digital-to-analog converters. Operational control of the multiplexer is effected at its control pins by inputs accompanying the actual digital input data signals together with a timing clock signal for synchronization purposes. The presence of the clock signal at the control pins together with the programmable voltage levels at the data inputs of the multiplexer enables it to behave like a signal mixer to obtain the desired programming of the waveform characterizing the single channel bipolar output. Transmission of the digital input data is controlled by clock signals from a timing control section, fed at selected voltage levels to two digital to analog converters through which the dual channel input to the signal multiplexer is achieved. Return of the amplified output of the multiplexer to the interfacing between the circuit board and the equipment load is controlled through programmed shift registers and relay control to differentially generate the driving pulses at relatively high voltage levels and within a relatively wide frequency range compatible with operation of the equipment load.

BRIEF DESCRIPTION OF DRAWING FIGURES

A more complete appreciation of the invention and many of its attendant advantages will be readily appreciated as the same becomes better understood by reference to the following detailed description when considered in connection with the accompanying drawing wherein:

1 FIG. 1 is a block diagram depicting the data message generation system of the present
2 invention in accordance with one embodiment thereof;

3
4 FIGS. 2-6 are more detailed circuit diagrams depicting the components of the system as
5 depicted in FIG. 1; and

6 FIGS. 7, 8 and 9 graphically depict various signal formats associated with operation of the
7 system depicted in FIGS. 1-6.

8 DETAILED DESCRIPTION OF PREFERRED EMBODIMENT

9
10 Referring now to the drawing in detail, FIG. 1 diagrams the message generation system of
11 the present invention, generally referred to by reference numeral 10, adapted to be housed in a
12 computer compatible printed circuit board having an input/output data bus 12 for testing and
13 initializing equipment or loads 13 such as missile simulators or missile weapon systems
14 operating at voltages above 15 VDC. The compatible printed circuit board with which the bus
15 12 is associated may be of a commercially available type for microprocessors, such as a full
16 length 8-bit input/output mapped IBMXT/AT.

17
18 With continued reference to FIG. 1, the input/output data bus 12 is connected to a data and
19 address interface section 14 of the system 10 through which data is decoded and a selected 8-bit
20 address is driven for a 24-bit information write-in to a programmed logic section 16. The
21 programmed logic section 16 is connected to a timing control section 18 for generation of a clock
22 signal to set the speed and duration of digital data signals transmitted at selected voltage levels
23 through a voltage selector section 20 to a dual channel digital-to-analog converter section 22.
24 The processed digital message originating at the bus 12 is accordingly fed as analog outputs from
25 the digital-to-analog converter section 22 to a multiplex mixer section 24 through which a
26
27
28

1 programmed waveform signal is generated, completely different from the analog inputs thereto.
2
3 The output of the mixer section 24 includes an initialization reset pulse, and is amplified within a
4 voltage follower section 26 operatively interconnected with the voltage selector 20 under control
5 of a relay section 28 connected to the load 13. Operational interaction between sections are
6 furthermore under control of a data transmission control section 29 as diagrammed in FIG. 1.

7 As more specifically diagrammed in FIG. 2, the input/output data bus 12 includes address
8 line terminals 30, data line terminals 32 and instruct line terminals 34, as well as power supply
9 terminals VCC and ground terminals connected to various sections of the system 10 as
10 hereinafter described and/or illustrated. Certain of the address terminals 30 are connected by bus
11 line 36 and line 38 to an address decoding integrated circuit 40 while other address terminals are
12 connected by address bus line 42 to another address decoding integrated circuit 44 through an
13 address driving integrated circuit 46. Instruct lines 50 and 52 connected to the instruct terminals
14 34 of bus 12 are driven by integrated circuit 48 which is also connected to one of the address
15 terminals 30 of the bus 12 by bus line 54 as shown.
16
17

18 In order to access the system 10 through the interface section 14, the address supplied
19 through the input/output data bus 12 must match a selected address established through selector
20 switch 56 connecting control terminals of the address decoding circuit 40 to grounded resistors
21 58. When a properly selected address is received at the input/output bus 12, the data signals in
22 bus line 60 connected to the data terminals 32 drive the integrated circuit 62 to feed data signals
23 through bus line 63 to logic and timing control sections 16 and 18 pursuant to instructions
24 supplied from the bus instruct terminals 34 through lines 50 and 52 connected to the circuit 48.
25
26 In order to perform the instruction function, line 64 connects circuit 48 to data drive circuit 62 as
27
28

1 well as to the timing control section 18, the programmed logic section 16 and one input terminal
2 of AND gate 66. The other input terminal of AND gate 66 is connected to the circuit 48 by line
3 68 which is also connected to the programmed logic and timing sections 16 and 18. Yet another
4 output of circuit 48 is connected by line 70 to one input of OR gate 72 and through amplifier 74
5 to one input of OR 76. The outputs of the OR gates 72 and 74 are respectively fed by lines 78
6 and 80 to the timing control section 18 and a control terminal of the address decoding circuit 44.
7 The output of OR gate 76 is also connected to an input of OR gate 82. The decoded data output
8 of the address decoding circuit 44 is fed by bus line 84 to the voltage selector section 20 while
9 the other outputs of circuit 44 are fed by lines 86 and 88 to the timing control section 18. Data
10 decoding operation of circuit 44 is furthermore governed by inputs received through lines 90, 92,
11 94 and 96 from the address driving circuit 46. Address driving signals in lines 90 and 92 are
12 furthermore fed to the programmed logic section 16, while the output of OR gate 82 is fed
13 thereto by line 98. The programmed logic and timing control sections 16 and 18 are also
14 operatively interconnected by the data transmission control section 29, as diagrammed in FIG. 2,
15 for interaction with the input/output bus 12 through the interface section 14 of the system 10.

16
17
18
19 With continued reference to FIG. 2, the programmed logic section 16 is an array of
20 programmable shift register devices forming integrated circuits which basically perform the
21 function of a 24-bit bi-directional shift register. The logic section 16 accordingly includes three
22 different 8-bit latch holding inputs 100a, 100b and 100c connected in parallel to the decoded data
23 signal line 63 from the circuit 62 of the interface section 14. Data write-in to the logic section 16
24 is achieved through three latch inputs, selected by address signals in lines 90 and 92 from circuits
25 46 and 48 of the interface section 14 in accordance with internal decoding within the logic
26
27
28

1 section 16 determined by the address settings of two of the address terminals 30 of the
2 input/output bus 12. Once a 24-bit write-in occurs, a clock signal generated by the timing control
3 section 18 is fed through line 102 to the logic section 16 causing it to shift bits to feed a data
4 output through line 104 to the data transmission control section 29 for appropriate drive control.
5 Such operation of the logic section 16 is controlled by internal counter/timers receiving clock
6 signals through line 102 aforementioned, as well as address signals in line 98, instruct signals in
7 line 68, enable signals in line 106 and clock signals in line 108.
8

9 Referring now to FIG. 3, the timing control section 18 includes integrated circuits 110 and
10 112 to which the 8-bit data bus line 63 from the interface section 14 is connected. A 10 MHz
11 clock 114 is connected by line 116 to two clock terminals of the circuit 110 in order to program
12 selection of the frequency and duration of pulses generated at its output terminal to which line
13 118 is connected. The circuit 110 is also programmed to count a certain number of pulses, at
14 which point it clears a flip-flop 120 through line 122 connecting circuit 110 to the clear terminal
15 of flip-flop 120. When cleared, the flip-flop 120 sets one input of AND gate 124 to logical zero
16 through line 126 to automatically disable its transmission of a clock output to the logic section 16
17 through line 102. The clock output from AND gate 124 in line 102 is obtained from the clock
18 signal generated by clock 114 and transmitted therefrom by line 128 through delay circuit 130
19 and inverter 132 to the other input of AND gate 124. The delay circuit 130 and inverter 132
20 compensate for the timing delays of circuit 130 in counting the corresponding number of bits and
21 the flip-flop 120 in clearing its output in line 126 to the AND gate 124.
22
23
24

25 As hereinbefore indicated, the digital outputs 84 of the interface section 14 is fed to the
26 voltage selector section 20 having inverters 142 supplying such outputs to control inputs of latch
27
28

1 circuits 134, 136, 138 and 140 as shown in FIG. 4. Three of the latch circuits 134, 136 and 138
2 thereby select the voltages in the data signal lines 63 from the interface section 14, that are fed to
3 the digital-to-analog converter section 22 through an 8-bit digital output bus line 144 from latch
4 circuit 134, two 4-bit digital output bus lines 146 and 148 from latch circuit 136 and two 4-bit
5 digital output bus lines 150 and 152 from latch circuit 138. The fourth latch circuit 140 supplies
6 two voltage outputs in lines 154 and 156 to the analog multiplex mixer section 24, a voltage
7 output in line 158 to the relay control circuit 28 and a fourth voltage output in line 160 to one
8 input of OR gate 162 receiving its other input in line 164 from a data output terminal of the
9 programmed logic 16. The OR gate 162 thereby controls operation of the analog multiplex
10 mixer 24 through output line 166 from the OR gate 162.

11
12
13 The digital-to-analog converter section 22 includes converter circuits 168 and 170 to which
14 8-bit voltage selector signals are fed by 8-bit bus line 144 and 4-bit bus lines 146, 148, 150 and
15 152 from the voltage selector section 20 as shown in FIG. 4. The converter circuits 168 and 170
16 are powered by connection through line 172 to a positive 12-volt source 174 also coupled to the
17 mixer section 24 by capacitor 176 and line 178 separated by capacitor 180 from a negative
18 12-volt source 182. The +12-volt line 172 is also coupled by capacitor 184 to grounded
19 terminals of converter circuit 170 and to another terminal thereof through capacitor 186. Yet two
20 other analog output terminals of converter circuits 168 and 170 are respectively connected by
21 lines 188 and 190 to the mixer section 24, as diagrammed in FIG. 4, to respectively supply
22 negative and positive message pulses to the mixer section 24.

23
24
25 As diagrammed in FIG. 5, the mixer section 24 includes two analog multiplexer circuits 192
26 and 194 interconnected in parallel to voltage supply VCC, to ground and to a negative 5-volt
27
28

1 source 195. Analog message pulses of opposite polarity from the converter section 22 are
2 respectively supplied through lines 188 and 190 to input terminals of multiplex circuit 192.
3
4 Output voltage pulses in line 188 are also fed to an input terminal of multiplex circuit 194 which
5 switches between the voltage supplied thereto and ground in order to generate reset pulses in its
6 output signal line 196, coupled to ground through capacitor 198 in parallel with resistor 200.
7
8 Clock generated timing signals from the timing control section 18 in line 102 and data signals in
9 line 166 from the voltage selector section 20, on the other hand, are fed to the multiplexer circuit
10 192 to generate pulses in its output signal line 202 coupled by parallel connected capacitor 204
11 and resistor 206 to ground.

12 With continued reference to FIG. 5, the reset pulse generated by the switching action of
13 multiplexer circuit 194 as hereinbefore described, is fed by line 196 to an output driving
14 amplifier 208 of the voltage follower amplifier section 26 for amplification by a factor of five to
15 provide in line 210 an initialization reset pulse 212 between 0 VDC and +17 VDC as graphically
16 depicted in FIG. 7. The pulse output generated by the mixing action of multiplexer circuit 192,
17 on the other hand, is fed by line 202 to an output amplifier 212 interconnected with amplifier 208
18 by control electrode lines 214 and 215 to produce a string of time controlled pulses 216 of 2 μ sec
19 duration at voltage levels of +17VDC and off-time pulses 218 at levels of -17VDC as graphically
20 depicted in FIG. 8. Such pulse output of amplifier 212 in line 220 as well as the pulse output of
21 amplifier 208 in line 214 and the control line 214 interconnecting the amplifiers 208 and 214 are
22 connected to the relay control section 28 for operational regulation purposes.
23
24

25 As diagrammed in FIG. 5, the pulse output line 210 from the amplifier 208 of the voltage
26 follower section 26 is connected to an input terminal of an integrated relay circuit 222 having a
27
28

1 positive voltage terminal connected to a voltage source 224 and separated by resistor 224 from
2 the negative voltage terminal of circuit 222 to which two terminals of an integrated voltage
3 control circuit 228 are coupled by diode 230. The input terminals of circuit 228 receive a voltage
4 output in line 158 from the voltage selector 20, as hereinbefore indicated, to establish the proper
5 operational voltage level for relay circuit 222 through diode 230. The pulse output of the
6 follower amplifier 212 in line 220 is fed to another input terminal of relay circuit 222, having
7 command output terminals respectively connected by lines 232 and 234 to a multi-pin connector
8 236 having positive and negative voltage terminals connected in parallel with the voltage control
9 circuit 238 to establish voltage levels of +28V and -28V in electrode control lines 214 and 215
10 connected to the follower amplifiers 208 and 212 as aforementioned.

13 The data input and output control section 29 as diagrammed in FIG. 6, includes three
14 integrated circuits 240, 242 and 244. A clock drive signal in line 102 is thus fed to the timing
15 control section 18 from one terminal of circuit 242 having another terminal from which a data
16 enable signal is fed by line 106 to the timing control section 18. Data output signals in line 164
17 to the programmed logic section 16 are fed thereto from circuit 240 while data input signals are
18 fed through line 104 to the logic section 16 from circuit 244. The circuits 240, 242 and 244 are
19 operatively interconnected directly with each other and/or through resistors, diodes and multi-pin
20 connector 246, as diagrammed in FIG. 6 for differential message drive of the four lines 102, 104,
21 106 and 164 from the circuits 240, 242 and 244 to the timing control section 18 and programmed
22 logic section 16. Thus, the pin connector 246 has one set of positive clock and negative clock
23 return terminals connected to lines 248 and 250 respectively coupled by resistor 252 to a pair of
24 terminals of circuit 242 and by resistor 254 to a juncture between series connected diodes 256
25
26
27
28

1 and 258. Such diode juncture is connected to another pair of terminals of circuit 242, while the
2 first pair of aforementioned clock terminals are also connected to diode 260 grounded with diode
3 256. A second set of positive data-in and negative data-in return terminals of the pin connector
4 246 are respectively connected by lines 262 and 264 to separate terminals of the circuit 240. A
5 third set of positive data-out and negative data-out return terminals are respectively connected by
6 lines 266 and 268 through resistors 270 and 272 to two pairs of terminals of the circuit 244.
7 Finally, a fourth set of positive data-enable and negative data-enable return terminals of the pin
8 connector 246 are respectively connected by lines 274 and 276 through resistors 278 and 280 to
9 two pairs of terminals of circuit 242. The latter two pairs of circuit terminals are interconnected
10 through opposing diodes 282 and 284 having a juncture connected through diode 286 to the
11 voltage source VCC to which diode 258 is also connected as well three terminals of circuit 240
12 separated from line 262 by resistor 288. The two pairs of data-enable terminals of circuit 242 to
13 which resistors 278 and 280 are connected are also connected to ground through diodes 290 and
14 292 as diagrammed in FIG. 6.

15
16
17
18 Based on the foregoing description of the illustrated circuit diagrams, a digital clock signal
19 294 as graphically depicted in FIG. 9 is produced by the timing control section 18 to affect
20 transmission of digital data signals 296, governed by the programmed logic section 16 and fed to
21 the voltage selector section 20 from which a pulse type message data output 298 is generated
22 from voltage outputs of the digital to analog converter section 22 and fed to the multiplex mixer
23 section 24 within which such data is mixed with computer controlled voltage level pulses. A
24 signal pulse output is thereby obtained from mixer section 24 and amplified in voltage follower
25 section 26 for driving high resistive loads through the interface section 14 and bus 12, such as 50
26
27
28

1 ohm communication lines to equipment 13 operating at voltage levels greater than 15 VDC and
2 within a wide frequency range between 0 and 300 KHz.
3

4 Obviously, other modifications and variations of the present invention may be possible in
5 light of the foregoing teachings. It is therefore to be understood that

6 the invention may be practiced otherwise than as specifically described.
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28

2
3 PROGRAMMABLE DATA MESSAGE GENERATION SYSTEM

4 ABSTRACT OF THE DISCLOSURE

5 Signal messages to loads such as a missile weapon system, are transmitted as bipolar signals
6 through high load communication lines at high voltage levels and within a wide operating
7 frequency range. Such signal messages are based on digital data mixed by a multiplexer with
8 computer controlled voltage level inputs and programmable frequencies to produce the bipolar
9 signals of high voltage capable of driving loads as low as 50 ohms.
10




FIG. 1




Fig. 2




FIG. 3




FIG. 7




FIG. 8




FIG. 4




FIG. 5

DATA TRANSMISSION CONTROL




FIG. 6




FIG. 9