

UNCLASSIFIED

AD NUMBER

ADB071074

LIMITATION CHANGES

TO:

Approved for public release; distribution is unlimited. Document partially illegible.

FROM:

Distribution authorized to U.S. Gov't. agencies and their contractors;
Administrative/Operational Use; DEC 1982. Other requests shall be referred to Defense Advanced Research Projects Agency, 1400 Wilson Blvd, Arlington, VA 22209. Document partially illegible.

AUTHORITY

darpa ltr dated 21 jan 1983

THIS PAGE IS UNCLASSIFIED

DTIC FILE COPY

ACC-25-002
29 December 1982

(1)



FINAL DOCUMENTATION OF
AN ENHANCED ROBUSTNESS MODULE DESIGN
(Reference ACC Maintenance Manual
for Robustness II)

DATA 3071074

DATA

DISTRIBUTION STATEMENT A

Approved for public release
Distribution Unlimited

Submitted to: Defense Advanced Research Projects Agency
Information Processing Techniques Office
1400 Wilson Boulevard, Arlington, VA 22209

Submitted by: Associated Computer Consultants
720 Santa Barbara Street, Santa Barbara, CA 93101
(805) 963-9431

The views and conclusions contained in this document
are those of the authors and should not be interpreted
as representing the official policies, either expressed
or implied, of the Defense Advanced Research Projects
Agency or the US Government.

90 07 16 422



B071074
Alma.

DEFENSE ADVANCED RESEARCH PROJECTS AGENCY
1400 WILSON BOULEVARD
ARLINGTON VIRGINIA 22209

JAN 21 1983
Jan 21, 1983

Contracting Officer
Associated Computer Consultants
720 Santa Barbara Street
Santa Barbara, CA 93101

Dear Sir:

Reference is made to ACC-25-002, Final Report-Robustness II Maintenance Manual," dated 29 December 1982 produced under AO 4024, Contract MDA 903-82-C-0478, which is approved for publication as Unclassified.

The following Distribution Statement (Item 16 of DD 1473) applies:


This document is approved for public release and sale:
Distribution is unlimited. This document may be
reproduced for any purpose of the U. S. Government.

We are retaining 1 copy in the DARPA Library and 1 copy is forwarded to IPT (Dr. Kahn). The third copy is returned.

Please send 12 copies with corrected DD 1473 to:

DTIC
Cameron Station
Alexandria, VA 22314

Sincerely,



Genevieve T. Motyka
Technical Information Officer

Enclosure:
ACC-25-002 (1 cy)

cc:
IPT (Dr. Kahn/w/report and
DD 250
DARPA/Librarian (Ms. Spring) 

ROBUSTII.MM.V001
December 1982

ROBUSTNESS II
MAINTENANCE MANUAL

Accession For	
NTIS CR&P	<input checked="" type="checkbox"/>
DTIC TAB	<input type="checkbox"/>
Unannounced	<input type="checkbox"/>
Justification	
By _____	
Distribution / _____	
Availability Codes	
Dist	Avail and/or Special
A-1	



Copyright (c) 1982 by
Associated Computer Consultants
720 Santa Barbara Street
Santa Barbara, CA 93101
(805) 963-9431

Copyright (c) 1983 by Associated Computer Consultants

Table of Contents

	<u>Page</u>
1.0 INTRODUCTION	1-1
1.1 Maintenance Manual Contents	1-1
1.2 Maintenance Manual Organization	1-1
1.3 Robustness II Module Overview	1-1
1.4 Robustness II Module Application	1-2
Figure 1-1 Robustness II Module	1-3
Figure 1-2 LSI-11 Backplane with Robustness II	1-4
2.0 REFERENCES	2-1
2.1 Reference Documents	2-1
3.0 PHYSICAL DESCRIPTION AND INSTALLATION	3-1
3.1 Robustness II Module Particulars	3-1
3.2 External Cabling	3-1
3.3 Robustness II Module Organization	3-1
3.4 Boot PROM Section	3-2
3.5 Register Section	3-2
3.6 External Bus	3-2
4.0 ADDRESS SELECTION, PROGRAMMING, AND OPTION SELECTION	4-1
4.1 Robustness II Register Block Address Selection	4-1
4.2 Control/Status Register (CSR)	4-2
4.3 Cell Address/Data Register	4-4
4.4 The Timer/Counter Registers 1 and 2	4-5
4.5 Watchdog Timer	4-6
4.6 Switch Registers 1 and 2	4-7
4.7 External Bus	4-7
4.8 Configuration of Options	4-8
Figure 4-1	4-10
Figure 4-2	4-12
Figure 4-3	4-14
Figure 4-4	4-15
Figure 4-5	4-16

Figure 4-6	4-17
Figure 4-7	4-18
Figure 4-8	4-18
Figure 4-9	4-19
Figure 4-10	4-20
Figure 4-11	4-20
Figure 4-12	4-20
Figure 4-13	4-21
Figure 4-14	4-21

5.0 DRAWINGS, PARTS LIST, SCHEMATICS 5-1

Top Assembly, Robustness II (4 sheets), dwg # 8100133
Parts List, Robustness II (sheet 1), dwg # 8100133

Logic Diagrams, Robustness II (6 sheets), dwg # 2600244

CHAPTER 1

1.0 INTRODUCTION

1.1 Maintenance Manual Contents - This manual describes the hardware, application, operation, and maintenance of the Robustness II Module (ACC Part #8100133) manufactured by Associated Computer Consultants, Santa Barbara, California.

1.2 Maintenance Manual Organization - This manual is divided into five chapters as follows:

- Chapter 1 - Introduction
- Chapter 2 - References
- Chapter 3 - Physical Description and Installation
- Chapter 4 - Address Selection, Programming,
and Option Selection
- Chapter 5 - Drawings, Parts List, Schematics

1.3 Robustness II Module Overview - The Robustness II Module consists of one dual-width printed circuit assembly as shown in Figure 1-1. It was designed to enhance the Digital Equipment Corporation (DEC) LSI-11 family of computer systems. Operating on the LSI-11 bus (Q-bus) as shown in Figure 1-2, the Robustness II provides features required by systems operating on telecommunication networks.

1.4 Robustness II Module Application - The Robustness II Module provides a number of functions on a single module in order to allow the programmer great flexibility in system implementation while consuming a minimum of I/O space.

1.4.1 On-Board Boot Code Space - The programmer can use the Robustness II Module to implement onboard boot code to start or restart programs automatically. The Robustness II is available with 4K or 8K words of EPROM, which take only two Q-bus address spaces. This allows operating system software to be stored in EPROM for downline loading rather than on disk or tape. By use of additional dual-width Memory Expansion Boards, which can be attached to the Robustness II Module, additional program storage is available.

1.4.2 Manual Switch Registers - Four switch registers (64 bits) are provided to allow the programmer to store semi-permanent (non-volatile) information such as system I.D., operational function configuration, or system address.

1.4.3 Elapsed Time Counter - For applications in which timing must be checked, a 10KHz counter/timer is provided that can be read at the start and finish of an operation to give an accurate account of the elapsed time during operation.

1.4.4 Watchdog Timer - A Watchdog Timer is provided to restart the system if the Watchdog Timer Register is not "written" every six seconds (or another of seven selectable timeout periods). At a power or software failure, the Watchdog Timer times out and reboots the system. This timer can be disabled for maintenance or software development by setting a switch. It cannot be accidentally disabled under software control.




Figure 1-1 Robustness II Module




Figure 1-2 LSI-11 Backplane With Robustness II

PTER 2

2.0 REFERENCES

2.1 Reference Documents - The following documents contain additional information on the Robustness II Module.

1. The TTL Data Book
Texas Instruments Incorporated
2. Interface Data Book
National Semiconductor Corporation
3. The Bipolar Microcomputer Components Data Book
Texas Instruments Incorporated
4. The MOS Memory Data Book
Texas Instruments Incorporated
5. Microcomputers and Memories
Digital Equipment Corporation
6. Microcomputer Interfaces Handbook
Digital Equipment Corporation
7. Schottky and Low-Power Schottky Data Book
Advanced Micro Devices, Incorporated

CHAPTER 3

3.0 PHYSICAL DESCRIPTION AND INSTALLATION

3.1 Robustness II Module Particulars - The Robustness II Module is a dual width printed circuit board as shown in Figure 1-1. It is connected to the LSI-11 bus (Q-bus), and requires one standard load to that bus. Though the Robustness II Module does not use interrupts or DMA transfers, it does provide grant continuity for interrupts and for DMA grant signals. The Robustness II Module consumes approximately 2.5 Amperes at +5Vdc. No other voltages are required.

3.2 External Cabling - Two connectors (J1 and J2) are provided for external cable connection to the Robustness II Module. See Figure 2-1 for an illustration of this interconnection.

3.3 Robustness II Module Organization - The Robustness II consists of three main sections which are listed below and explained in the subsequent paragraphs.

Boot PROM Section
Registers/Watchdog Timer
External Bus

3.3.1 Boot PROM Section - The two boot PROMs contain a total of 512 words (512x16 bits) of PROM. Because of the address space limitations of the LSI-11 bus I/O page, only a portion of this PROM space is used at any one time. Two configurations for PROM use are available: 256 words of PROM or 128 words of PROM. With the 256 word configuration, either of the 256 word blocks may be selected by wire wrap jumpers. In the 128 word configuration, any one of the four 128 word blocks may be selected by wire wrap jumpers. These configurations are discussed in detail in Chapter 4. The actual I/O page address of the PROM block can be set by the user.

3.3.2 Register Section - The Register Section contains eight (word) registers that provide most of the Robustness II Module functions. The base address of this block of registers in the I/O page can be set by the user (see Section 4.1). The registers listed below are described in Chapter 4.

- 00 Control/Status Register
- 02 Cell Address Register
- 04 Data Register
- 06 Timer/Counter Register (least significant word)
- 10 Timer/Counter Register (most significant word)
- 12 Switch Register No. 1 (read) Watchdog Timer (write)
- 14 Switch Register No. 2
- 16 Not Used

3.3.3 External Bus - External bus connections J1 and J2 are provided to connect up to 256K words of external RAM, ROM, PROM, EPROM or Bubble memory. All incoming control signals provide open collector inputs to allow more than one external bus connection at a time. Figure 1-2 illustrates the interconnection of memory extension boards to the External Bus.

CHAPTER 4

4.0 ADDRESS SELECTION, PROGRAMMING, AND OPTION SELECTION

4.1 Robustness II Register Block Address Selection - The register block address is controlled by the eight DIP switches on U03 and one DIP switch on U71. Figure 4-1 shows the DIP switches on U03 and U71 and the associated address line of each. The address block selected must not interfere with that of an already existing device on the LSI-11 bus. When a DIP switch is closed, the associated address line must be asserted for a match. When a DIP switch is open, the associated address line must be negated for a match. All switch settings must match their appropriate address lines before the register bank can be selected.

4.2 Control/Status Register (CSR) - This register provides status and control to the other Robustness II registers, the external bus interface, and the boot PROM section. The following table describes each of the CSR bits. These CSR bits are referred to in discussions of the other registers.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Error	Invalid Address	Not Enabled	Write Written	Not Used	Watch Dog Is Disabled	BD2 Write	BD2 Can There	Is OK	All Boot	Switch Select	BD2 Enable	Ext. Write	Ext. Addr	Board 2 Select	Timer Latch Enable
R	R	R	R	-	R	R	R	R	R/W	R/W	R/W	R/W	R/W	R/W	R

W = Write Only

R = Read Only

R/W = Read or Write

BIT DEFINITION

- 0 Timer/counter Latch Enable - Latches the 32 bits of the counter/timer into the two counter/timer registers.
- 1 External Bus Select - Sets the external bus enable line on the external bus. Also disables on-board EPROM and enables the error bits 12, 13, and 14 to indicate errors from the external bus rather than from the Robustness II Module.
- 2 Extended Address Bit 16 - Used by the external bus to extend the addressing capability of the 16 bit cell address bus (CELADR00 - 15).
- 3 Extended Address Bit 17 - Used by external bus to extend the addressing capability of the 16 bit cell address bus (CELADR00 - 15).
- 4 Board 2 Write Enable - A high (1) sets the write enable line on the external bus. A low (0) acts as a write protect for the external bus.
- 5 Switch Register Bank Enable - A low (0) enables Bank A of both switch registers and a high (1) enables Bank B.

- 6 Boot Select (if wire-wrapped into the PROM boot addressing) - Selects one boot PROM block or another.
- 7 All OK - Indicates that the Robustness II module is functioning, and that the external bus is functioning if it is selected.
- 8 External Bus is There - Incoming signal line from external bus asserted (high) indicates that there is a board connected to the external bus.
- 9 External Bus Can Write - Incoming signal line from external bus asserted (high) indicates that the board connected to the external bus is writeable.
- 10 Watchdog Timer Disabled - An active low (0) signal
Watchdog Timer Enabled - An active low (0) signal indicates that the watchdog timer has been disabled by switch 1 on the Robustness II card edge.
- 11 Not Used
- 12 Address Not Writeable - An error bit. When asserted (high) indicates that a write was tried to read only memory. Any write to the Robustness II EPROM will cause this error. An error of this type from the external bus is possible but indication of the error depends on the external bus configuration to so indicate.
- 13 Address Not Write Enabled - An error bit. When asserted (high) indicates that a write was tried 1) to the Robustness II EPROM, or 2) to the external bus while CSR bit 2 (external bus write enable) was negated.
- 14 Invalid Address for Robustness II - When asserted (high), indicates that the given address is out of range of the EPROM (either 4K or 8K words selected). When the external bus is selected and CSR bit 2 is asserted (high), an error signal from the external bus (BD2BAD) asserted (high) will also assert this error bit.
- 15 Error - Master error bit. Logical OR of CSR error bits 12, 13, and 14.

4.3 Cell Address/Data Register - The Robustness II module supports either 4K or 8K words of board EPROM memory. This memory is accessed through two registers, the Cell Address Register (address XX02) and the Data Register (address XX04). To read a block of memory, the programmer loads the starting address into the Cell Address Register, then reads the Data Register. To access the next word, the Cell Address Register is loaded with the next word address and the Data Register is again read. Unlike a standard bus address, the Cell Address Register addresses words only, so the first word is at address 0 (octal), the next at address 1, then 2, 3, 4, and so on. See 4.3.1 and 4.3.2 for details.

4.3.1 Cell Address Register - The cell address register is a 16 bit read/write latch. When written to, this register latches the 16 bit word of address information onto the cell address bus (CELADR00 - 15). This address word selects one data word, which is placed on the BDA bus when the data register is read. The address word is used by the onboard EPROM (CELADR00 - 11), or by the external bus (CELADR00 - 15) if it has been selected. The cell address register is configured for word addressing only. The least significant bit of the cell address bus (CELADR00) indicates low word/high word, not low byte/high byte. This configuration extends the 18 bit address range to 256K words, from the normal 256K bytes usually accessible by an 18 bit address. A block of data can be consecutively read by continually updating the cell address register with the address of the next word of data, and then reading the cell data register.

4.3.2 Data Register - There is no actual hardware data register. The address information latched onto the cell address bus (CELADR00 - 15) selects the memory word, and a read or write to the cell data register performs a read or write to or from the selected memory word. Since the memory word is tri-stated (buffered) onto the BDA bus, an actual hardware data register is not necessary.

4.4 The Timer/Counter Registers 1 and 2 - The 32 bit timer/counter runs continuously at 10KHz and can be latched into the two timer/counter registers at any time by ORing a 1 into CSR bit 0. Then the registers can be read at the programmer's leisure. The least significant word is at address XX06, and the most significant is at address XX10. An event can be timed by latching the timer/counter registers, starting the event, and then reading the registers to get the starting time. When the event is completed, the timer/counter registers are again latched, and the first reading is subtracted from the second to give the elapsed time in 10KHz increments. This may be converted to a more convenient format, such as minutes, seconds, tenths and hundredths, as required.

4.4.1 Details of Timer/Counter Registers 1 and 2 - The 32 bit timer/counter uses a 10Khz clock, which is derived from a 1 MHz crystal oscillator. A one written to bit 0 of the CSR latches the 32 bits of the timer/counter, in two 16 bit halves, into timer/counter registers 1 and 2 where they can be read. The 32 bits are latched so that one 16 bit half does not increment into the next between reads and cause a false reading. Timer/counter register 2 contains the most significant 16 bits.

4.5 Watchdog Timer - The watchdog timer is provided as a watchdog to the system. If the system fails to reset the watchdog timer for any reason, the watchdog timer will reinitialize the system. The watchdog timer is reset by writing a 370 or 371 (octal) to address XX12 of switch register 1 before the timeout period has expired. The timeout period is factory set at approximately six seconds, but may be changed as explained in chapter 4. The watchdog timer may be disabled by setting switch 1 to the D position. When the watchdog timer is enabled, CSR bit 10 is asserted (1); when disabled, CRS bit 10 is negated (0).

4.5.1 Details of Watchdog Timer - The Watchdog Timer will restart and reboot the CPU if the program in control fails to reset the timer by writing 370 or 371 (octal) into the Watchdog Timer Register. This ensures that hardware or software interruptions to proper program flow do not disable the system for any longer than one watchdog timeout period (factory set at 6 seconds). The timeout period can be changed by the user to accommodate other programming environments. The Watchdog Timer can be disabled by setting switch 1 to the D (disabled) position.

NOTE

The Switch Register 1 (see 4.6) and Watchdog Timer Register functions are performed by one dual function register. A read of this register will provide the contents of Switch Register 1. A write of the correct code to this register will reset the Watchdog Timer.

4.6 Switch Registers 1 and 2 - The two 16 bit switch registers will access a total of 64 bits of information through bank selection. Switch register 1 will read Bank A1 (16 bits) and Bank B1 (16 bits), while switch register 2 will read Bank A2 (16 bits) and Bank B2 (16 bits). Bank selection is enabled by CSR bit 05. A low (0) selects Bank A, and a high (1) selects Bank B. Each of the bits is a wire wrap stake pair that, when wrapped, equals a low (0), and when unwrapped, equals a high (1).

4.7 External Bus - The external bus consists of an address bus (CELADR00 - 15, and CSR bits 2 and 3 for extended address lines 16 and 17), a data bus (BDA00 - 15), and a control bus (including CSR bit 01, external bus enable). Any number of external devices may be connected to the external bus. All of the incoming control lines are pulled up and are designed for open-collector (wired-OR, active low) connection of a number of boards. A total of 256K words of any type of memory may be connected. RAM, ROM, EPROM, EEPROM, or Bubble memory can be connected using the available control signals.

4.8 Configuration of Options - The following options are wire-wrap selectable by the user and are discussed in the paragraphs that follow. A directory of wire wrap locations is given in Figure 4-2.

- EPROM Memory Space
- Address out of Range Error
- Watchdog Timer
- Counter/Timer Reset
- Switch Register Wiring

4.8.1 EPROM Memory Space - The Robustness II Module provides the option of either 4K or 8K words of onboard EPROM. Figure 4-3 shows the installation of 4K words of EPROM (2532) and the associated 4K wire wrap jumper. For the 4K installation, pin 1 of the 24 pin 2532 EPROM must be inserted in pin 3 of the 28 pin EPROM socket. Figure 4-4 shows the installation of 8K words of EPROM (2564) and the associated wire wrap jumper.

4.8.2 Address Out of Range Error - CSR bit 14 (INVADR) indicates an address that is out of range for the onboard 4K or 8K word EPROM. The address limit has a default setting of 4K words, but may be changed for 8K words. The procedure to change the address limit is shown in Figure 4-5.

4.8.3 Watchdog Timer - The watchdog timer reinitializes the system if it is allowed to time out. It can be disabled by setting switch 1 to the D position. As set, the watchdog timer will time out after approximately 6 seconds. This timeout period can be changed by changing the input clock frequency. There are eight clock frequencies available. Figure 4-6 shows how to cut the existing trace and wire wrap the selected clock frequency (time) to the input of the watchdog timer.

4.8.4 Counter/Timer Reset - The counter/timer runs continuously and is normally reset only on system initialization. An optional input is available that allows the user to wire a reset switch into the counter timer reset circuit. This allows the user to reset the counter/timer switch by pushing a button. Figure 4-7 shows the connecting points for a user supplied switch.

4.8.5 Switch Register Wiring - The configuration for the 64 bits of the switch registers is shown in Figure 4-8. Each of the 64 bits has a pair of wire wrap stakes designed to install a jumper clip. If the clip is installed, that bit will read as a zero (0). If the clip is left off, (open), the bit will read as a one (1).

4.8.6 Boot PROM Block Address - The boot PROM block starting address is selected by switches 3 through 7 on U71. Figure 4-9 shows how to set the switches for the address selected.

4.8.6.1 Boot PROM Block Size - The boot PROM block size is selectable as either a 128 word or 256 word block. Figure 4-10 shows how to set both configurations.

4.8.6.2 Boot PROM Configuration - The Robustness II contains two 28S42 PROMs. These PROMs are 512 X 8 bits each in low byte-high byte parallel, and provide 512 16 bit words of PROM. The PROMs can be configured in either 128 or 256 word blocks, and the blocks may be either fixed or switched under software control. Figures 4-11 and 4-12 show the possible configurations and the wire wrap jumper configurations for each.





Figure 4-1. Robustness II Register Block
Address Selection (Sheet 1 of 2)
4-10



Register Block Address	7	7	5	0	0	0	0
Address in Binary	17	15	13	9	7	6	5
	16	14	12	10	8	6	4
Register Block Switch Settings	x	x	x	c	c	c	c

x = Don't Care
 c = Closed
 0 = Open

Figure 4-1. Robustness II Register Block Address Selection (Sheet 2 of 2)

E-POINT	SIGNAL	FIGURE NUMBER
E1	CELAADR12	4-3
E2	2532 EPROMS, PIN 23 (VPP)	4-3
E3	VCC	4-3
E4	TLATCH OUT	4-13
E5	TLATS	4-13
E6	TLATCH IN	4-13
E7	TMR08	4-6
E8	TMR10	4-6
E9	TMR09	4-6
E10	TMR11	4-6
E11	TMR04	4-6
E12	TMR06	4-6
E13	TMR05	4-6
E14	TMR07	4-6
E15	TMR08 - TO WATCHDOG TIMER	4-6
E16	BDA08	4-10
E17	U71, PIN 10 (MAT08)	4-10
E18	U51, PIN 14 (MAT08)	4-10
E19	NOT USED	
E20	GND	4-5
E21	U107, PIN 11, GND	4-5
E22	CELAADR12	4-5
E23	U107, PIN 10	4-5
E24	BRESET-	4-7
E25	GND	4-7
E26	U85, PIN 2, ROM08A	4-11, 4-12
E27	ROM08, U105, U106	4-11, 4-12
E28	GND	4-11, 4-12
E29	VP	4-11, 4-12
E30	BD2SEL	4-11, 4-12
E31	WRDOUT (U65, PIN 11)	4-12

Figure 4-2. Robustness II Wire-Wrap Locations (Sheet 1 of 2).




Figure 4-2 Robustness II Wire Wrap Locations (sheet 2 of 2)




Figure 4-3 Configuration for 4K Words Using 2532 EPROMs






Figure 4-4 Configuration for 8K Words Using 2564 EPROMs.



On Board Address Range Check

Wire Wrap for 4K Words EPROM (Factory Wired)




On Board Address Range Check

Wire Wrap for 8K Words EPROM (User Wired)

- 1 Cut the trace on layer 6 (solder side of board) between E22 and E23
- 2 Add a wirewrap jumper between E20 and E21


Figure 4-5

If a Watchdog Timeout of other than 6 seconds is required, wirewrap one of Pins E8-E14 to E15 and cut the existing E7 to E15 trace.



* Times are approximate

Figure 4-6 Watchdog Timer Counter Input Select



Off Board Switch connected by the User to reset the counter/timer to zero.

Figure 4-7





Figure 4-8

U71



	Boot PROM Address	7	7	3	0	0	0	0
Address Line Number	17	16	14	13	12	11	10	9
Boot PROM Address/Binary	1	1	1	1	1	0	1	1
1 Boot PROM Switch Settings	X	X	X	X	O	C	O	O
2								

1 O = Open or 1
C = Closed or 0
X = Do not Care

- 2 On boards shipped to SRI, the switches have been removed and wire wrap stakes put in their place. A closed switch position would then be equal to a wire wrap wire and an open switch position equal to no wire.

Figure 4-9




Figure 4-10




Figure 4-11





Figure 4-12



Production Use Only

Figure 4-13

○ E31 WRDOUT

Signal Deleted but Available for Use

J2 layer 6, pins 26, 27, 28, and 29 are not attached directly to the ground plane, but are available for use when trace is cut. Used as extra signal lines on external bus.

Figure 4-14

CHAPTER 5

5.0 DRAWINGS, PARTS LIST, AND SCHEMATICS

<u>Drawing Number</u>	<u>Revision Level</u>	<u>Date</u>	<u>Drawing Title</u>
8100133 (4 sheets)	2	--	P.C. Assembly Robustness II Module
2600466 (6 sheets)	6	--	Logic Diagram Robustness II Module

This equipment has been found not to exceed
the limits for an Emitter, but it is
permitted to transmit only to provide
communications between stations of
the same organization or for purposes of
public safety. Please contact the
FCC for further information.


D

C

B

A

ITEM NO.	QTY	PART NO.	MANUFACTURER	
			NAME	ADDRESS
44	1	6800098	PC BOARD ROBUSTNESS II	
43	70	0000246	PWR AND GND CLIPS	
42	110	0600011	WIRE WRAP STAKES	
41	1	5400000	DEC PRGRM TRANS INTFC DCKII	
40	2	0500014	SWITCH DIP 8 POS 161.58085	
39	1	0300080	SOCKET 8 PIN DIP DILBOBP108	
38	2	0300053	CONNECTOR 10PIN RT ANGLE	
37	1	0700176	CAP CER 2700PF	
36	1	0700175	CAP CER .0022nF	
35	1	0700174	CAP CER .47uF	
PARTS LIST				



ITEM NO.	QTY	REF ID	DESCRIPTION	MANUFACTURER	REMARKS
PARTS LIST					
44 1	6	800098	PC BOARD ROBUSTNESS II		
43 70		0000246	PWR AND GND CLIPS		
42 110		0600011	WIRE WRAP STAKES		
41 1	5400000		DEC PRGRM TRANS INTFC DCKII-AA	U1, 2, 4, 5, 11	
40 2		0500014	SWITCH DIP 8 POS 761NS8085	U3, 71	
39 1		0300080	SOCKET 8 PIN DIP DIL BOBP108		
38 2		0300053	CONNECTOR 40PIN RT ANGLE	J1, 2	
37 1		0700176	CAP CER 2700PF	C6	
36 1		0700175	CAP CER .0022nF	C11	
35 1		0700174	CAP CER .47uF	C10	

34 2	0700103	CAP TAN			
33 10	0700094	CAP CER			
37 1	0700098	CAP CER			
31 1	0700075	RESISTOR			
30 1	0700074	RESISTOR			
29 9	0700071	RESISTOR			
28 1	0700043	RESISTOR			
27 1	0700032	RESISTOR			
26 1	0700029	RESISTOR			
25 1	0500034	SWITCH			
24 1	0400061	CRYSTAL			
23 2	0400050	DIP 15			
22 2	0300078	SOCKET			
21 28	0300075	SOCKET			
20 4	0300073	SOCKET			
19 26	0300072	SOCKET			
18 1	0100291	8-BIT DE			
17 1	0100269	DIVIDE			
16 2	0100234	PROM 3			
15 2	0100216	QUAD IN			
14 1	0100182	8-BIT EN			
13 5	0100169	DUAL 4			
12 5	0100164	OCTAL 2			
11 2	0100157	OCTAL 1			
10 12	0100150	OCT BUFFER			
9 1	0100141	HEX D F G			
8 3	0100117	DUAL D I			
7 4	0100112	QUAD D I			
6 1	0100111	8-IN N			
5 1	0100110	TRIPLE 3			
4 2	0100103	QUAD 2			
3 4	0100102	HEX INV			
2 1	0100100	QUAD 2			
1 3	0100098	QUAD 2			
ITEM NO.	QTY	REF ID	FROM NO.	PART OR IDENTIFYING NO.	CONTRACT NO.

UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCES ARE: PRACTICAL DECIMALS ANGLES XX : XX : XX : XX : XX : XX		APPROVALS
MATERIAL		DRAWN BY <i>D. Madell</i>
FINISH		CHECKED BY <i>M. Loper</i>
NET AMT	USED ON	ISSUED
APPLICATION		DO NOT SCALE DRAWING

DATE ISSUED	11/15/02	EXPIRES	1
		REVISION NUMBER	2
ZONE	NO.	DESCRIPTION	DATE APPROVED
E		PRELIMINARY	11/15/02

34	2	07000103	CAP TANT RAD 6.8UF 35V 20%	C1, 2
33	10	07000094	CAP CER RAD .14F 50V GEN PUR	C3, 7, 8, 9, C12 thru 17
37	1	07000098	CAP CER RAD .01UF 100V GEN PUR	C4
31	1	07000075	RESISTOR 6.8K OHM 1/8W 5%	K3
30	1	07000074	RESISTOR 4.7K OHM 1/8W 5%	K3
29	9	07000071	RESISTOR 1K OHM 1/8W 5%	P3, 4, 7, 8, 9, 10, 11, 12, 14
28	1	07000043	RESISTOR 10K OHM 1/4W 5%	R1
27	1	07000032	RESISTOR 1K OHM 1/4W 5%	R6
26	1	07000029	RESISTOR 6.8K OHM 1/4W 5%	S2
25	1	05000034	SWITCH FT ANGLE PC MOUNT TOGGLE	SA1
24	1	04000061	CRYSTAL OSC 1MHZ	Y1
23	2	04000050	DIP, 15 RES 16-PIN 97K1AM 2%	U70, 109
22	2	03000078	SOCKET 28-PIN DIP DIL B28P-108	
21	28	03000075	SOCKET 24-PIN DIP DIL B20P-108	
20	4	03000073	SOCKET 16-PIN DIP DIL B16P-108	
19	26	03000072	SOCKET 14-PIN DIP DIL B14P-108	
18	1	01002411	8-BIT DECODER W/MONT STOK P51S2536	U150
17	1	01002609	DIVIDE BY 100 FRESCALER D5H629	U6
16	2	01002334	ROM 3-STATE OUTPUTS TBP278S42	U105, 106
15	2	01002166	QUAD JITTERY BUS XCVR TSX664IN	U9, 10
14	1	01001782	8-BIT EQUAL TO COMPARATOR LS2921	U51
13	5	01001649	DUAL 4-BIT BI COUNT 74LS393	U21, 23, 42, 44, 66
12	5	01001644	OCTAL D F-F 74LS374	U22, 24, 41, 43, 85
11	2	0100157	OCTAL D F-F 74LS273	U87, 89
10	12	0100150	OCT BUFF DRVR NON INV 74LS244	91, U121 thru 124
9	1	01001411	HEX D F-F SING RAIL OUT 74LS174	U81 thru 84, 86, 88, 90,
8	3	0100117	DUAL D EDGE TRIG F-F 74LS74	U25, 31, 108
7	4	0100112	QUAD 2-IN OR GATE 74LS32	U29, 48, 61, 67
6	1	0100111	8-IN NAND GATE 74LS30	U63
5	1	0100110	TRIPLE 3-IN NOR GATE 74LS27	U107
4	2	0100103	QUAD 2-IN AND GATE 74LSDB	U65, 68
3	4	0100102	HEX INVERTER 74LS04	U8, 30, 64, 110
2	1	0100100	QUAD 2-IN NOR GATE 74LS02	U99

BUSINESS II	
ND CLIPS	
STAKES	
TRANS INTFC DCKII-1A	UI, 2, 4, 5, 11
8 POS TURBOS	U3, 71
N DIP DIL BOBP108	
40PIN RT ANGLE	J1, 2
OF	C6
TF	C11
C10	
GLAZIUM OR CATION	
OR LINT	

		PARTS LIST			
UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCES ARE FRACTIONS DECIMALS ANGLES + - ± 00 : 000 : 000		CONTRACT NO.	ACC ASSOCIATED COMPUTER CONSULTANTS Santa Barbara, California 93101		
MATERIAL FRESH	APPROVALS	DATE	PC ASSY		
	SUPERVISOR Widdell	13NOV82	ROBUSTNESS II		
	CHECKED MLOPER	11/9/82			
	INITIALS		ITEM NO.	PCB NO.	REV. NO.
DO NOT SCALE DRAWING		(A)	61550	8100133	2
		SCALE	NONE	SHEET 1 OF 4	


THIS DOCUMENT CONTAINS PROPRIETARY INFORMATION
PROTECTED BY LAW. IT IS TO BE
DISCLOSED OR DISCLOSED TO OTHERS OR
USED FOR PURPOSES OTHER THAN THOSE
PURPOSES STATED PRIOR WRITTEN PER
MISSION TO ALL

D


C

B

A



DRAW NO
ZONE REV
SP




ITEM NO.	QTY	PCBM NO.	PART OR IDENTIFYING NO.
UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCES ARE: FRACTIONS DECIMALS ANGLES XX: .XX: 'XX:			
CONTRACT NO.			
APPROVALS			
DRAWN <i>M. Hill</i> 29			
CHECKED <i>M. Loper</i> 12			
ISSUED			
MATERIAL			
FINISH			
NEXT ABBY	USED ON		
APPLICATION		DO NOT SCALE DRAWING	

DWG NO. 8100133 REV. 2

ZONE	REV	DESCRIPTION	DATE	APPROVED
SEE SHT 1				

D



C

DWG NO. 8100133 REV. 2


A


PC ASSEMBLY

ITEM NO.	QTY	FCM NO.	PART OR IDENTIFYING NO.	DESCRIPTION	MATERIAL SPECIFICATION
PARTS LIST					
UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCES ARE: FRACTIONS DECIMALS ANGLES XX/XX XX.X XX.XX XX/XX				CONTRACT NO.	AC ASSOCIATED COMPUTER CONSULTANTS Santa Barbara, California 93101
MATERIAL				APPROVALS	
DRAWN BY <i>Middell</i> 29NOV82				DATE	
CHECKED BY <i>M Loper</i> 12/1/82					
ISSUED					
NEXT ASSY		USED ON	PC ASSY ROBUSTNESS II		
APPLICATION		DO NOT SCALE DRAWING	(A)	SCALE NONE	
			D 61550	DWG NO. 8100133 REV. 2	
			SHEET 2 OF 4		

THIS DOCUMENT CONTAINS PROPRIETARY INFORMATION OWNED BY SPERRY RAND CORPORATION. IT IS TO BE KEPT CONFIDENTIAL AND NOT DISCLOSED TO OTHERS OR USED FOR MANUFACTURE OF ANY DEVICE PURPOSE WITHOUT PRIOR WRITTEN PERMISSION OF SPERRY

D






W/W POS

ITEM NO.	QTY REQD.	PCN NO.	PART OR IDENTIFYING NO.
UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCES ARE FRACTIONAL DECIMALS ANGLES ± .XX ± .XXX ± .XXX			CONTRACT NO.
MATERIAL			APPROVALS
FINISH			DRAWN <i>M. Lopez</i>
NEXT ASBY	USED ON	CHECKED <i>M. Lopez</i>	
APPLICATION		ISSUED <i>M. Lopez</i>	
DO NOT SCALE DRAWING			

DWG NO 8100133

REV 3 2

ZONE	REV	DESCRIPTION	DATE	APPROVED
SEE SH1				



DWG NO 8100133

REV 3 2

B

A

D

C

FAB GUIDE W/W POSTS-DISCRETES-XTAL-SWITCH

ITEM NO	QTY	PCBM NO	PART OR IDENTIFYING NO	NOMENCLATURE OR DESCRIPTION		MATERIAL SPECIFICATION
PARTS LIST						
UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCES ARE: FRACTIONS DECIMALS ANGLES XXX : XXX : XXX				CONTRACT NO.		ASSOCIATED COMPUTER CONSULTANTS Santa Barbara, California 93101
				APPROVALS	DATE	
MATERIAL				DRAWN <i>MLP/ARL</i>	11/19/82	
FINISH				CHECKED <i>MLP/ARL</i>	11/19/82	
NEXT ASSY	USED ON	ISSUED		SIZE	PCBM NO.	DWG. NO.
APPLICATION		DO NOT SCALE DRAWING		(A)	61550	8100133
				SCALE	2:1	REV
						2
						3 OF 4


THIS DOCUMENT CONTAINS PROPRIETARY
INFORMATION OWNED BY THE GOVERNMENT.
IT IS FOR INTERNAL USE ONLY AND
DOCUMENTS OR INFORMATION CONTAINED
HEREIN MAY NOT BE USED FOR MANUFACTURE,
OR ANY OTHER PURPOSE, WITHOUT PRIOR WRITTEN
PERMISSION OF AGC.

D


C

B

A



DWU-
ZONE
SEE




SO

ITEM NO.	QTY REQ'D	PCMC NO.	PART OR IDENTIFYING NO.
UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCES ARE: FRACTIONS DECIMALS ANGLES .00 ± .000 ± .000 ±			
MATERIAL		APPROVALS	
FINISH		DRAWN <i>Middell</i> 2000	
		CHECKED <i>MLOPER</i> 10/11	
		ISSUED	
NEXT ASBY		USED ON	
APPLICATION		DO NOT SCALE DRAWING	

DWG. NO.	8100133	REV.	2
ZONE	REV.	DESCRIPTION	
		DATE	APPROVED

SEE SHT 1









DWG. NO. 8100133 REV. 2



FAB GUIDE SOCKET TS-CONNECTORS

ITEM NO.	QTY REQ'D.	PCBM NO.	PART OR IDENTIFYING NO.	MISCELLANEOUS OR DESCRIPTION	MATERIAL SPECIFICATION
PARTS LIST					
		CONTRACT NO.		ACC ASSOCIATED COMPUTER CONSULTANTS Santa Barbara, California 93101	
		APPROVALS	DATE		
		DRAWN <i>Heddel</i>	2/10/82	PC ASSY ROBUSTNESS II	
		CHECKED <i>M/LOPEN</i>	10/1/82		
		ISSUED			
NEXT ASSY	USED ON	SIZE	PCBM NO.	DWG. NO.	REV.
		D	61550	8100133	2
APPLICATION		DO NOT SCALE DRAWING		(A)	SCALE 2/1
SHEET 4 OF 4					

REGISTER SELECT



BOOT SELECT (DECODE)




BUS INTERFACE, SELECTION

ITEM NO.	QTY	FCM NO.	PART OR IDENTIFYING NO.	MISCELLANEOUS OR DESCRIPTION
UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCES ARE FRACTIONAL DECIMALS ANGLES XX : XXX : XXX				
CONTRACT NO.				
APPROVALS DATE				
DRAWN	WEDDELL	Z-4-B2	ASS	
CHECKED	M. DAW	10/1/82	LO	
ISSUED			ROBU	
SIZE FCM NO.				
D 61550				
SCALE NONE				
NEXT ASSY USED ON				
APPLICATION DO NOT SCALE DRAWING				

2600466 1 6


REVIEWS

ZONE	REV	DESCRIPTION	DATE	APPROVED
1	1	PRELIMINARY	2-10-82	
2	2	PRELIM	3-22-82	
3	3	PRELIMINARY CHG'D. SHD. I	3-24-82	AC
4	4	PRELIM	4-18-82	ML
5	5	PRELIM	4-19-82	ML
6	6	PRELIM	4-22-82	



D

C

2600466 1 6
B

A


BUS INTERFACE, SELECTION LOGIC, BOOT PROM

ITEM NO.	QTY	PCB NO.	PART OR IDENTIFYING NO.	NAME/DESCRIPTION	MATERIAL SPECIFICATION
PARTS LIST					
UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES		CONTRACT NO		ASSOCIATED COMPUTER CONSULTANTS Santa Barbara, California 93101	
TOLERANCES ARE: FRACTIONAL DECIMALS ANGLES ± .003 ± .001		APPROVALS		DATE	
MATERIAL		DRAWN	WEDDELL	Z-4-B2	
PIN#		CHECKED	M. L. ORE	10/4/82	
NEXT ABBY	USED ON	ISSUED			
APPLICATION		DO NOT SCALE DRAWING			
(C)				SIZE PCB NO. D 61550 DWG. NO. 2600466 REV. 6	
				SCALE NONE	SHEET 1 OF 6


LOGIC DIAGRAM
ROBUSTNESS II MOD

THIS DOCUMENT CONTAINS PROPRIETARY INFORMATION WHICH SHALL NOT BE REPRODUCED OR TRANSMITTED TO OTHER DOCUMENTS, DISCLOSED TO OTHERS OR USED FOR MANUFACTURE OR ANY OTHER PURPOSE WITHOUT PRIOR WRITTEN PERMISSION OF ACE.


D



C




B



A





BOARD 2 ADDRESS LINES

CELADR15	1	J1
CELADR14	3	→
CELADR13	5	→
CELADR12	7	→
CELADR11	9	→
CELADR10	11	→
CELADR09	13	→
CELADR08	15	→
CELADR07	17	→
CELADR06	19	→
CELADR05	21	→
CELADR04	23	→
CELADR03	25	→
CELADR02	27	→
CELADR01	29	→
CELADR00	31	→
BDA15	33	→
BDA14	35	→
BDA13	37	→
BDA12	39	→

<u>OUTLD-</u>	<u>38</u>	<u>J2</u>	<u>OUT LOW BYTE TO BOARD 2</u>
<u>OUTH8-</u>	<u>36</u>		<u>OUT HIGH BYTE TO BOARD 2</u>
<u>INWORD-</u>	<u>34</u>		<u>IN WORD TO BOARD 2</u>
<u>DATEN-</u>	<u>32</u>		<u>DATA ENABLE TO BOARD 2</u>
<u>BD2WE0</u>	<u>25</u>		<u>WRITE ENABLE TO BOARD 2</u>
<u>BD2SEL</u>	<u>27</u>		<u>SELECT BOARD 2</u>
<u>EXAD16</u>	<u>29</u>		<u>EXTENDED ADDRESS BIT 16</u>
<u>EXAD17</u>	<u>31</u>		<u>EXTENDED ADDRESS BIT 17</u>
<u>BD2IS-</u>	<u>33</u>		<u>BOARD 2 IS THERE</u>
<u>BD2CW-</u>	<u>35</u>		<u>BOARD 2 IS WRITEABLE</u>
<u>BD2BAD</u>	<u>37</u>		<u>BOARD 2 INVALID ADDRESS</u>
<u>BD2OK-</u>	<u>39</u>		<u>BOARD 2 IS OK</u>
<u>RDBD2-</u>	<u>46</u>		<u>BOARD 2 IS SELECTED FOR</u>

DA11	1	J72
DA10	3	→→
DA09	5	→→
DA08	7	→→
DA07	9	→→
DA06	11	→→
DA05	13	→→
DA04	15	→→
DA03	17	→→
DA02	19	→→
DA01	21	→→
DA00	23	→→

BOARD 2 DATA LINES


ITEM NO.	QTY REQD	PCW#	PART OR IDENTIFYING NO.	PART
UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCES ARE: FRACTIONS DECIMALS ANGLES				CONTRACT NO.
				APPROVALS DATE
MATERIAL				DRAWN WEDDELL 2-4-82
FINISH				CHECKED M & PCK 10/4/82
DO NOT SCALE DRAWING				ISSUED C

DWG NO 2600466 2 6

1


REVISIONS

ZONE	REV	DESCRIPTION	DATE	APPROVED
		SEE SH 1		




D

OK2GO




C

BOARD 2 ADDRESS LINES




ALL UNMARKED PINS ON J1 AND J2 ARE TO GND



DWG NO 2600466 2 6

B




A

CONTROL STATUS REGISTER
AND EXTERNAL BUS TO BD NO 2



ITEM NO	QTY	FROM	PART OR IDENTIFYING NO	DESCRIPTION	MATERIAL SPECIFICATION
PARTS LIST					
<p>UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCES ARE FRACTIONS DECIMALS ANGLES BX: S XXX : XXX</p> <p>CONTRACT NO</p> <p>ACC ASSOCIATED COMPUTER CONSULTANTS Santa Barbara, California 93101</p>					
<p>APPROVALS DATE</p> <p>DRAWN WEDDELL 2-4-82</p> <p>CHECKED M. LACK 10/4/82</p> <p>ISSUED</p>					
<p>LOGIC DIAGRAM ROBUSTNESS II MOD</p>					
NEXT ASBY	USED ON	APPLICATION	DO NOT SCALE DRAWING	(C)	SCALE NONE
D	61550	DWG NO.	2600466	REV	6
SHEET 2 OF 6					

THIS DOCUMENT CONTAINS PROPRIETARY INFORMATION
PROTECTED BY LAW. USE, DISCLOSURE,
DISTRIBUTION OR REPRODUCTION IN WHOLE OR IN PART
IS PROHIBITED EXCEPT AS AUTHORIZED IN THE AGREEMENT
UNDER WHICH THIS DOCUMENT WAS PROVIDED.
PURPOSE OF THIS PAGE IS TO IDENTIFY THE
VERSION OF ACE.

D





C



B

A

L ADDRESS REGISTER HIGH BYTE





CELL A


ITEM NO.	QTY	FROM	TO	PART OR IDENTIFYING NO.
UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCES ARE: FRACTIONAL DECIMAL ANGLES SEE:				
CONTRACT NO.				
APPROVALS				
DRAWN BY DEDDELL				
CHECKED BY M.L. JONES				
ISSUED BY				
MATERIAL				
FINISH				
NEXT ASSY	USED ON			
APPLICATION		DO NOT SCALE DRAWING		

ZONE	REV	DRAWN BY	DATE	APPROVED
SEE SH 1				

D



C



B








INNO 2600466 3 6

A

CELL ADDRESS AND DATA REGISTERS

ITEM NO.	CITY REOD NO.	PCBM NO.	PART OR IDENTIFYING NO.	NOMENCLATURE OR DESCRIPTION		MATERIAL SPECIFICATION
PARTS LIST						
UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCES ARE FRACTIONS DECIMALS ANGLES XX : XX : XX : XX :			CONTRACT NO.	APPROVALS		DATE
				DRAWN BY	WEDDELL	2-4-82
				CHECKED	M. Lova	12/4/82
				ISSUED		
NEXT ASSY	USED ON	APPLICATION	DO NOT SCALE DRAWING	(C)	SIZE PCBM NO.	DWG. NO.
					D 61550	2600466 6
					SCALE NONE	SHEET 3 OF 6


THIS STAMPER CONTAINS PROPERTY OF
THE STATE OF ILLINOIS. NOT FOR USE IN
PRIVATE. OR TRANSFERRED TO OTHERS
BUT AS IT IS FOR INSPECTED OR STAMPED OR
MADE BY MANUFACTURER OR BY OTHER
PERSON AUTHORIZED FROM STATE OF ILLINOIS
BUREAU OF ACC



INSTALLED BY CUSTOMER

DWG 60
2
ZONE REV

9.12-17



TMR04	— E11
TMR05	— E13
TMR06	— E12
TMR07	— E14
TMR08	— E7
TMR09	— E9
TMR10	— E8
TMR11	— E10

TIMER A

ITEM NO	QTY	REF ID	PART OR IDENTIFYING NO
UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCES ARE IN THOUSANDS OF AN INCH FRACTIONS DECIMALS ANGLES DEGREES MINUS XXX+			
		CONTRACT NO.	
		APPROVALS	
		DRAWN BY M. DEDDELL	
		CHECKED BY M. DEDDELL	
		ISSUED BY M. DEDDELL	
MATERIAL		FINISH	
NETS ASBY		USED ON	
APPLICATION		DO NOT SCALE DRAWING	





4

3

2600466 4 5

◆

REVISIONS				
ZONE	REV	DESCRIPTION	DATE	APPROVED
		SEE SH 1		



TMR04	—○ E11
TMR05	—○ E13
TMR06	—○ E12
TMR07	—○ E14
TMR08	—○ E7
TMR09	—○ E9
TMR10	—○ E8
TMR11	—○ E10

2600466 4 6

TIMER AND TIMER REGISTER 1 AND 2

ITEM NO.	QTY	FBCM NO.	PRINT DR NO.	NOMENCLATURE OR DESCRIPTION	MATERIAL SPECIFICATION
				PARTS LIST	
UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCES ARE: FRACTIONS DECIMALS ANGLES XX : . .XXX :		CONTRACT NO.		ACC ASSOCIATED COMPUTER CONSULTANTS Santa Barbara, California 83101	
MATERIAL		APPROVALS	DATE	LOGIC DIAGRAM ROBUSTNESS II MOD	
		DRAWN <i>WEDDELL</i>	2-4-82		
FINISH		CHECKED <i>M. C. M.</i>	<i>1/4/82</i>		
		ISSUED			
DO NOT SCALE DRAWING		(C)		SIZE FBCM NO. D 61550 DWG. NO. 2600466	1/4
			SCALE NONE	SHEET 4 OF 6	

4

3

2

1

8


7

6


5

THIS DOCUMENT IS CLASSIFIED AS CONFIDENTIAL
BY COMMANDER IN CHIEF, USAF, DIA AND BY
PICKETT OR TRANSMISSION TO OTHERS
BUT NOT FOR RELEASE TO THE PUBLIC UNLESS
UNCLASSIFIED OR APPROVED BY
PICKETT OR TRANSMISSION TO OTHERS
BY COMMANDER IN CHIEF, USAF, DIA
MISSION OF ACC

D



C



B

A


8

7


6

5

↑



.00224f



ITEM NO.	QTY	FCM NO.	PART OR IDENTIFYING NO.
UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES			
TOLERANCES ARE:			
FRACTIONS	DECIMALS	ANGLES	
XXX	XXX	XXX	
MATERIAL			
FINISH			
NEXT ABBY	USED ON	APPROVALS	
APPLICATION		ISSUED	
DO NOT SCALE DRAWING			



Dwg No. 2600466 Rev 5

SEE SH1

REV 5

1

ZONE	REV	DESCRIPTION	DATE	APPROVED
------	-----	-------------	------	----------



Dwg No. 2600466 Rev 5

B

D

C



A

WATCH DOG TIMER


ITEM NO.	QTY	PCBM NO.	PART OR IDENTIFYING NO.	NOMENCLATURE OR DESCRIPTION	MATERIAL SPECIFICATION
PARTS LIST					
UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCES ARE FRACTIONS DECIMALS ANGLES .XX : . .XXX : . MATERIAL		CONTRACT NO.		AC ASSOCIATED COMPUTER CONSULTANTS Santa Barbara, California 93101	
				APPROVALS	DATE
		DRAWN <i>Waddell</i>	88pt82		
		CHECSED <i>M.L.P.L.A.</i>	10/1/82		
FINISH		ISSUED			
NEXT ABBY	USED ON			SIZE	PCBM NO.
APPLICATION		DO NOT SCALE DRAWING		D	61550
				Dwg No. 2600466 Rev 6	
				SCALE/ONE	SHEET 5 OF 6

Do not duplicate or copy without permission
of the author. This is a private
handwritten document and is to remain
used for educational purposes only. Any other
use is illegal and will result in legal action.
Author: [Signature]


D








C



B






A






DWG NO 26
ZONE REV

ADDRESS



VCC R13 4.7K BDA15



ITEM NO	QTY	RCM NO.	PART OR IDENTIFYING NO.	A0
UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES				A0
TOLERANCES				A0
FRACTIONS	DECIMALS	ANGLES		A0
1/XX	.XX	XX/X		A0
APPROVALS				
DRAWN WEDDELL A0				
CHECKED J. LACH A0				
ISSUED J. LACH A0				
NEXT ACTV		USED ON		
APPLICATION		DO NOT SCALE DRAWING		


DWG NO 2600466 REV 6

1

REVIEWS			
ZONE	REV	DESCRIPTION	DATE APPROVED
SEE SH 1			

4.7KRPACK U109	
No	VCC
8	BDA14
7	BDA13
6	BDA12
5	BDA11
11	BDA10
10	BDA09
9	BDA08

VCC R13
 --- BDA15
 4.7K



DWG NO 2600466 REV 6

B

SWITCH REGISTERS

ITEM NO	QTY REQ'D	PCB NO	PART OR IDENTIFYING NO	NOMENCLATURE OR DESCRIPTION		MATERIAL SPECIFICATION
PARTS LIST						
UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCES ARE: FRACTIONAL DECIMALS ANGLES .001 .001 .001 .XXX .XXX .XXX				CONTRACT NO DRAWN WEDDELL 5-18-82 CHECKED M. LARSEN 1-4-82 ISSUED		ACC ASSOCIATED COMPUTER CONSULTANTS Santa Barbara, California 93107
MATERIAL NSXT ASBY USED DN		APPROVALS DATE DRAWN WEDDELL 5-18-82 CHECKED M. LARSEN 1-4-82 ISSUED		LOGIC DIAGRAM ROBUSTNESS II MOD		
APPLICATION DO NOT SCALE DRAWING				SIZE PCB NO D 61550 DWG. NO. 2600466 REV 6 SCALE NONE SHEET 6 OF 6		

A

D

C

UNCLASSIFIED

SECURITY CLASSIFICATION OF THIS PAGE (When Data Entered)

REPORT DOCUMENTATION PAGE		READ INSTRUCTIONS BEFORE COMPLETING FORM
1. REPORT NUMBER 002	2. GOVT ACCESSION NO.	3. RECIPIENT'S CATALOG NUMBER
4. TITLE (and Subtitle) ROBUSTNESS II FINAL DOCUMENTATION "ROBUSTNESS II MAINTENANCE MANUAL"		5. TYPE OF REPORT & PERIOD COVERED Final Documentation
		6. PERFORMING ORG. REPORT NUMBER ACC-25-002 (ROBUSTII-MM-V001)
7. AUTHOR(s) Shawn Miner (805) 963-9431		8. CONTRACT OR GRANT NUMBER(s) MDA903-82-C-0478
9. PERFORMING ORGANIZATION NAME AND ADDRESS Associated Computer Consultants 720 Santa Barbara Street Santa Barbara, CA 93101		10. PROGRAM ELEMENT, PROJECT, TASK AREA & WORK UNIT NUMBERS DARPA Order No.: 4024
11. CONTROLLING OFFICE NAME AND ADDRESS Defense Supply Service-Washington Room ID-245, Pentagon Washington, DC 20310, Attn: L. F. Meekins		12. REPORT DATE 29 December 1982
14. MONITORING AGENCY NAME & ADDRESS (if different from Controlling Office) DCASMA-VAN NUYS Code S0512A 6230 Van Nuys Blvd. Van Nuys, CA 91108 (213) 997-3101		13. NUMBER OF PAGES 35
		15. SECURITY CLASS. (of this report) UNCLASSIFIED
		15a. DECLASSIFICATION/DOWNGRADING SCHEULE N/A
16. DISTRIBUTION STATEMENT (of this Report) This document is approved for public release and sale; Distribution is unlimited. This document may be reproduced for any purpose of the U. S. Government.		
17. DISTRIBUTION STATEMENT (of the abstract entered in Block 20, if different from Report) N/A		
18. SUPPLEMENTARY NOTES N/A		
19. KEY WORDS (Continue on reverse side if necessary and identify by block number) <u>ROBUSTNESS II LSI-11/23 ROBUSTNESS MODULE BOOT MODULE LSI-11 BOOT</u>		
20. ABSTRACT (Continue on reverse side if necessary and identify by block number) For the enhanced version of the Robustness Module, the Robustness II, this document provides: installation, programming, and maintenance information in the form of text; assembly drawings; socket and pin location diagrams for memory and option selection; schematic diagrams and parts list. The ROBUSTNESS II is used in the LSI Network gateway; and provides: 128 Word (16-Bit) BOOT ROM, space for 8k Words of EPROM, Watch Dog Timing, Elapsed Time Counter (31 bits at 10KHz Clock Rate), -- continued on opposite side		