

REPORT DOCUMENTATION PAGE			Form Approved OMB NO. 0704-0188		
<p>The public reporting burden for this collection of information is estimated to average 1 hour per response, including the time for reviewing instructions, searching existing data sources, gathering and maintaining the data needed, and completing and reviewing the collection of information. Send comments regarding this burden estimate or any other aspect of this collection of information, including suggestions for reducing this burden, to Washington Headquarters Services, Directorate for Information Operations and Reports, 1215 Jefferson Davis Highway, Suite 1204, Arlington VA, 22202-4302. Respondents should be aware that notwithstanding any other provision of law, no person shall be subject to any penalty for failing to comply with a collection of information if it does not display a currently valid OMB control number.</p> <p>PLEASE DO NOT RETURN YOUR FORM TO THE ABOVE ADDRESS.</p>					
1. REPORT DATE (DD-MM-YYYY) 12-06-2015		2. REPORT TYPE Final Report		3. DATES COVERED (From - To) 1-Jun-2010 - 29-Feb-2016	
4. TITLE AND SUBTITLE Final Report: Asymmetric Multilevel Outphasing (AMO): A New Architecture for All-Silicon mm-Wave Transmitter ICs			5a. CONTRACT NUMBER W911NF-10-1-0088		
			5b. GRANT NUMBER		
			5c. PROGRAM ELEMENT NUMBER 0720BA		
6. AUTHORS Stojanovic, Ricketts, Avniel, Carley, Floyd, Dawson			5d. PROJECT NUMBER		
			5e. TASK NUMBER		
			5f. WORK UNIT NUMBER		
7. PERFORMING ORGANIZATION NAMES AND ADDRESSES Massachusetts Institute of Technology (MIT) 77 Massachusetts Ave. NE18-901 Cambridge, MA 02139 -4307			8. PERFORMING ORGANIZATION REPORT NUMBER		
9. SPONSORING/MONITORING AGENCY NAME(S) AND ADDRESS (ES) U.S. Army Research Office P.O. Box 12211 Research Triangle Park, NC 27709-2211			10. SPONSOR/MONITOR'S ACRONYM(S) ARO		
			11. SPONSOR/MONITOR'S REPORT NUMBER(S) 58028-EL-DRP.1		
12. DISTRIBUTION AVAILABILITY STATEMENT Approved for Public Release; Distribution Unlimited					
13. SUPPLEMENTARY NOTES The views, opinions and/or findings contained in this report are those of the author(s) and should not be construed as an official Department of the Army position, policy or decision, unless so designated by other documentation.					
14. ABSTRACT In this project we focused on achieving the highest average efficiency for mm-wave transmitters ever reported in silicon ICs. The reason for the focus on average efficiency, as opposed to solely on peak efficiency, is that it is average efficiency that captures most completely the power requirements of an RF transmitter. In addition, our goal of achieving 2 GHz signal bandwidth placed extreme demands on lowering the power consumption of the digital baseband part of the system, which is responsible for high-speed control of the asymmetric multilevel outphasing (AMO) architecture and also nonlinear predistortion of the transmitter. Finally, the foundation of the entire system					
15. SUBJECT TERMS RF circuits, nonlinear modeling, mm-wave					
16. SECURITY CLASSIFICATION OF:			17. LIMITATION OF ABSTRACT UU	15. NUMBER OF PAGES	19a. NAME OF RESPONSIBLE PERSON Joel Dawson
a. REPORT UU	b. ABSTRACT UU	c. THIS PAGE UU			19b. TELEPHONE NUMBER 617-324-5281

Report Title

Final Report: Asymmetric Multilevel Outphasing (AMO): A New Architecture for All-Silicon mm-Wave Transmitter ICs

ABSTRACT

In this project we focused on achieving the highest average efficiency for mm-wave transmitters ever reported in silicon ICs. The reason for the focus on average efficiency, as opposed to solely on peak efficiency, is that it is average efficiency that captures most completely the power requirements of an RF transmitter. In addition, our goal of achieving 2 GHz signal bandwidth placed extreme demands on lowering the power consumption of the digital baseband part of the system, which is responsible for high-speed control of the asymmetric multilevel outphasing (AMO) architecture and also nonlinear predistortion of the transmitter. Finally, the foundation of the entire system concept are the high-efficiency, high-power PAs that work at mm-wave frequencies.

Enter List of papers submitted or published that acknowledge ARO support from the start of the project to the date of this printing. List the papers, including journal references, in the following categories:

(a) Papers published in peer-reviewed journals (N/A for none)

Received

Paper

TOTAL:

Number of Papers published in peer-reviewed journals:

(b) Papers published in non-peer-reviewed journals (N/A for none)

Received

Paper

TOTAL:

Number of Papers published in non peer-reviewed journals:

(c) Presentations

Number of Presentations: 0.00

Non Peer-Reviewed Conference Proceeding publications (other than abstracts):

Received Paper

TOTAL:

Number of Non Peer-Reviewed Conference Proceeding publications (other than abstracts):

Peer-Reviewed Conference Proceeding publications (other than abstracts):

Received Paper

TOTAL:

Number of Peer-Reviewed Conference Proceeding publications (other than abstracts):

(d) Manuscripts

Received Paper

TOTAL:

Number of Manuscripts:

Books

Received Book

TOTAL:

Received Book Chapter

TOTAL:

Patents Submitted

Patents Awarded

Awards

Graduate Students

<u>NAME</u>	<u>PERCENT SUPPORTED</u>	Discipline
Sushmit Goswami	0.20	
Yu-Chung Hsiao	0.05	
Yan Li	0.44	
Zhen Li	0.74	
Zhipeng Li	0.30	
Zohaib Mahmood	0.02	
Jonathon Spaulding	0.05	
Omer Tanovic	0.48	
Mark Tobenkin	0.07	
Gilad Yahalom	0.31	
DongNi Zhang	0.05	
Yan Zhao	0.08	
FTE Equivalent:	2.79	
Total Number:	12	

Names of Post Doctorates

<u>NAME</u>	<u>PERCENT SUPPORTED</u>
Yan Li	0.11
Junfeng Xu	0.20
FTE Equivalent:	0.31
Total Number:	2

Names of Faculty Supported

<u>NAME</u>	<u>PERCENT SUPPORTED</u>	National Academy Member
Luca Daniel	0.02	
Joel Dawson	0.05	
Alexandre Megretski	0.04	
Charles Sodini	0.01	
FTE Equivalent:	0.12	
Total Number:	4	

Names of Under Graduate students supported

<u>NAME</u>	<u>PERCENT SUPPORTED</u>
FTE Equivalent:	
Total Number:	

Student Metrics

This section only applies to graduating undergraduates supported by this agreement in this reporting period

The number of undergraduates funded by this agreement who graduated during this period:

The number of undergraduates funded by this agreement who graduated during this period with a degree in science, mathematics, engineering, or technology fields:.....

The number of undergraduates funded by your agreement who graduated during this period and will continue to pursue a graduate or Ph.D. degree in science, mathematics, engineering, or technology fields:.....

Number of graduating undergraduates who achieved a 3.5 GPA to 4.0 (4.0 max scale):.....

Number of graduating undergraduates funded by a DoD funded Center of Excellence grant for Education, Research and Engineering:.....

The number of undergraduates funded by your agreement who graduated during this period and intend to work for the Department of Defense

The number of undergraduates funded by your agreement who graduated during this period and will receive scholarships or fellowships for further studies in science, mathematics, engineering or technology fields:

Names of Personnel receiving masters degrees

NAME

Total Number:

Names of personnel receiving PHDs

NAME

Total Number:

Names of other research staff

NAME

PERCENT SUPPORTED

FTE Equivalent:

Total Number:

Sub Contractors (DD882)

Inventions (DD882)

Scientific Progress

In this project we focused on achieving the highest average efficiency for mm-wave transmitters ever reported in silicon ICs. The reason for the focus on average efficiency, as opposed to solely on peak efficiency, is that it is average efficiency that captures most completely the power requirements of an RF transmitter. In addition, our goal of achieving 2 GHz signal bandwidth placed extreme demands on lowering the power consumption of the digital baseband part of the system, which is responsible for high- speed control of the asymmetric multilevel outphasing (AMO) architecture and also nonlinear predistortion of the transmitter. Finally, the foundation of the entire system concept are the high- efficiency, high-power PAs that work at mm-wave frequencies.

Technology Transfer

Final Technical Report

Report Title: Asymmetric Multilevel Outphasing (AMO): A New Architecture for All-Silicon mm-Wave Transmitter ICs

Technical Point of Contact: Professor Joel Dawson
Massachusetts Institute of Technology
77 Massachusetts Ave., Room 39-321
Cambridge, MA 02139
Phone: 617-324-4913, Fax: 617-324-0862
Electronic Email: jldawson44@gmail.com

Administrative POC: Mr. Benjamin Snedeker
Massachusetts Institute of Technology
Microsystems Technology Laboratories
77 Massachusetts Ave., Room 39-315
Cambridge, MA 02139
Phone: 617-452-2882
Electronic Email: snedeker@mtl.mit.edu

Contracting POC: Mr. Ramon Downes
Massachusetts Institute of Technology
Office of Sponsored Programs
77 Massachusetts Ave., Room NE18-985P
Cambridge, MA 02139
Phone: 617-253-4170
Electronic Email: rdownes@mit.edu

Table of Contents

I.	EXECUTIVE SUMMARY	3
II.	DETAILED TECHNICAL INFORMATION	7
A.	Highlights Technical Details	7
B.	94-GHz Transmitter Design	29
C.	Nonlinear Predistortion	38

I. Executive Summary

In this project we focused on achieving the highest average efficiency for mm-wave transmitters ever reported in silicon ICs. The reason for the focus on average efficiency, as opposed to solely on peak efficiency, is that it is average efficiency that captures most completely the power requirements of an RF transmitter. In addition, our goal of achieving 2 GHz signal bandwidth placed extreme demands on lowering the power consumption of the digital baseband part of the system, which is responsible for high-speed control of the asymmetric multilevel outphasing (AMO) architecture and also nonlinear predistortion of the transmitter. Finally, the foundation of the entire system concept are the high-efficiency, high-power PAs that work at mm-wave frequencies.

In the course of the project, we have achieved several significant breakthroughs as documented in summaries below and attached publications.

Research Highlights

A 0.7W Fully Integrated 42GHz Power Amplifier with 10% PAE in 0.13 μ m SiGe BiCMOS, IEEE ISSCC 2013

This paper presented a record mm-wave output power of 0.7W at 42 GHz. The architecture consists of a 16-way, zero-degree-combined (ZDC) PA. Each individual PA was a three stage cascade design in 0.18 μ m SiGe. At the time of publication, it was approximately 3 times higher output power than any previously reported PA above 30 GHz. Soon after publication another ELASTx team published a PA at 0.5 W in CMOS. To date, this PA is still the highest output mm-wave PA on silicon.

This work is significant to the ELASTx effort in that it produced the highest single IC power of any performer and pushed the SOA out by a factor of 3.




Figure 1: 16-way, 0.7W 42 GHz PA architecture.

A W-band 21.1 dBm Power Amplifier with an 8-way Zero-degree Combiner in 45 nm SOI CMOS IEEE MTT-S, 2014

This paper presented a record mm-wave PA in W-band, achieving 115 mW of peak output power at 80 GHz. The PA uses an 8-way power combined PA and a ZDC. The PA was designed for outphasing and can be used as a W-band modulator and produce output from 0 to 115 mW. This work was significant for the ELASTx effort as it was not only a record output power, but also was the first outphasing PA at W-band.




Figure 2: 8-way, 115 mW W-Band outphasing PA.

A Compact, High-gain Q-Band Stacked Power Amplifier in 45nm SOI CMOS With 19.2dBm Psat and 19% PAE

IEEE PAWR Conference, Jan 2015

This paper presented a compact 4-stacked PA architecture. The stacking enabled not only increase in output power, but allowed matching directly to 50 Ohms. The eliminated the output matching network, resulting in a significant decrease in die area. The active die area was only 0.09mm² compared to the SOA of 0.16 and 0.30. The PA achieved 19.2 dBm Psat, which compared favorable to the SOA of 20.3 and 21.6 dBm, respectively. The PAE was also comparable, with 19% compared to 19.4% and 25.1%. The latter, 25%, is higher as that work did not include the preamplifier in the design and thus had a lower DC power consumption.

This work is significant to the ELASTx effort as a small die area enables 1) large number of combined PAs in a given area and 2) Reduced PA pitch, which is a fundamental limit on combined efficiency using the ZDC combiner.




Figure 3: 4-Stack PA architecture

High-Throughput Signal Component Separator for Asymmetric Multi-Level Outphasing Power Amplifiers

IEEE Journal Solid-State Circuits, February 2013

This paper presented the foundations of the energy-efficient, high-throughput baseband for the transmitters in this project. Besides energy-efficiency and high-throughput, the high-precision signal component separator (SCS) was achieved using fixed-point piecewise linear functional approximation developed to improve the hardware efficiency of the outphasing signal processing functions. The chip was fabricated in 45 nm SOI CMOS process and the SCS consumes an active area of 1.5 mm². The new algorithm enables the SCS to run at 3.4 GSamples/s producing the phases with 12-bit accuracy. Compared to traditional low-throughput AMO SCS implementations, at 0.8 GSamples/s this design improves the area efficiency by 25x and the energy-efficiency by 2x. This design represents the fastest high-precision SCS to date and enables a new class of high-throughput mm-wave and base station transmitters that can operate at high area, energy and spectral efficiency.




Figure 4: SCS chip block diagram

Technology Transition

The technologies developed in this project were successfully transitioned to two semiconductor startups – Eta Devices and NanoSemi Inc.

Eta Devices designs efficient CMOS power-amplifiers for mobile basestation infrastructure and handsets.

NanoSemi Inc. designs linearization solutions for analog front-ends such as basestation and handset transmitter and receiver chains, instrumentation and sensing front-ends.

Publication results

Journals

1. Williams, D.F.; Corson, P.; Sharma, J.; Krishnaswamy, H.; Tai, W.; George, Z.; Ricketts, D.S.; Watson, P.M.; Dacquay, E.; Voinigescu, S.P., "Calibrations for Millimeter-Wave Silicon Transistor Characterization," *Microwave Theory and Techniques, IEEE Transactions on* , vol.62, no.3, pp.658,668, Mar. 2014.
2. Tai, W.; Ricketts, D.S., "A compact, 36 to 72 GHz 15.8 dBm power amplifier with 66.7% fractional bandwidth in 45 nm SOI CMOS," *Microw. And Opt. Tech Lett.* ,vol. 56, pp.1098-2760, Nov. 2013.
3. Williams, D.F.; Corson, P.; Sharma, J.; Krishnaswamy, H.; Wei Tai; George, Z.; Ricketts, D.; Watson, P.; Dacquay, E.; Voinigescu, S.P., "Calibration-Kit Design for Millimeter-Wave Silicon Integrated Circuits," *Microwave Theory and Techniques, IEEE Transactions on* , vol.61, no.7, pp.2685,2694, July 2013.
4. Tai, W.; Ricketts, D.S., "74 GHz, 17.2 dBm power amplifier in 45 nm SOI CMOS," *Electronics Letters* ,vol.49,no.12,pp.758,759, June 2013.
5. Li, Y., Z. Li, O. Uyar, Y. Avniel, A. Megretski, and V. Stojanović, "High-throughput Signal Component Separator for Asymmetric Multi-level Outphasing Power Amplifiers" *IEEE Journal of Solid-State Circuits*, vol.48, no.2, pp.369-380, Feb. 2013.

Conferences

1. Wei Tai; Ricketts, D.S., " A Compact, High-gain Q-Band Stacked Power Amplifier in 45nm SOI CMOS With 19.2dBm Psat and 19% PAE, *IEEE PAWR Conference*, Jan 2015," *IEEE PAWR Conference*, Jan 2015.
2. Wei Tai; Ricketts, D.S., "[A W-band 21.1 dBm power amplifier with an 8-way zero-degree combiner in 45 nm SOI CMOS](#)," *Microwave Symposium (IMS), 2014 IEEE MTT-S International* , vol., no., pp.1,3, 1-6 June 2014.
3. Junfeng Xu; Wei Tai; Ricketts, D.S., "Microwave watt-level rectifiers for power recycling applications," *Microwave Integrated Circuits Conference (EuMIC), 2013 European* , vol., no., pp.516,519, 6-8 Oct. 2013.
4. W. Tai, L. R. Carley and D. S. Ricketts, "A 0.7W Fully Integrated 42GHz Power Amplifier with 10% PAE in 130nm SiGe BiCMOS," *International Solid-State Circuits Conference (ISSCC)*, Feb. 2013.

5. W. Tai, C. Li, Z. Li, G. Yahalom, D.S. Ricketts, V. Stojanovic and J. Dawson, "A 45 GHz Asymmetric Multilevel Outphasing Transmitter in 45nm SOI CMOS," Student Research Int. Solid-State Circuits Conf, IEEE, Feb. 2012.
6. W. Tai, L. R. Carley and D. S. Ricketts, "A Q-band SiGe Power Amplifier with 15.5 dBm Saturated Output Power and 26% Peak PAE," IEEE Bipolar / BiCMOS Circuits and Technology Meeting, Oct. 2011.
7. Li, Z., Y. Li, Y. Avniel, A. Megretski, and V. Stojanović, "Design Trade-offs in Signal Component Separators for Outphasing Power Amplifiers," European Solid-State Circuits Conference, Bucharest, Romania, 4 pages, September 2013.
8. Tanovic, O., A. Megretski, Y. Li, V. M. Stojanović, M. Osqui, "Discrete-Time Models Resulting From Dynamic Continuous-Time Perturbations in Phase-Amplitude Modulation-Demodulation Schemes," to appear at the European Control Conference, Linz, Austria, July 2015.

II. Detailed Technical Information

A. Highlights Technical Details

The technical details for the highlights presented in the previous section are shown in the papers below.

8.4 A 0.7W Fully Integrated 42GHz Power Amplifier with 10% PAE in 0.13 μ m SiGe BiCMOS

Wei Tai¹, L. Richard Carley¹, David S. Ricketts²

¹Carnegie Mellon University, Pittsburgh, PA,

²North Carolina State University, Raleigh, NC

In this paper, we report a fully integrated power amplifier (PA) architecture that combines the power of 16 on-chip PAs using a 16-way zero-degree combiner to achieve an output power of 0.7W with a power-added efficiency (PAE) of 10% at 42GHz and a -3dB bandwidth of 9GHz. This is 2.6 times more output power than a recently reported millimeter-Wave (mm-Wave) silicon-based PA [1]. The circuit is a fully integrated mm-Wave PA achieving a leading output power approaching 1 Watt in a silicon process.

To date only a few published mm-Wave PAs in silicon have achieved a saturated output power of more than 20dBm (100mW) [2-6]. The difficulty in achieving high output powers at mm-Wave frequencies lies in the limited output power of a single PA, which is constrained by maximum current density, breakdown voltage and parasitics of the technology. Moreover, to obtain maximum power from a single PA, its output impedance must be lowered due to the relative low breakdown voltage of silicon devices. In fully integrated designs, this low impedance must then be impedance transformed to the desired output impedance through a lossy on-chip impedance transformer, reducing the overall net output power.

Power combining multiple PAs is a common approach to obtaining larger output powers. As more unit PAs are combined, the required impedance transformation ratio as well as voltage and thermal stress on each unit PA is relaxed. However, the insertion loss of traditional power combiners, e.g. Wilkinson combiners [3] and transformer-based combiners [4,5], tends to scale up as the number of combined PAs increases due to increased size and complexity of the combiners. Part of the additional size and complexity stems from maintaining port-to-port isolation in the combiner, particularly with Wilkinson combiners. If we assume, however, that all combiner inputs have zero-degree phase difference (i.e. in-phase), port isolation is no longer a major constraint. In this case, the requirement for exact quarter-wavelength segments in the Wilkinson combiner is removed and arbitrary line lengths can be used subject only to layout constraints and impedance transformation requirements. It is then possible to significantly reduce the combiner size and insertion loss while simultaneously achieving the desired impedance transformation. In this work, we combine the power of 16 PAs using a 16-way zero-degree combiner that achieves low insertion loss and wideband impedance transformation.

The combiner is developed using scalable SPICE transmission line models derived from EM field simulations. The simulated insertion loss of the combiner is less than 0.5dB at 45GHz. It also performs the required impedance transformation and presents the optimum load impedance to each unit PA, whose value was obtained from load-pull simulations of the unit PA output stage. Since a dedicated impedance transformation network is no longer needed, the associated power loss is avoided. We improve the isolation between input ports to better than 10dB by inserting a small resistor between each pair of adjacent ports. This level of isolation is sufficient for maintaining PA stability under amplitude and phase mismatch caused by process variation. The size of the power combiner is 1.53 \times 0.7 mm².

Using this combiner, a fully integrated power amplifier was designed in a 0.13 μ m SiGe BiCMOS technology. Figure 8.4.1 shows the block diagram of the PA and it also illustrates the layout placement of the power combiner, unit PAs, and the 2 input power dividers. By orienting the 16 unit PAs into 2 columns of 8 PAs facing the center, the area and insertion loss of the power combiner can be minimized. The PA is also configured so that the two columns of unit PAs can receive different input signal phases, allowing the outphasing technique to be employed for output power back-off. The unit PA design is similar to that reported in [7]. As shown schematically in Fig. 8.4.2, each unit PA consists of two cascode driver stages followed by a common-emitter output stage. SiGe HBT devices with 200GHz cutoff frequency (f_t) are used. To maximize gain and output power, all of the devices are laid out in a C-B-E-B-C configuration and biased near a peak- f_t current density. A "tapered" metal stack profile is used in the transistor fingers to reduce side-wall parasitic capacitances between terminals without sacrificing the current-handling capability. To ensure that the PA is uncondi-

tionally stable, small resistors are added serially to the base bias feeds to suppress potential resonances. The output stage of the PA operates at a 2.4V supply, whereas the two cascode driver stages use a 4V supply. The transistors operate safely under these supply voltages due to a low base bias impedance of approximately 300 Ω [5,7]. A total of 91pF of decoupling capacitance per unit PA is spread across the supply feed lines to minimize trace inductance and further improve PA stability. L-C-based inter-stage matching is used, which consists of metal-insulator-metal capacitors and T-line inductors. The T-line inductors allow a compact unit PA layout, and their quality factor exceeds 20 at 45GHz. Spiral inductors with patterned ground shields are used as RF choke inductors in the bias feeds. The power divider and combiner are both designed using a conductor-backed coplanar waveguide structure (Fig. 8.4.2). All of the inductors and transmission lines are implemented on the 4 μ m thick top aluminum layer to achieve high quality factor.

The PA was tested on a probe station with coaxial RF probes and a pair of 12-needle DC probes for supply and bias. Figure 8.4.3 shows the small-signal performance of the PA. The measured peak gain (S_{21}) is 18.5dB and centered at 43GHz, which is slightly shifted in frequency from simulation most likely due to inaccuracies in parasitics extraction. Input return loss ($|S_{11}|$) is better than 10dB from 42.5 to 49GHz. The measured stability factor k is greater than 1 across the entire frequency range, indicating unconditional stability. The large signal performance of the PA was measured using 2 frequency quadruplers followed by highpass filters as signal sources. Power losses of all external components were de-embedded across the measurement frequency band, and the output power of the PA was measured with a power meter. Figure 8.4.4(a) shows the large signal characteristics of the PA at 42GHz versus the output stage supply voltage while the driver stage supply voltage remains at 4V. At 2.4V, a saturated output power of 28.4dBm (0.7W) is achieved with 10% PAE. Although output power increased to 28.7dBm with a 2.7V supply, it degraded slightly over time, which could indicate over-stress on the HBT devices. No such degradation was observed with a 2.4V supply. A large-signal frequency sweep is shown in Fig. 8.4.4(b). The output power -3dB bandwidth of the PA is greater than 9GHz, which corresponds to a 21% fractional bandwidth.

The saturated output power of the proposed PA is compared with recently reported mm-Wave PAs in silicon-based processes, as shown in Fig. 8.4.5. The achieved output power of 0.7W is 2.6 times the output power of state-of-the-art mm-Wave PAs (> 30GHz). A comparison of PA metrics from recently reported high-power mm-Wave PAs in silicon is summarized in Fig. 8.4.6. This work shows a PAE and gain comparable to the referenced works as well as one of the highest bandwidths for a non-distributed topology. Figure 8.4.7 shows the micrograph of the PA die, which occupies an area of 3 \times 1.85 mm².

Acknowledgments:

This work was supported by the Defense Advanced Research Projects Agency (DARPA) ELASTx program and the US ARL Army Research Office under award number W911NF-10-1-0088. We thank L. Chomas, C. Li, and Z. George for valuable discussions and help with testing.

References:

- [1] A. Balteanu, et al., "A 45GHz, 2b Power DAC with 24.3dBm Output Power, >14Vpp Differential Swing, and 22% Peak PAE in 45nm SOI CMOS," *IEEE Radio Frequency Integrated Circuits Symp.*, pp. 319–322, June 2012.
- [2] N. Kalantari and J. Buckwalter, "A Nested-Reactance Feedback Power Amplifier for Q-Band Applications," *IEEE Trans. Microwave Theory and Techniques*, vol. 60, no. 6, pp. 1667–1675, June 2012.
- [3] C. Law and A.-V. Pham, "A High-Gain 60GHz Power Amplifier with 20dBm Output Power in 90nm CMOS," *ISSCC Dig. Tech. Papers*, pp. 426–427, Feb. 2010.
- [4] Y. Zhao and J. R. Long, "A Wideband, Dual-Path, Millimeter-Wave Power Amplifier with 20dBm Output Power and PAE Above 15% in 130nm SiGe-BiCMOS," *IEEE J. Solid-State Circuits*, vol. 47, no. 9, pp. 1981–1997, Sept. 2012.
- [5] U. R. Pfeiffer and D. Goren, "A 23dBm 60GHz Distributed Active Transformer in a Silicon Process Technology," *IEEE Trans. Microwave Theory and Techniques*, vol. 55, no. 5, pp. 857–865, May 2007.
- [6] E. Afshari, et al., "Electrical Funnel: A Broadband Signal Combining Method," *ISSCC Dig. Tech. Papers*, pp. 751–760, Feb. 2006.
- [7] W. Tai, L. Carley, and D. Ricketts, "A Q-band SiGe Power Amplifier with 17.5 dBm Saturated Output Power and 26% Peak PAE," *IEEE Bipolar/BiCMOS Circuits and Technology Meeting*, pp. 146–149, Oct. 2011.




Figure 8.4.1: Block diagram of the 16-way power-combined PA.




Figure 8.4.2: Schematic of the unit PA cell. 3-D views of on-chip passive devices are also shown.




Figure 8.4.3: Simulated and measured S-parameters.




Figure 8.4.4: (a) Saturated output power and PAE versus supply voltage of the output stage (VCC1) at 42GHz. (b) Saturated output power and PAE versus frequency.




Figure 8.4.5: Saturated output power versus frequency of recent mm-Wave silicon PAs.

Reference	This work	[2]	[1]	[3]	[4]	[5]	[6]
Technology	0.13um BiCMOS	0.13um BiCMOS	45nm SOI CMOS	90nm CMOS	0.13um BiCMOS	0.13um BiCMOS	0.13um BiCMOS
Topology	16-way zero-degree combiner	Nested-reactance feedback	4-stacked 2-bit DAC	4-way Wilkinson combiner	4-way transformer combiner	4-way DAT combiner	Distributed PA
Freq.(GHz)	42	38	45	60	62	60	85
Supply (V)	4 / 2.4	3	5.1	1.2	1.8	4	2.5
P_{sat} (dBm)	28.4	23	24.3	20	20.1	23	21
PAE (%)	10	10.7	14.6	14.2	18	6.3	4
Gain (dB)	18.5	18.4	18	20.6	20.6	20	8
-3dB BW (GHz)	9	5	N/A	6.5	10	N/A	24

Figure 8.4.6: Performance comparison of mm-Wave silicon PAs with greater than 20dBm output power.




Figure 8.4.7: Die micrograph. The PA occupies 5.55mm² of die area.

A W-band 21.1 dBm Power Amplifier with an 8-way Zero-degree Combiner in 45 nm SOI CMOS

Wei Tai, *Member, IEEE*, David S. Ricketts, *Member, IEEE*

Abstract—This paper presents a W-band power amplifier (PA) in 45 nm SOI CMOS. The PA incorporates an 8-way zero-degree combiner to efficiently combine 8 parallel PA units, each of which is a 2-stage cascode PA. At 80 GHz, the PA achieves a saturated output power (P_{sat}) of 21.1 dBm, 10.1 dB peak gain, 5.2% peak PAE, and 12 GHz 3-dB bandwidth, and it consumes 1 mm² of die area. The P_{sat} of 21.1 dBm is the highest among reported W-band PAs in CMOS technology.

Index Terms—Power amplifiers, power combining, millimeter-wave, W-band.

I. INTRODUCTION

MILLIMETER-WAVE power amplifiers (PAs) are key components in applications such as high data-rate communications, imaging, and radars. Thanks to the continued scaling of CMOS processes and circuit technique improvements, CMOS PAs with good performance began to emerge in the W-band (75-110 GHz) [1]–[6] where compound semiconductor PAs previously dominated, offering an increased level of integration and reduced cost. Nonetheless, obtaining high output power in the W-band still remains challenging due to the low breakdown voltage of the silicon devices and high passive loss at these frequencies. To date, the highest output power achieved by a W-band CMOS PA has yet to surpass 20 dBm [3].

In this paper, we present a W-band CMOS PA that achieves 21.1 dBm saturated output power (P_{sat}) at 80 GHz with 5.2% peak power-added efficiency (PAE). The high P_{sat} is attributed to the use of an 8-way zero-degree combiner (ZDC) that combines the powers of eight 2-stage cascode unit PAs. The coplanar waveguide based combiner performs the required impedance transformation and introduces low insertion loss, both of which are essential to achieving high output power. Fabricated in a 45 nm silicon-on-insulator (SOI) CMOS process, the PA demonstrated a peak gain of 10.1 dB and a 3-dB bandwidth of 12 GHz, while occupying a die area of 1 mm².

II. ZERO-DEGREE COMBINER (ZDC) DESIGN

To achieve high output power, a sufficiently large voltage or current swing has to be generated at the drain of the power device. Due to the low breakdown voltage of silicon processes, a large voltage swing at the drain is typically undesirable. On

W. Tai was with the Department of Electrical and Computer Engineering, Carnegie Mellon University, Pittsburgh, PA 15213 USA. He is now with Qualcomm Technologies, Inc., San Diego, CA 92121 USA (e-mail: weitai@gmail.com)

D. S. Ricketts is with the Department of Electrical and Computer Engineering, North Carolina State University, Raleigh, NC 27606 USA (e-mail: drickett@ncsu.edu)




Fig. 1. Block diagram of the 8-way combined PA.




Fig. 2. Simplified layout of the ZDC. The t-line lengths and impedance transition points are labeled.

the other hand, the current swing is limited by the channel width of the device, which cannot be arbitrarily increased due to the parasitics that deteriorate gain and matching at high frequencies. A small load impedance is also required to increase current swing, which usually needs a lossy impedance transformer to transform the 50 Ω load down to the small impedance.

Power combining is a technique that alleviates the aforementioned trade-offs. By combining N unit PAs using an N -way power combiner, the required current swing at each unit PA is reduced by a factor of N , as is the impedance transformation ratio needed at the output of each unit PA. In particular, a ZDC is especially suited to combine a large number of unit PAs (i.e. $N > 4$), which has been previously demonstrated in the Q- and V-band [7], [8].

In this work, a W-band 8-way ZDC is designed and used in the PA architecture shown in Fig. 1. The 8-way combiner consists of 3 levels of transmission line (t-line) segments (i.e. TL1, TL2, and TL3). By carefully selecting the characteristic




Fig. 3. Schematic of the unit PA cell.

impedance and length of each level of t-lines, a wide range of input impedances can be achieved. Unlike a traditional Wilkinson combiner which uses isolation resistors and quarter-wavelength t-lines to achieve port isolation, the ZDC operates with the assumption that all input signals are in-phase, hence ideal port isolation is not required and t-line lengths much shorter than a quarter-wavelength can be used, minimizing insertion loss.

Figure 2 shows a simplified layout of the 8-way ZDC in this work. The ZDC consists of coplanar-waveguide segments that reside on a $2.2 \mu\text{m}$ thick top aluminum layer (the ground plane is shown as light-gray in Fig. 2). Optimization of the ZDC involves achieving the optimum input impedance with a given bandwidth while minimizing insertion loss. The optimum input impedance of the combiner (i.e. load impedance of the unit PA cell) is obtained from load pull simulations of the PA. The pitch of the unit PA slice, P , sets the minimum lengths of each t-line segments, such that $L_{TL1} \geq P/2$, $L_{TL2} \geq P$, etc. Since the insertion loss of the combiner has a strong correlation to the total electrical length of the combiner, minimizing P helps reduce combiner loss and improves overall efficiency. With a pitch of $150 \mu\text{m}$, the designed ZDC has a total electrical length of 0.27λ ($510 \mu\text{m}$), leading to an overall insertion loss of 0.53 dB while presenting each unit PA with an impedance $Z_{opt} = 10 + j15 \Omega$. Since the impedance transformation is integral to the ZDC, additional impedance transformation and its associated insertion loss is avoided.

As shown in Fig. 1, each four-way PA branch is fed by a 4-way zero-degree divider. The power divider shares the same design methodology as the combiner. The input to each unit PA is matched to each of the 50Ω input ports by properly sizing the t-lines in the divider.

III. POWER AMPLIFIER DESIGN

Figure 3 shows the schematic of the unit PA cell. A 2-stage cascode topology is adopted, where the thin gate floating-body NFETs M1/M2 and M3/M4 are sized at $250 \mu\text{m}$ and $120 \mu\text{m}$, respectively. The device sizes of the two stages are selected such that the output stage saturates prior to the driver stage, ensuring that P_{sat} is not limited by the driver. The gate of each of the cascode devices (i.e. M2 and M4) are shunted with properly sized capacitors, such that some of the drain voltage swing would couple to the gate node through the capacitive divider. The peak drain-gate voltage of the cascode device is reduced as a result, improving reliability.




Fig. 4. Die micrograph of the PA.




Fig. 5. Measurement setup.

The two devices in each cascode stage are laid out as a single row of gate fingers, as opposed to having the two devices laid out separately. In addition, the side-wall capacitance between the source and drain metal stacks is also minimized by “tapering” the cross sections of the stacks. These layout practices minimize the parasitics of the devices, improving both gain and efficiency of the PA. Similar to the combiner, coplanar waveguide t-lines are used to implement the RF chokes and inductive matching elements. Capacitors in the matching networks are implemented as inter-digitated metal sidewall capacitors.

Figure 4 shows the die micrograph of the PA. The PA measures 0.69 mm by 1.41 mm (1 mm^2), including pads. A continuous ground plane on the top aluminum layer provides a low inductance current path from the PA devices to the external ground. Note that the ground plane near the power combiner is slotted in order to conform with foundry metal spacing rules. The two input power dividers are positioned below the top metal ground plane, thus they are not visible from the die micrograph. As mentioned in the previous section, the layout pitch of the unit PA slices should be minimized in order to achieve a more compact and efficient combiner. T-line RF chokes for both the driver and output stage are intentionally made short to reduce pitch.

IV. MEASUREMENT RESULTS

The W-band PA was measured with coaxial probes on a probe station. As shown in Fig. 5, the two input ports were each fed by a 6x frequency multiplier module, which is capable of delivering up to 12 dBm power in the W-band. The output power of the PA was measured with a waveguide power sensor. The relative phase of the two signal sources is adjusted so that the PA operates at peak output power. Losses of all external components were calibrated out across frequency.

TABLE I
PERFORMANCE COMPARISON OF RECENT W-BAND PAS IN SILICON.

Reference	Technology	Freq. (GHz)	P_{sat} (dBm)	PAE (%)	Supply (V)	Gain (dB)	Area (mm ²)	Power Combining
This Work	45nm SOI CMOS	80	21.1	5.2	2	10.1	1	8-Way Zero-Degree
[3]	65nm CMOS	79	19.3	19.2	1	24.2	1.23	8-Way Transformer
[4]	45nm SOI CMOS	89	17	9	4.2	8	0.26	3-Stacked
[5]	45nm SOI CMOS	90	19	8.9	6.8	36	2.2	6-stack DAC
[6]	65nm CMOS	90	18.3	9.5	1.2	12.5	0.82	16-way combined




Fig. 6. Measured Pout and PAE versus frequency.




Fig. 7. Measured Pout and PAE versus supply voltage at 80GHz.

Figure 6 shows the measured saturated output power and PAE over the frequency range from 67 GHz to 90 GHz. Peak performance was achieved at 80 GHz, with an output power of 21.1 dBm and 5.2% PAE. The output power 3-dB bandwidth was 12 GHz. As shown in Fig. 7, the supply voltage was swept from 0.9 V to 2.2 V and output power varied from 13.4 dBm to 21.4 dBm, while PAE remained relatively constant over most of the supply sweep range.

The performance of the PA is summarized and compared to recent W-band CMOS PAs, as shown in Table I. The achieved P_{sat} of 21.1 dBm is 1.8 dB (51%) higher than prior state of art.

V. CONCLUSION

This letter presents a W-band PA with 21.1 dBm P_{sat} and 5.2% peak PAE in 45nm SOI CMOS. The PA achieves 8-way power combining with a low-loss, area-efficient ZDC that offers built-in impedance transformation. A 2-stage cascode topology is adopted in the unit PAs, and an overall gain of 10.1 dB is demonstrated at 80 GHz. To the best of our knowledge, this PA has the highest P_{sat} among reported W-band CMOS PAs.

ACKNOWLEDGMENT

This work was supported by the Defense Advanced Research Projects Agency (DARPA) ELASTx program and the US ARL Army Research Office under award number W911NF-10-1-0088.

REFERENCES

- [1] D. Chan and M. Feng, "A compact W-band CMOS power amplifier with gain boosting and short-circuited stub matching for high power and high efficiency operation," *IEEE Microw. Wireless Compon. Lett.*, vol. 21, no. 2, pp. 98–100, Feb. 2011.
- [2] K.-J. Tsai, J.-L. Kuo, and H. Wang, "A W-band power amplifier in 65-nm CMOS with 27GHz bandwidth and 14.8dBm saturated output power," in *IEEE Radio Freq. Integr. Circuits (RFIC) Symp.*, Jun. 2012, pp. 69–72.
- [3] K.-Y. Wang, T.-Y. Chang, and C.-K. Wang, "A 1V 19.3dBm 79GHz power amplifier in 65nm CMOS," in *IEEE ISSCC Tech. Dig.*, Feb. 2012, pp. 260–262.
- [4] J. Jayamon, A. Agah, B. Hanafi, H. Dabag, J. Buckwalter, and P. Asbeck, "A W-band stacked FET power amplifier with 17 dBm P_{sat} in 45-nm SOI CMOS," in *IEEE Conf. Power Amplifiers for Wireless and Radio Applications (PAWR)*, Jan. 2013, pp. 85–87.
- [5] S. Shopov, A. Balteanu, and S. Voinigescu, "A 19-dBm, 15-Gbaud, 9-bit SOI CMOS power-DAC cell for high-order QAM W-band transmitters," in *Proc. European Solid-State Circuits Conf. (ESSCIRC)*, Sep. 2013, pp. 69–72.
- [6] Y.-H. Hsiao, Z.-M. Tsai, H.-C. Liao, J.-C. Kao, and H. Wang, "Millimeter-wave CMOS power amplifiers with high output power and wideband performances," *IEEE Trans. Microw. Theory and Techniques*, vol. 61, no. 12, pp. 4520–4533, Nov. 2013.
- [7] W. Tai, L. R. Carley, and D. S. Ricketts, "A 0.7W fully integrated 42GHz power amplifier with 10% PAE in 130nm SiGe BiCMOS," in *IEEE ISSCC Tech. Dig.*, Feb. 2013, pp. 428–429.
- [8] B. Martineau, V. Knopik, A. Siligaris, F. Ganesello, and D. Belot, "A 53-to-68GHz 18dBm power amplifier with an 8-way combiner in standard 65nm CMOS," in *IEEE ISSCC Tech. Dig.*, Feb. 2010, pp. 428–429.

A Compact, High-gain Q-Band Stacked Power Amplifier in 45nm SOI CMOS With 19.2dBm P_{sat} and 19% PAE

Wei Tai ¹ and David S. Ricketts ²

¹ECE Department, Carnegie Mellon University, Pittsburgh, PA 15213, USA

²ECE Department, North Carolina State University, Raleigh, NC 27513, USA

Abstract—We present a compact, high-gain power amplifier (PA) that achieves high power and high output impedance through a 4-stacked architecture. By proper adjustment of device sizes and bias voltages, the optimum load impedance for maximum P_{sat} is moved close to 50Ω which eliminates the need for an output matching network. The single-stage PA exhibits a high gain of 16 dB which is more than twice the gain of previously reported PAs and 19.2 dBm P_{sat} and 19% PAE which are comparable to the state-of-the-art CMOS PAs at Q-band. The very compact area of 0.09 mm² and the high gain makes this design a suitable unit PA to be used for further parallel power combining to reach Watt levels of output power.

I. INTRODUCTION

Integration of radio-frequency circuits in deeply scaled CMOS technology is an ever increasing goal of researchers and the industry. One of the challenges in RF CMOS implementation is achieving high output power and efficiency in power amplifiers (PA) despite the low breakdown voltages of the thin gate oxide. One way to increase the output power is to increase the drain current by increasing the number of parallel devices, which in turn reduces the required optimum load impedance, Z_{opt} , to impractical values. Z_{opt} should often be synthesized from 50Ω with the output matching network which may reduce the bandwidth of the PA and consume significant die area as well. Alternatively one could increase the voltage swing through the use of multi-stack transistors. In this case the drain current is kept relatively constant and drain-source voltages of multiple devices add up across the load. As the voltage swing increases with more stacked devices, the PA requires a higher optimum load impedance for delivering the maximum output power and efficiency.

Two-level cascoded devices have demonstrated state-of-the-art PAE at mm-waves [1], [2], but the highest output power is reported for 3- and 4-stacked PAs at the expense of reduced PAE due to the series loss of the additional transistors.

In this paper, we present a 4-stacked PA which achieves a maximum P_{sat} of 19.2 dBm and a peak PAE of 19%. This performance is comparable to the highest reported PAs in the same technology and at the same frequency range but provides 16 dB of large signal (LS) gain which




Fig. 1. Schematic diagram of 4-stacked PA with qualitative demonstration of voltages on gate and drain nodes

is a factor of two higher than previously reported single-stage Q-band CMOS PAs and occupies almost 50% less die area. The high gain and compact size are advantageous when this amplifier will be used as a unit PA in a higher level parallel power combiner to achieve Watt level output power.

II. POWER AMPLIFIER DESIGN

Fig. 1 shows the schematic diagram of the presented PA. It consists of 4 stacked NMOS devices each with a total gate width of $150\mu\text{m}$. Input signal is applied to the gate of M1 through an input impedance matching network. The current is then passed through M2-M4 to reach the output node. As shown qualitatively in Fig. 1, voltage swings are increased from one drain node to another to achieve the higher peak output power. The key difference between this “series” voltage power combining approach and the conventional cascode topology is that the gate voltages of M2-M4 are not kept at a constant voltage, but rather are allowed to have an *ac* component. This ensures that the instantaneous gate-drain (V_{gd}) and gate-source (V_{gs})

voltages do not exceed the breakdown limits. The voltage on each gate is determined by the capacitive divider of C_{gd} of each FET and the C_{bias} of that gate. Fig. 2 shows the simulated drain waveforms of each FET as well as their corresponding V_{ds} . It is clear that while the voltage across the load can achieve very high voltages ($\sim 8V$) the individual values of V_{ds} never exceed 3.1 V.

By proper choice of device sizes and bias voltages, the optimum load impedance of the PA is made as close as possible to 50 Ohm. The output network could therefore be completely eliminated as shown in Fig. 1. Fig. 3 shows the simulated load-pull P_{out} contours for the nominal supply voltage. In this simulation, the RF choke is treated as part of the device under test. The load impedance that leads to peak P_{out} is around $25-j25\Omega$ at the design frequency. The imaginary component can be conveniently achieved by the shunt capacitance of the output probe pad. The real part of Z_{opt} is still less than 50 Ohms but the P_{-1dB} contours are large enough to extend to 50 Ohm. Most impedance matching networks have insertion losses of 1-2 dB at Q-band, and thus would mitigate any improvement that impedance matching to an ideal Z_{opt} could provide.

Matching each individual FET in the 4-stack helps achieve a high gain, while maximizing the output power capability hence the power efficiency of the PA. This is achieved by using optimally sized transmission lines to resonate the parasitic capacitance of the successive FET. These parasitic elements can have significant contribution to loss of the signal in a mm-wave PA. The transmission lines also help physically separate the individual devices and achieve a more even thermal distribution across the chip.

The circuit was designed and implemented in a 45 nm SOI CMOS process with an $f_t > 400GHz$ [7]. The transmission lines used in the input and inter-stage networks as well as the RF choke were implemented using a shielded microstrip structure to eliminate coupling to/from other transmission lines. A custom scalable lumped circuit model was developed for the transmission lines to facilitate the design and simulation of the PA. Fig. 4 shows the chip photograph of the PA and as can be seen the core of the design is fitted in the very compact area of 0.09 mm^2 .

III. MEASUREMENT RESULTS

The PA was measured using an Agilent 8257D source and an N1913 power meter. Stable operation of the power amplifier was verified by monitoring the output signal on an HP8563E Spectrum analyzer. Power levels are however read from the power meter for greater accuracy. Cable and probe losses were measured prior to the test and taken into account in the presented data. The single-stage power amplifier provides 16dB of power transducer gain with a 3dB bandwidth extending over 35GHz to 49GHz.




Fig. 2. Simulated waveforms (a) at each drain and (b) across each device




Fig. 3. Simulated power contours in dBm for $V_{DD}=4.0\text{ V}$




Fig. 4. Photograph of the PA chip with active area of 0.09 mm^2

Fig. 5 shows the measured saturated output power and PAE of the amplifier over frequency. It can be seen that the amplifier is indeed providing the constant output power

TABLE I
COMPARISON TO STATE-OF-THE-ART MM-WAVE PAS

Ref	Technology	Architecture	Freq. (GHz)	BW (GHz)	Supply (V)	P _{sat} (dBm)	Peak PAE (%)	Gain (dB)	Area (mm ²)
This Work	45 nm SOI	4-stack	42	15	5	19.2	19	16	0.09
[3]	45 nm SOI	4-stack	47.5	N/A	5	20.3	19.4	12.8	0.16
[4]	45 nm SOI	4-stack	41	> 6	5	21.6	25.1	8.9	0.30
[5]	45 nm SOI	3x2 stack (DAC)	5-45	25*	6.6	16.5	~ 8	N/A	0.23
[3]	45 nm SOI	2-way; 2-stack	47.5	N/A	2.9	19.1	16	8.2	0.43*
[6]	45 nm SOI	Doherty 2-stack	42	N/A	2.5	18	23	7	0.64
[1]	45 nm SOI	3-stack	45	>4	2.7	18.6-19.4	32-33.9	9.5	0.30

*Estimated from plot or picture in referenced paper.




Fig. 5. Measured P_{sat} and PAE vs. frequency




Fig. 6. Measured P_{out} and PAE vs. input power at VDD=4.4V and 5V.

of 18-19dBm to a 50 Ohm load over the frequency range of interest. Fig. 6 shows the output power and PAE of the PA at 41 GHz. Power consumption of the chip is calculated with the measured dc current for each applied input power. With a 5V supply, the power amplifier can provide up to 19.2dBm saturated output power and has a peak PAE of 18.5%. At a supply voltage of 4.4V, the peak output power is 17.8dBm and the peak PAE is 19%.

IV. CONCLUSION

Table I summarizes the performance of the presented PA in comparison to recent works in Q-band and 45nm SOI technology. This work has 2-4 times higher gain than previously reported PAs. High gain is important to relax the requirement for pre-driver stages which can be power and area hungry in a practical system. The presented PA will therefore results in an overall higher PAE of the transmitter. The area is almost 50% smaller than the next smallest PA, but with a comparable P_{sat} and PAE.

V. ACKNOWLEDGEMENTS

The authors thank Dr. Rick Carley of Carnegie Mellon for his valuable insights, Dr. Dev Palmer (DARPA) and Dr. Jim Harvey (ARO) as well as the entire DARPA ELASTx team for their valuable comments and Dr. Morteza Abbasi for his assistance in characterization of the circuit. This work was supported by the DARPA ELASTx program and the U.S. Trusted Foundry Program (TAPO).

REFERENCES

- [1] A. Agah *et al.*, "A 34% PAE, 18.6dBm 42-45GHz stacked power amplifier in 45nm SOI CMOS," in *Radio Frequency Integrated Circuits Symposium (RFIC)*, 2012 IEEE, June 2012, pp. 57-60.
- [2] W. Tai and D. Ricketts, "74 GHz, 17.2 dBm power amplifier in 45 nm SOI CMOS," *Electronics Letters*, vol. 49, no. 12, pp. 758-759, June 2013.
- [3] A. Chakrabarti and H. Krishnaswamy, "High power, high efficiency stacked mmWave Class-E-like power amplifiers in 45nm SOI CMOS," in *Custom Integrated Circuits Conference (CICC)*, 2012 IEEE, Sept 2012.
- [4] H. Dabag *et al.*, "Analysis and Design of Stacked-FET Millimeter-Wave Power Amplifiers," *Microwave Theory and Techniques, IEEE Transactions on*, vol. 61, no. 4, pp. 1543-1556, April 2013.
- [5] I. Sarkas *et al.*, "A 45nm SOI CMOS Class-D mm-Wave PA with >10Vpp differential swing," in *Solid-State Circuits Conference Digest of Technical Papers (ISSCC)*, 2012 IEEE International, Feb 2012, pp. 88-90.
- [6] A. Agah *et al.*, "A 45GHz Doherty power amplifier with 23% PAE and 18dBm output power, in 45nm SOI CMOS," in *Microwave Symposium Digest (MTT)*, 2012 IEEE MTT-S International, June 2012.
- [7] S. Lee *et al.*, "Record RF performance of 45-nm SOI CMOS Technology," in *Electron Devices Meeting, 2007. IEDM 2007. IEEE International*, Dec 2007, pp. 255-258.

High-Throughput Signal Component Separator for Asymmetric Multi-Level Outphasing Power Amplifiers

Yan Li, Zhipeng Li, Oguzhan Uyar, Yehuda Avniel, Alexandre Megretski, and Vladimir Stojanović

Abstract—This paper presents an energy-efficient high-throughput and high-precision signal component separator (SCS) chip design for the asymmetric-multilevel-outphasing (AMO) power amplifier. It uses a fixed-point piece-wise linear functional approximation developed to improve the hardware efficiency of the outphasing signal processing functions. The chip is fabricated in 45 nm SOI CMOS process and the SCS consumes an active area of 1.5 mm². The new algorithm enables the SCS to run at a throughput of 3.4 GSamples/s producing the phases with 12-bit accuracy. Compared to traditional low-throughput AMO SCS implementations, at 0.8 GSamples/s this design improves the area efficiency by 25× and the energy-efficiency by 2×. This fastest high-precision SCS to date enables a new class of high-throughput mm-wave and base station transmitters that can operate at high area, energy and spectral efficiency.

Index Terms—Application specific integrated circuits (ASIC), asymmetric multi-level outphasing (AMO) power amplifier, base-band, energy efficiency, linear amplification by nonlinear component (LINC), Signal component separator (SCS), throughput.

I. INTRODUCTION

HIGH-THROUGHPUT wireless communication systems working at the millimeter-wave (mm-wave) frequency range from 60 GHz to 90 GHz [1]–[7] have recently become the focus of research and development activity. The availability of large chunks of bandwidth and maturity of CMOS process technology provide the opportunity to address several large markets with bandwidth-demanding communication applications. Meanwhile, these mm-wave applications place great challenges on the transceiver design, due to factors such as power-amplifier (PA) efficiency and linearity, high wireless channel loss and multipath, increasing parasitics for passive components, limited amplifier gain etc. Even in cellular base stations, the drive toward flexible, multi-standard radio chips, increases the need for high-precision, high-throughput and energy-efficient backend processing. The desire to best leverage the available spectrum for these high-throughput applications, creates the demand for high-efficiency and high-linearity PAs. While these conflicting

PA design requirements have been satisfied in the past at low system throughputs by designing smart digital back-ends, the multi-GSamples/s throughput required in new applications puts a significant challenge on digital baseband system design to perform the necessary modulation and predistortion operations at negligible power overhead.

This desire for high-throughput energy-efficient digital baseband becomes especially prominent for the outphasing PAs designed to improve the efficiency while satisfying the high-linearity requirements for higher-order signal constellations. At low throughputs (10–100 MSamples/s), the outphasing PAs would rely on complex digital signal processing to generate the outphasing vectors and make it possible to use simple, high-efficiency switching PAs on each path. Examples of the outphasing PAs include the linear-amplification-by-nonlinear-component (LINC) PA proposed by Cox in [8], and its more recent modification: the asymmetric-multilevel-outphasing (AMO) PA [9]–[11]. At high (multi-GSamples/s) throughputs, however, a radical redesign of the signal component separator (SCS) digital signal processing implementations is needed to prevent degradation in net power efficiency due to significant increase of digital baseband power consumption.

The conventional LINC SCS has been traditionally implemented both in analog and digital designs [12]–[14]. The analog versions of SCS are obviously not suitable for high-speed and high-precision applications, so we only consider the digital SCS implementations. The SCS decomposes the original sample signal to two signals as required by the LINC/AMO, and the decomposition involves the computations of several nonlinear functions. For digitally implemented SCS, a look-up-table (LUT) is the most common way to realize the nonlinear functions. Considering that the past signal separators mainly work below 100 MSamples/s with low to medium precision, LUT indeed is the simplest and most energy-efficient approach. Even for the recent AMO architecture, LUT is still a preferable choice for operations under 100 MSamples/s [15]. However, the traditional LUT-based function map quickly becomes infeasible when the throughput and precision requirements go up to multi-GSamples/s and more than 10-bit range. The LUT size becomes prohibitively large for on-chip implementations and gives the penalty in both area and speed. Besides, the number of LUTs used in the AMO SCS is significantly larger than in the LINC SCS, so the LUT solutions that can barely work for LINC render AMO implementations infeasible. On the other hand, at these high throughputs a direct nonlinear function synthesis through iterative algorithms like CORDIC [16] or

Manuscript received September 12, 2012; revised October 08, 2012; accepted October 17, 2012. Date of current version January 24, 2013. This paper was approved by Associate Editor Ichiro Fujimori.

The authors are with the Department of Electrical Engineering and Computer Science, Massachusetts Institute of Technology, Cambridge, MA 02139 USA.

Color versions of one or more of the figures in this paper are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/JSSC.2012.2229071

TABLE I
LINC AND AMO SCS EQUATIONS

LINC Equations	AMO Equations
$A = \sqrt{I^2 + Q^2}, \theta = \arctan(\frac{Q}{I})$ (linc1)	$A = \sqrt{I^2 + Q^2}, \theta = \arctan(\frac{Q}{I})$ (amo1)
$\alpha = \arccos(\frac{A}{2a})$ (linc2)	$\alpha_1 = \arccos(\frac{a_1^2 + A^2 - a_2^2}{2Aa_1}), \alpha_2 = \arccos(\frac{a_2^2 + A^2 - a_1^2}{2Aa_2})$ (amo2)
$\varphi_1 = \theta + \alpha, \varphi_2 = \theta - \alpha$ (linc3)	$\varphi_1 = \theta + \alpha_1, \varphi_2 = \theta - \alpha_2$ (amo3)
	$f(\varphi_1) = \frac{1}{1+\tan(\varphi_1)}, f(\varphi_2) = \frac{1}{1+\tan(\varphi_2)}$ (amo4)

nonlinear filters [17] proves to be more area compact but with prohibitive power footprint for the overall power efficiency of the PA.

In this paper, we present the function synthesis algorithms and a corresponding chip implementation, designed using an alternative approach to compute the nonlinear functions, which is both more area and energy-efficient than state-of-the-art methods like LUTs, CORDIC or nonlinear filters. The chip results demonstrate an AMO SCS working at 3.4 GSamples/s with 12-bit accuracy and over $2\times$ energy savings and $25\times$ area savings compared to traditional AMO SCS implementation. The new approach is based on the piece-wise linear (PWL) approximation of a nonlinear function. The approximation consists of the computations of LUT, add, and multiply. In order to minimize the computational cost while maintaining high accuracy and throughput, we propose a novel algorithm to find the fixed-point representation of the approximation. The idea of the fixed-point version of the approximation is to use as few operations as possible and minimize the number of input bits to all the operations so as to achieve high throughput. With these considerations, we are able to achieve a fixed-point representation of typical LINC or AMO nonlinear functions, which consists of one small LUT, one adder and one multiplier. The hardware architecture derived from this special algorithm achieves a nice balance among area, energy-efficiency, throughput and computation accuracy, which will be presented in details in the rest of the paper.

The paper is organized as follows. In Section II, we present the basic principles of LINC and AMO PA architectures and their corresponding SCSs. In Section III, we introduce the proposed approximation algorithm and an example to illustrate its derivations and advantages. In Section IV, we present the chip design of the digital baseband system and the microarchitecture of each block, followed by the chip measurement results. We conclude the paper in Section V.

II. SYSTEM OVERVIEW

Both LINC and AMO PAs are outphasing PA architectures and their digital basebands perform similar computations. The LINC PA architecture is proposed by Cox in [8] with the motivation to relieve the ever existing trade-off between the power efficiency and linearity performances of the PA. By decomposing the transmitted signal to two constant-amplitude signals, high-efficiency PAs can be used to amplify the two decomposed signals without sacrificing the linearity. The AMO PA architecture, proposed in [9]–[11] improves the average power efficiency further by allowing the two PAs switch among a discrete set of power supplies rather than fixing on a single supply level.




Fig. 1. (a) LINC, AMO SCS. (b) AMO PA system overview.

Fig. 1(a) shows the working schemes of LINC SCS and AMO SCS for an arbitrary IQ sample (I,Q). The SCS decomposes the (I,Q) to two signals with phases of φ_1, φ_2 and amplitudes of a_1, a_2 , where for LINC $a_1 = a_2 = a$. The outphasing angles φ_1 and φ_2 for both architectures are derived from the equations summarized in Table I. In AMO equations, a_1, a_2 denote the power supplies of the two PAs respectively. a_1, a_2 are restricted to the set of $\mathcal{V} = \{V_1, V_2, V_3, V_4\}$, where $V_1 \leq V_2 \leq V_3 \leq V_4$ are the four levels of supply voltages. Equations in (amo4) of Table I are in the signal decomposition process simply due to the architecture requirement from the digital-to-RF-phase-converter (DRFPC) [18], which converts the digital outputs to RF modulated signals and takes a function of the phase $f(\varphi)$ as the input. Generally, computations in (amo4) depend on the type of the modulator and may be different than what we present here.

The typical low-throughput LINC SCS and recent AMO implementations [12]–[15], [19] usually involve the use of co-ordinate rotational digital computer (CORDIC) [16] and LUT map for the nonlinear functions in Table I [14], [20]. The maturity of the CORDIC algorithm and simplicity of the LUT

approach make themselves suitable for the LINC SCS applications whose throughput is below 100 MSamples/s and with low to medium resolution (≤ 8 bits for example). However, the approaches become less attractive or even prohibitive for our target mm-wave wideband applications where the throughput is in the multi-GSamples/s range with high phase resolution (≥ 10 bits for example). In the next section, we show our proposed solution: using fixed-point PWL approximations on the nonlinear functions which provides a balance among accuracy, power and area.

III. PROPOSED PIECE-WISE LINEAR APPROXIMATION

A. Algorithm

The motivation for a new approach to the nonlinear function computation is simple: avoid and replace complex computations with simple and energy-efficient computations. For example, table look-up with LUTs of reasonable sizes, adders and multipliers are the favorable computations to perform. We also realize that all functions involved in the SCS computations are smooth in almost the whole input range. Hence, they are suitable to be approximated by functions with simple structured basis functions, such as polynomials, splines and etc. These considerations lead us to the PWL function approximation of the nonlinear functions.

Fig. 2(a) shows the general application of the PWL approximation to any smooth nonlinear function. The input x is divided into several intervals, where a linear function $y_i = a_i \times x + c_i$, $x \in [x_i, x_{i+1})$ is constructed in each interval to approximate the actual function value in that range. With this approximation, the computation of the nonlinear function only consists of the linear function computation in each interval (add and multiply), plus a relatively small LUT for the linear function parameters a_i, c_i in each interval. In terms of accuracy, for any function which has a continuous second-order derivative, the approximation error is bounded by the interval length, the second-order derivative and does not depend on higher-order derivatives, as shown in [21],

$$|error| \leq \frac{1}{8}(x_{i+1} - x_i)^2 \max_{x_i \leq x \leq x_{i+1}} |y''(x)|. \quad (1)$$

Here, x_i, x_{i+1} are the boundaries of the i^{th} interval and y'' is the second-order derivative in x . We observe that the approximation error can be made arbitrarily small as we increase the number of approximation intervals. These initial examinations on the computational complexity and approximation accuracy of the piece-wise linear approximation make it an appealing alternative technique for the LINC and AMO SCS designs.

In order to benefit from the nice properties of the PWL approximation, we need to tailor it to be hardware-implementation friendly. Most importantly, all the arithmetic computations have to be converted to their fixed-point counterparts, and the question is whether the resulting fixed-point computations are able to operate at multi-GSamples/s throughputs with high accuracy. The most seemingly obvious solution is a direct quantization of the parameters in the floating-point representation of the approximation formula. However, this may not be an optimal solution if throughput is the major concern and bottleneck, because the operands of the add and multiply a_i, c_i are quantized to have




Fig. 2. (a) The general concept of PWL approximation. (b) Proposed fixed-point PWL approximation.

the same long bits as the output, and these long-bit arithmetics are likely to be in the critical timing path. Further optimization of the long multiplication would only add complexity to the design. In what follows, we present a modified formulation of the fixed-point PWL approximation and show its capability of running at a much higher throughput than the direct quantization version of the approximation.

The setup of our problem is to compute a nonlinear function of m -bit output with m -bit input $x \in [0, 1)$, using the PWL approximation. An m -bit input x can be decomposed to x_1 and x_2 as $x = [\underbrace{x_1}_{m_1\text{-MSB bit}}, \underbrace{x_2}_{m_2\text{-LSB bit}}]$, where $m = m_1 + m_2$. Naturally, x_1 divides the input range to 2^{m_1} intervals and it is the indexing number of those intervals. Fig. 2(b) shows an enlargement of the i^{th} interval of the approximation, where x_1 takes its i^{th} value, and x_2 takes 2^{m_2} values, ranging from 0 to $2^{m_2} - 1$. Under this setup, we have our proposed fixed-point scheme shown in (2).

$$y_i = \underbrace{b_i \cdot \mathbf{1}}_{m_1\text{-MSB bit}} + \underbrace{k_i(x_2 - S_i \cdot \mathbf{1})}_{m_2\text{-LSB bit}}, \quad i = 0, 1, \dots, 2^{m_1} - 1. \quad (2)$$

Here, $y_i = [y([i, 0]), y([i, 1]), \dots, y([i, N_2 - 1])]^T$, $x_2 = (1/N)[0, 1, \dots, N_2 - 1]^T$, $\mathbf{1} = [1, 1, \dots, 1]^T \in \mathbb{R}^{N_2}$, $N_1 = 2^{m_1}$, $N_2 = 2^{m_2}$, $N = 2^m$, $m = m_1 + m_2$, $k_i, S_i, b_i \in \mathbb{R}$ and they are all fixed-point numbers.

The underlying idea of this formulation is to compute the m -bit output part by part. In the linear function of each interval,

we use the term b_i to represent the most significant m_1 bits of the function value, and the term $k_i \cdot (x_2 - S_i \cdot 1)$ to achieve the lower-significant m_2 bits of accuracy. Then y_i is simply the concatenation of the two parts. The procedures to find the fixed-point representations of the three parameters k_i, S_i, b_i in (2) are described in the following steps.

Step 1: Obtain the Floating-Point Version of the PWL Approximation: The optimal real coefficients of the linear function in each interval in terms of l_2 norm can be found by least-square optimization (3), where the design variables are k_i^r and $b_i^r \in \mathbb{R}$. The superscripts denote that they are floating-point real numbers; x_2 and y_i are defined as in (2).

$$\min_{k_i^r, b_i^r} \|y_i - (k_i^r \cdot x_2 + b_i^r \cdot 1)\|_2, \text{ for } i = 0, 1, 2, \dots, N_1 - 1, \quad (3)$$

The approximation error bound in (1) shows that the error is proportional to $(x_{i+1} - x_i)^2$, which in the fixed-point input case, equals 2^{-2m_1} . Let $m_1 = \lceil m/2 \rceil$, then it is possible to realize the required output m -bit accuracy with only $2^{\lceil m/2 \rceil}$ intervals. Since the number of intervals determines the number of address bits of the LUT that stores the parameters of the linear function in each interval, this LUT ($2^{\lceil m/2 \rceil}$ entries) is considerably smaller than a direct map from input to output (2^m entries). The following steps determine the fixed-point parameter values, i.e., the content of the LUT.

Step 2: Obtain the Fixed-Point Value b_i : b_i can be achieved simply by quantizing the b_i^r to m_1 -bit. As we mentioned before, the m -bit output is constructed part by part with b_i as the constant term in the i^{th} interval, representing the major part of the function value in that interval. As long as the functional value increment in each interval is less than 2^{-m_1} , that is, the functional derivative $|y'(x)| < 1$, it is enough to use the m_1 -MSB of b_i to represent the m_1 -MSB of the output.

Step 3: Obtain the Fixed-Point Value S_i : Since Step 2 yields a b_i with a maximum quantization error of 2^{-m_1} , to compensate for the accuracy loss of $b_i^r - b_i$, an extra parameter S_i^r is introduced such that $k_i^r S_i^r = b_i^r - b_i$. Its fixed-point counterpart S_i is derived as in (4)

$$S_i = \text{quantize} \left(\frac{(b_i^r - b_i)}{(k_i^r)} \right). \quad (4)$$

The number of bits of S_i is determined such that $k_i^r S_i$ has the accuracy of $m+1$ bits. From our experience with the functions involved in the SCS design, S_i usually has the number of bits around or a few more (i.e. 2–4) bits than $m/2$, depending on the derivative k_i of the function in each interval.

Step 4: Obtain the Fixed-Point Value k_i : The slope of the function in the i^{th} interval k_i can also be obtained by simply quantizing its floating-point counterpart from the optimization procedure in Step 1. As shown in (2), the term $k_i(x_2 - S_i \cdot 1)$ contributes to the second part of the output—the m_2 LSBs. Since $x_2 - S_i$ has an accuracy of at least m bits, k_i has to have at least m_2 bits to make the m_2 LSBs of the output.

The above procedure not only provides a way to obtain the three fixed-point parameters of the linear function in each interval, but also provides benefit in the high-throughput hardware micro-architecture design. Fig. 3(a) shows the micro-architecture of the approximation and (b) shows more clearly how




Fig. 3. (a) Micro-architecture of the PWL approximation. (b) Illustration of the computations in the PWL approximation.

the computations are carried out. There are essentially 3 arithmetic operations involved: LUT, one adder, and one multiplier. The LUT takes the m_1 MSBs of the input as the address and outputs the parameters b_i, k_i, S_i in the corresponding interval. Then the linear function computations follow accordingly. From Fig. 3(a), we notice that for all arithmetic computations, the operands have only m_1, m_2 or $l_s + m_2$ bits, but not m bits as input. As we discussed in Step 1, it is a good choice to set $m_1 = \lceil m/2 \rceil$, hence with operands of $m/2$ bits (roughly) in all computations, we are able to achieve the m -bit output.

This implies two important improvements in hardware efficiency: storage and throughput. For a direct LUT implemented function, if both the input and output have m bits, the storage required is $m \cdot 2^m$. With the proposed scheme, the storage is $(2m_2 + l_s + m_1) \cdot 2^{m_1}$, which is approximately $1.5m \cdot 2^{m/2} \sim 2m \cdot 2^{m/2}$ assuming $m_1 = m_2 = m/2$ (when m is even) and l_s small (≤ 4). A comparison on the storage usage between the direct LUT map and the fixed-point PWL approximation approach is illustrated in Table II, for practical range of m from 10 to 16. The last column of the table shows the ratio of LUT size from approximation versus the one from direct LUT map, which reflects the storage savings of 10–100 \times for the range of values of interest. The net area advantage of our approach versus the direct LUT will depend on the actual technology and throughput specifications, since these would dictate the type of the storage elements being used. For example, in high-throughput applications, register-based LUTs are needed while in lower throughput conditions, SRAM-based LUTs can be used. Under both types of LUT implementations, the additional area consumption brought by one adder and one multiplier is almost negligible compared to the LUT area. For example, in 45 nm SOI technology, the direct LUT implementation of a 16-bit in/out arccos function consumes an area of 19 mm² in register-based implementation and 0.7 mm² SRAM implementation. With the PWL approximation, area consumption reduces to 46200 μm^2 with register implementation and 9784 μm^2 with SRAM. The adder and multiplier consume roughly 1280 μm^2 in total, which is only a small

TABLE II
STORAGE COMPARISON EXAMPLES BETWEEN A DIRECT LUT MAP APPROACH
AND FIXED-POINT PIECE-WISE LINEAR APPROXIMATION APPROACH

m	Direct LUT size L1 (bits)	Approx. LUT size L2 (bits)	Improvement ratio(L1/L2)
10	10×2^{10}	20×2^5	2^4
12	12×2^{12}	24×2^6	2^5
14	14×2^{14}	28×2^7	2^6
16	16×2^{16}	32×2^8	2^7

portion compared to the overall area consumption. Obviously, the PWL approximation has a large advantage in storage size and the advantage becomes more prominent as the input and output size increases. As for the throughput, because of the short operands and LUT address, the whole chain of operations: LUT, add and multiply can be easily pipelined into a few stages depending on the process and throughput requirement. For example, with a 45 nm SOI process, we use two pipeline stages: table lookup, adder in the first pipeline stage and multiply in the second pipeline stage, and this structure can sustain roughly a 2-GSamples/s throughput to compute a 15-bit input and output nonlinear function.

As a side note, an alternative way to write our formulation (2) is

$$y_i = k_i \cdot x_2 + (-k_i S_i \cdot 1 + b_i \cdot 1) = k_i \cdot x_2 + c_i. \quad (5)$$

To compare the two formulations, we consider the following two aspects: storage size and arithmetic computation complexity. In terms of storage size, formulation (2) requires $(m_1 + m_2 + m_2 + l_s) \cdot 2^{m_1} = (2m_2 + m_1 + l_s) \cdot 2^{m_1}$ bits while (5) requires $(m_1 + m_2 + m_2) \cdot 2^{m_1} = (2m_2 + m_1) \cdot 2^{m_1}$ bits. Formulation (2) does require a little bit more storage of $l_s \cdot 2^{m_1}$ bits, however, it brings the advantage of shorter operands of the add operation. In terms of arithmetic operation complexity, formulation (2) requires an adder with $m_2 + l_s$ and m_2 -bit operands, an multiplier with $m_2 + l_s$ and m_2 -bit operands, while (5) requires an m -bit full adder and m_2 -bit multiplier. As m gets large, the long adder in (5) may need further pipelining and complicates the design at high throughput. Furthermore, the optimization lets b_i represent the first m_1 bits while it chooses k_i and S_i in (2) so that $k_i(x_2 - S_i)$ exactly represent the rest of the m_2 bits, to avoid any overflow and an additional adder. Our design is more throughput rather than area-limited, therefore with the above considerations, we choose to use formulation (2) to achieve a higher throughput with more compact arithmetic hardware.

B. Piece-Wise-Linear Design Example

In this section, we show an example of computing a normalized 16-bit input, 16-bit output arccosine function $y = \arccos(x)/(2\pi)$ using the proposed PWL approximation approach. This function is one of the functions in the actual AMO SCS design.

First, we obtain a floating-point representation of the PWL approximation through the following least-square minimization:

$$\min_x \|Ax - \beta\|_2, \text{ where}$$

$$\begin{aligned} A &= \begin{bmatrix} 1, & 1, & \dots, & 1 \\ \frac{0}{N^2}, & \frac{1}{N^2}, & \dots, & \frac{N-1}{N^2} \end{bmatrix}_{N \times 2}^T, \\ x &= \begin{bmatrix} b_0^r & b_1^r & \dots & b_{N-1}^r \\ k_0^r & k_1^r & \dots & k_{N-1}^r \end{bmatrix}_{2 \times N}, \\ \beta &= \begin{bmatrix} y_{0,0} & \dots & y_{N-1,0} \\ y_{0,1} & \dots & y_{N-1,1} \\ \vdots & \ddots & \vdots \\ y_{0,N-1} & \dots & y_{N-1,N-1} \end{bmatrix}_{N \times N}. \end{aligned} \quad (6)$$

Here, $N = 8$, half of the number of input bits; $y_{i,j} = y([i, j]) = \arccos((2^N i + j)/2^{2N})/(2\pi)$, $i, j = 0, 1, \dots, N-1$, and i acts as the address for the LUT. The optimal floating-point parameters b^r, k^r yield a maximum absolute error $< 2^{-16}$ for the input range $x \in [0, 0.963]$. For input $x \in (0.963, 1]$, the PWL approximation does not behave as well because of the large derivative value when the input approaches 1. However, this case only happens when the input sample vector nearly aligns with the two decomposed vectors, namely A is approaching $a_1 + a_2$ and $\alpha_1, \alpha_2 \rightarrow 0$. One solution is to redefine the threshold values such that those samples use a set of higher level of power supplies so as to avoid the situations of $\alpha_1, \alpha_2 \rightarrow 0$.

Then, we quantize the terms b^r and k^r to 8 bits, and use (4) to obtain the offset S . It turns out that the offset parameter uses 11 bits. And the resulting accuracy after all the quantization is $< 2^{-15}$ in terms of maximum absolute error.

Table III shows the place and route results of the hardware implementation with the proposed approximation approach, as well as other approaches as comparisons. There are two versions of the approximation approach shown there with different ways of handling the LUT: one version has the LUT programmable and the other version has it hardwired. The approaches shown there as comparisons include CORDIC and a 6th order polynomial approximation. CORDIC [22] is a general iterative approach to implement the trigonometric functions. However, due to its general purpose, it is much less energy-efficient and with lower throughput compared to our PWL approximation. The polynomial approximation, as another alternative to approximate the nonlinear functions, requires much more multipliers than the PWL approximation, hence is also less energy-efficient. As a summary, the proposed PWL approximation provides 6–20× improvement in energy-efficiency with significant area savings over the competing approaches.

IV. CHIP IMPLEMENTATION

A. Overall Chip Design

The baseband design uses the 64-QAM modulation scheme and has the target symbol throughput of 1–2 GSym/s. The system has an oversampling rate of 4 or 2, resulting in a system sample throughput of 4 GSam/s. The baseband needs to provide at –60 dB adjacent channel power ratio (ACPR). In order to meet this specification while overcoming the nonlinearity in the phase modulator DAC [18], the baseband is designed to achieve –65 dB ACPR with 12-bit phase quantization.

The baseband system has a block diagram as shown in Fig. 4. It includes two parts of the design: supporting blocks and AMO SCS. The supporting blocks upsample and pulse-shape

TABLE III
COMPARISON BETWEEN PWL, CORDIC IMPLEMENTATIONS OF THE 16-bit INPUT, OUTPUT FUNCTION $y(x) = \cos^{-1}(x)$

	Minimal clock period(ps)	Power consumption (mW) (post-extraction simulation)	Area ($\mu\text{m} \times \mu\text{m}$), Density (%)	Energy per operation (pJ/op)
Proposed PWL (hardwired LUT)	792	3.24 (at 1GHz)	80×60 , 80%	3.24
Proposed PWL (programmable LUT)	856	7.23 (at 1GHz)	250×240 , 77.5%	7.23
Unrolled radix-4 CORDIC	2600	63.1 (at 400MHz)	220×200 , 81.4%	157.75
6th order polynomial	250	42 (at 1GHz)	200×200 , 70%	42




Fig. 4. The block diagram of the chip.

the input symbol sequence from the 64-QAM constellation to appropriate sample sequences, which are then fed to the AMO SCS blocks. Shown in Fig. 4, the 3-bit I and Q symbols first pass through a LUT-based nonlinear predistorter with a size of $(2^{10}) \times 24$ and produce I/Q symbols with 12-bit accuracy in each dimension. The system is not designed to have a powerful nonlinear predistorter, so this simple predistortion table is added only for preliminary symbol-space predistortion. The table size is chosen such that the predistorter has some memory while fitting in the die area. Then the 12-bit I and Q symbols pass through a pulse shaping filter which oversamples the symbols and produces 12-bit I and Q samples with shaped spectrum. Interleaving is explored here to achieve even higher throughput. The shaping filter produces one sample at the positive edge of the clock and another at the negative edge. Therefore, two copies of the AMO SCS blocks follow the even and odd outputs of the filter.

The AMO SCS part, the zoomed-in part in the bottom of Fig. 4, consists of four main sub-blocks: the *Cartesian-to-polar* block, *Amplitude-selection* block, *Outphasing-angle-computations* block, and the angle function $f(\varphi)$ block. The *Cartesian-to-polar* block computes the amplitude square and the angle of the I/Q samples in polar coordinates, corresponding to equation (amo1) in Table I.

The *Amplitude-selection* block then takes the value of amplitude square and selects the pair of power supplies for the PAs in the two paths. Recall that the initial motivation to modify the LINC architecture to the AMO architecture is to introduce more supply levels to minimize the combiner loss especially when the outphasing angle is large. Therefore, the choice of the power supplies directly affects the average power efficiency. According to the Wilkinson combiner's efficiency [9] at sample amplitude A and two PA's supply voltages a_i, a_j

$$\eta_c(A, a_i, a_j) = \left(\frac{A}{\frac{a_i + a_j}{2}} \right)^2 \left(\frac{2 \left(\frac{a_i + a_j}{2} \right)^2}{a_i^2 + a_j^2} \right), \quad (7)$$

we design the criterion shown in Table IV to select the pair of power supplies, where

$$[th_1, th_2, \dots, th_7] = [(2V_1)^2, (V_1 + V_2)^2, (2V_2)^2, (V_2 + V_3)^2, (2V_3)^2, (V_3 + V_4)^2, (2V_4)^2], \quad (8)$$

and $V_1 \leq V_2 \leq V_3 \leq V_4$ are the four available power supply levels. The criterion is designed to maximize the combiner's efficiency (7) by using the smallest pair of power supplies while still the power levels are large enough to form the transmitted sample. Obviously, there are more than the 7 levels used here




Fig. 5. The hardware block diagram of the SCS system.

TABLE IV

CRITERION FOR POWER SUPPLY PAIR SELECTION. ($A^2 = I^2 + Q^2$)

a_1, a_2	Criterion
V_1, V_1	$A^2 \leq th_1$
V_1, V_2	$th_1 < A^2 \leq th_2$
V_2, V_2	$th_2 < A^2 \leq th_3$
V_2, V_3	$th_3 < A^2 \leq th_4$
V_3, V_3	$th_4 < A^2 \leq th_5$
V_3, V_4	$th_5 < A^2 \leq th_6$
V_4, V_4	$th_6 < A^2 \leq th_7$

TABLE V

SUMMARY OF ARITHMETIC OPERATIONS IN EACH FUNCTIONAL BLOCK OF THE AMO SCS

Functional block		Arithmetic operations
Cartesian-to-polar		multiply, division, arctan
Amplitude selection		Comparator
Outphasing angles	SUB_BLK I	square-root, inversion of square-root
	SUB_BLK II	multiply, add
	SUB_BLK III	arccos
	SUB_BLK IV	add
$f(\varphi)$ block		$\frac{1}{1+\tan(\varphi)}$

that can be designed from 4 supply levels. An important factor that motivates the choice of the 7 levels is the consideration of minimizing the number of switching events with each of the power supply. Power supply switching is accompanied by ringing and slewing, which introduce nonlinear and memory effects into the system and cause the spectrum outgrowth and degradation in the linearity performance of the overall transmitter. The rules in (8) make only one adjacent power supply change when the sample amplitude jumps from one region to an adjacent region. This is what happens most of the time because the pulse-shaping filter smooths the I/Q symbol transitions and limits the jumps between I/Q samples.

The *Outphasing-angle-computation* block computes the two angles between the decomposed and transmitted vectors, corresponding to equations (amo2) and (amo3) in Table I. The steps of the computations are divided into four sub-blocks in Fig. 4. Sub-blocks I and II compute the argument of the arccosine function ($A^2 + a_i^2 - a_j^2 / (2Aa_i)$), including square-root, inverse of square-root and summation operations. The terms $1/2a_i$ and $(a_i^2 - a_j^2) / (2a_i)$ in sub-block II are two programmable constants and selected after the determination of two supply levels. Then sub-block III computes the arccosine function and IV computes the final outphasing angles.

The last block of $f(\varphi)$ computation prepares the input signals for the phase modulator we use, which take the form of $1/(1 + \tan(\varphi))$. The LUT used in this block can also be programmed to compensate the static nonlinearity of the phase modulator DAC.

As a summary, Table V lists the arithmetic operations for each functional block.

B. SCS Blocks Design

In this section, we show details of the micro-architecture of each block in the SCS system. Fig. 5 shows the overall pipelined

hardware block diagram. It is roughly a direct translation from the conceptual block diagram in Fig. 4. The I/Q samples generated by the shaping filter first pass through the *getTheta* block and produce the θ and $|I|$, $|Q|$. The following *getAlpha* block then takes $|I|$ and $|Q|$, selects the two power supplies and computes the angles α_1 and α_2 . This roughly corresponds to the *Amplitude-selection* and *Outphasing-angle-computation* blocks in Fig. 4. The angles α_1 and α_2 , together with θ , are inputs to the *getPhi* block, which computes the function $1/(1 + \tan(\varphi))$ on the outphasing angles φ_1, φ_2 . This represents the $f(\varphi)$ block in Fig. 4. The final outputs of the SCS system are $f\varphi_1, f\varphi_2, quad_1, quad_2$, and a_1, a_2 . Here, $quad_1$ and $quad_2$ are quadrant indicators of φ_1 and φ_2 , respectively; $f\varphi_1, f\varphi_2$ are computed with φ_1, φ_2 converted to the first quadrant; a_1 and a_2 are the digital codes that control the PA power supply switches. Next, we see how each sub-block accomplishes its tasks.

1) *getTheta Block*: Fig. 6(a) shows the micro-architecture of the *getTheta* block, which has two main operations as division and arctan. With the PWL approximation algorithm discussed in Section III-A, both functions can be realized with the micro-architecture in Fig. 3. Before applying the approximation, it is important to carefully examine the input and output range of the function, because of the nature of the fixed-point computation. In order to have a good accuracy with the approximation, it is desirable to have an input range where the function behaves smoothly and has a nicely bounded derivative. Consider as an example the division function. The division function Q/I has two input variables, while the presented algorithm assumes a single variable function. So the computation of Q/I is divided into $1/I$, followed by $Q \times (1/I)$. The inversion function $1/I$ has a discontinuity at $I = 0$ and its derivative $-1/I^2$ becomes large as $|I|$ approaching zero. In order to use the PWL approximation with good accuracy, several preprocessing steps are necessary




Fig. 6. (a) The hardware block diagram of the *getTheta* block. (a) The hardware block diagram of the *getPhi* block.

to massage the input before doing the approximation of the inversion function $1/I$. We implement the following treatments on the input, corresponding to the *divPrep* block in Fig. 6(a):

- Step (1): (I, Q) are first transformed to the first quadrant as (I', Q') where $I' = |I|$ and $Q' = |Q|$. Use a flag of two bits to indicate whether the current sample (I, Q) is actually negative or not.
- Step (2): Swap I' and Q' if $Q' > I'$, so the resulting (I'', Q'') satisfies $Q''/I'' \in (0, 1)$. The boundary values of 0 and 1 are computed as special cases separately. Again, use a flag to indicate whether the swap is performed on the current sample.
- Step (3): Shift the input I'' such that $I'' \in (1, 2)$. The shift operation is always valid because the shaping filter coefficients are programmable and can be designed such that $I, Q \in [0, 1]$. This step just means shifting the bits in I'' to the left until the MSB is 1. Record the shifted number of bits for each sample I'' .

Although it is obvious that after the transformations, Q''/I'' is different from the desired output Q/I , these preprocessing steps can be compensated. Specifically, the swap in Step (2) and the absolute operation in Step (1) are taken care of after the computation of θ ; and the shift operation in Step (3) are taken care of after the computation of $Q'' \times (1/I'')$.

- Step (1): Shift back accordingly after the computation of $Q'' \times (1/I'')$. This is an operation included in the block of *divPost*, together with the multiplication $Q'' \times (1/I'')$.
- Step (2): After the computation of θ' , for values whose flag indicating a swap operation has happened, $\theta = \pi/2 - \theta'$, otherwise $\theta = \theta'$. This is included in the *atanPost* block in Fig. 6(a).

- Step (3): After Step (2), we need to check further if quadrant change has happened to the current sample, and adjust the θ accordingly. This is also a part of *atanPost* block.

With properly designed preprocessing, the input of inversion function $1/x$ takes the range of $(1, 2)$, and the input of function $\arctan(x)$ takes the range of $(0, 1)$. In these ranges, the functions have nicely bounded derivatives, enabling them to be suitable for the fixed-point PWL approximation. The two function's approximation computations are represented by the blocks *divApprox* and *atanApprox* in Fig. 6(a), whose micro-architecture follows the one in Fig. 3(a). The overall *getTheta* block is able to achieve a throughput of 2 GSamples/s in the place and route timing analysis. The look-up tables that store the b , S , and k for the two functions have sizes as summarized in the first two lines in Table VI. The table also gives a size comparison to the LUTs which are used directly to map the nonlinear functions. There, we can see orders of magnitude of LUT size saved by using our fixed-point PWL approximation approach. The accuracy column also shows that an output accuracy of 14 bit is achieved.

2) *getAlpha Block*: Fig. 7 demonstrates the detailed micro-architecture of the *getAlpha* block of Fig. 5, also corresponding to the conceptual sub-blocks I, II and III of the *Outphasing-angle-computation* part in Fig. 4. The α_1 and α_2 computations include two parts: obtain the argument to the arccos function and calculate the arccos function itself. In order to obtain the argument $(a_i^2 + A^2 - a_j^2)/(2Aa_i)$, we rearrange the terms as

$$\frac{a_i^2 + A^2 - a_j^2}{2Aa_i} = c_1 A + c_2 \frac{1}{A}, \text{ and } c_1 = \frac{1}{2a_i}, c_2 = \frac{a_i^2 - a_j^2}{2a_i}, \quad (9)$$


Fig. 7. The hardware block diagram of the *getAlpha* block.

TABLE VI
SUMMARY OF ACCURACY AND LUT SIZE OF THE
PWL APPROXIMATED FUNCTION BLOCKS

	max error	PWL LUT size	Direct LUT size	Improvement ratio
$1/x$	7e-5	30×2^7	15×2^{12}	4
$\arctan(x)$	6e-5	25×2^7	15×2^{15}	128
\sqrt{x}	2.3e-5	30×2^7	12×2^{19}	1638
$1/\sqrt{x}$	8.2e-5	30×2^7	12×2^{19}	1638
$\arccos(x)$	2.4e-5	30×2^7	15×2^{15}	128
$1/(1 + \tan(x))$	1.6e-5	26×2^7	10×2^{15}	100

where constants c_1 and c_2 are programmable values and are selected according to the selection of power supplies. The problem with using the original formula $(a_i^2 + A^2 - a_j^2)/(2Aa_i)$ is the long-bit division, whose inputs are on the same order of A^2 . On the other hand, (9) involves no computations with inputs on the order of A^2 .

The computations to obtain the terms A , $1/A$ in (9) include approximations of the functions \sqrt{x} and $1/\sqrt{x}$, whose inputs are the sum of $|I|^2$ and $|Q|^2$. Similarly as we discussed for the division computation, certain input preprocessing is necessary to avoid the large derivatives near discontinuity point at 0. The *SqrtPrep* block of Fig. 7 serves this purpose by scaling the input to the range of $[1/4, 1)$, namely shifting two bits at a time either to the left or right until the input fits to the range. Then the approximations to the two functions are performed and followed by the postprocessing parts that compensate for the shifting operations done to the inputs. With two more multipliers and one adder, the computations of (9) are now accomplished. Then the function $\arccos(x)$ takes the input arguments and obtain angles α_1, α_2 , which is already shown in the previous example. For the three functions, The LUT sizes and accuracy for the three functions are summarized in Table VI.

3) *getPhi* Block: Shown in Fig. 6(b) and as the final block in Fig. 5, *getPhi* takes the outputs α_1, α_2 and θ from the previous *getAlpha* and *getTheta* blocks and produces the final outphasing angles $f\varphi_1$ and $f\varphi_2$. The *getPhi* block first computes the outphasing angles φ_1, φ_2 in the sub-block *flanPrep*, then $1/(1 + \tan(\varphi))$ block computes the final outputs. Nominally,

the digital baseband SCS's tasks end after the *flanPrep*, delivering the outphasing angles themselves. However, there may be additional signal processing task at the interface between the digital baseband and the DRFPC phase modulator. In our case, the phase modulator we intend to use requires such a function on the outphasing angle as input.

After obtaining the outphasing angles as $\varphi_1 = \theta - \alpha_1$ and $\varphi_2 = \theta + \alpha_2$, we convert them to the first quadrants and use 2-bit flags $quad_1$ and $quad_2$ to indicate the quadrants. This conversion is necessary both for the sake of the phase modulator input requirement, as well as acting as a preprocessing step for the following functional approximation. By limiting the input to the first quadrant, the function $1/(1 + \tan(\varphi))$ has nicely bounded derivative as $-1/(1 + \sin(2\varphi))$ in the range of $[0, \pi/2]$. Otherwise, the function has a discontinuity at $3\pi/4$. So it is suitable to apply the PWL approximation on this function as well. The hardware cost in terms of the LUT size is again summarized in Table VI.

C. Experimental Results

With all nonlinear functions properly approximated and parameters quantized, the tested SCS output produces the signal spectrum as shown in Fig. 8(a). Compared with the spectrum at the shaping filter's output, the SCS block reduces the ACPR by 2 dB, from 67 dB to 65 dB, due to the approximation and quantization errors. Fig. 8(b) shows the 64 QAM constellation diagram between SCS output and ideal input, illustrating that the SCS introduces EVM of 0.08%.

The digital AMO SCS system is fabricated in a 45 nm SOI process, with 448578 gates occupying the area of 1.56 mm^2 . The chip runs up to 1.7 GHz (3.4 Gsample/s) at 1.1 V supply. As shown in the shmoo plot of Fig. 9, lowering the power supply voltage decreases the dynamic power of the SCS digital system until it hits the minimum-energy point at lower throughput, where leakage energy takes over. The minimum-energy point of 58 pJ per sample or 19 pJ per bit in 64-QAM transmission (assuming $2\times$ oversampling) is measured at 800 MSamples/s throughput. For typical PA efficiency of 40% and throughput of 800 MSamples/s, at peak output power level of 1.8 W, the total peak PAE is affected by less than 1% ($46 \text{ mW}/(46 \text{ mW} + 1.8 \text{ W}/0.4)$) by this 64-QAM capable AMO SCS backend.




Fig. 8. Spectrum and EVM of the SCS. (a) Spectrum comparison of the SCS output and shaping filter output. (b) EVM comparison of the SCS output and ideal input.




Fig. 9. Throughput and energy with supply scaling for AMO SCS.

The chip photograph is shown in Fig. 10, with annotated blocks and sizes. The power breakdown of the AMO SCS is illustrated in Fig. 11(a). Based on the reported post-place and route power estimation values, the estimated contribution to the total AMO SCS power at 2 GHz operation is shown. The




Fig. 10. Chip photograph.




Fig. 11. (a) Power breakdown of the AMO SCS design. (b) Area breakdown of the AMO SCS design.

large proportion of the clocking power is in part due to the latency-matching register stages on amplitude paths required to compensate for the depth of the phase computations, and the leakage power of the *getPhi* block is due to its programmable LUT of the $f(\varphi)$ function. The area breakdown of the AMO SCS is illustrated in Fig. 11(b), which shows the areas of major functional blocks of the three main functions of the SCS. The computation of the function of $f(\varphi)$ takes over two thirds of the area due to its programmable LUTs. A comparison of our work with other digital/analog implementations of LINC/AMO SCS is summarized in the first 5 columns of the Table VII. Our work

TABLE VII
COMPARISON WITH OTHER WORKS

	This work	[13]	[23]	[19]	[15]	[15]	[15]	[15]
Analog/Digital	Digital	Analog	Analog	Digital	Digital	Digital	Digital	Digital
Functionality	AMO	LINC	LINC	LINC	AMO	AMO	AMO	AMO
Technology	45nm SOI CMOS	0.25 μ m CMOS	0.35 μ m CMOS	90nm CMOS	90nm CMOS	90nm CMOS	Scaled to 45nm CMOS	Scaled to 45nm CMOS
Throughput	3.4GSam/s, 0.8GSam/s	20MSam/s	1.5MSam/s	50MSam/s	40MSam/s	40MSam/s	40MSam/s	Scaled to 0.8GSam/s
Phase Resolution	12-bit	N/A	N/A	8-bit	8-bit	Scaled to 12-bit	Scaled to 12-bit	Scaled to 12-bit
Power	323mW, 46mW	45mW	80mW	0.95mW	0.36mW	8.64mW	4.32mW	86.4mW
Energy/Sample	95pJ/Sam, 58pJ/Sam	2250pJ/Sam	5333pJ/Sam	19pJ/Sam	8.9pJ/Sam	212pJ/Sam	106pJ/Sam	106pJ/Sam
Area	1.5mm ²	0.1mm ²	0.61mm ²	0.06mm ²	0.34mm ²	8.16mm ²	2.04mm ²	40.8mm ²

demonstrates a design with the highest throughput and phase accuracy to date. To show a more fair comparison with other digital AMO SCS work, we scaled the design in [15] to provide the same phase accuracy, technology node and throughput. The scaled performances are summarized in the last 3 columns of the Table VII, and our design shows more than $2\times$ improvement in energy-efficiency and $25\times$ improvement in area. As a general guideline, for applications with low/medium accuracy (e.g. less than 8-bit phase resolution) requirement and low/medium throughput (e.g. up to hundreds of MSamples/s), LUT is still a good design choice because of its low energy-efficiency, reasonable size and low design complexity. On the other hand, our proposed approach is more suitable for applications with high accuracy (e.g. greater than 10-bit phase resolution) and high throughput (e.g. around GSamples/s) requirements.

V. CONCLUSION

In this paper, we present a chip design of a high-throughput (3.4 GSamples/s) SCS for the AMO PA architecture. In order to achieve energy- and area-efficient high-throughput operation, we developed a new fixed-point piece-wise linear approximation algorithm for the computations of the nonlinear functions in SCS design. This new algorithm and the corresponding implementation achieve over $2\times$ improvement in energy efficiency and $25\times$ improvement in area efficiency over the traditional AMO SCS implementations. The algorithm has nice properties of few and simple arithmetic operations, short arithmetic operands and small-sized look-up tables, and can be easily pipelined to run at multi-GSamples/s throughputs. Designed in 45 nm SOI technology, this SCS implementation is the fastest SCS implementation demonstrated to date. Though we demonstrate the application of the approximation algorithm with the AMO SCS, the approximations are directly applicable to LINC SCS, and enable a new class of wideband wireless mm-wave communication system designs with high energy and spectral efficiency.

ACKNOWLEDGMENT


The authors would like to thank Mark M. Tobenkin, and Joel Dawson, David Ricketts, Wei Tai, Zhen Li, and Gilad Yahalom

from the MIT-CMU ElastX team, for their useful discussions and kind help.

REFERENCES

- [1] J. Laskar, S. Pinel, S. Sarkar, B. Perumana, and P. Sen, "The next wireless wave is a millimeter wave," *Microwave J.*, vol. 50, no. 8, pp. 22–36, Aug. 2007.
- [2] S. Pinel, P. Sen, S. Sarkar, B. Perumana, D. Dawn, D. Yeh, F. Barale, M. Leung, E. Juntunen, P. Vadivelu, K. Chuang, P. Melet, G. Iyer, and J. Laskar, "60 GHz single-chip CMOS digital radios and phased array solutions for gaming and connectivity," *IEEE J. Sel. Areas Commun.*, vol. 27, no. 8, pp. 1347–1357, Oct. 2009.
- [3] C. Marcu, D. Chowdhury, C. Thakkar, L.-K. Kong, M. Tabesh, J.-D. Park, Y. Wang, B. Afshar, A. Gupta, A. Arbabian, S. Gambini, R. Zamani, A. Niknejad, and E. Alon, "A 90 nm CMOS low-power 60 GHz transceiver with integrated baseband circuitry," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, Feb. 2009, pp. 314–315.
- [4] M. Tabesh, J. Chen, C. Marcu, L. Kong, S. Kang, E. Alon, and A. Niknejad, "A 65 nm CMOS 4-element sub-34 mW/element 60 GHz phased-array transceiver," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, Feb. 2011, pp. 166–168.
- [5] S. Nicolson, K. Yau, S. Pruvost, V. Danelon, P. Chevalier, P. Garcia, A. Chantre, B. Sautreuil, and S. Voinigescu, "A low-voltage SiGe BiCMOS 77-GHz automotive radar chipset," *IEEE Trans. Microw. Theory Tech.*, vol. 56, no. 5, pp. 1092–1104, May 2008.
- [6] R. Ben Yishay, R. Carmon, O. Katz, and D. Elad, "A high gain wide-band 77 GHz SiGe power amplifier," in *Proc. IEEE Radio Frequency Integrated Circuits Symp. (RFIC)*, May 2010, pp. 529–532.
- [7] A. Arbabian, B. Afshar, J.-C. Chien, S. Kang, S. Callender, E. Adabi, S. Toso, R. Pilard, D. Gloria, and A. Niknejad, "A 90 GHz-carrier 30 GHz-bandwidth hybrid switching transmitter with integrated antenna," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, Feb. 2010, pp. 420–421.
- [8] D. Cox, "Linear amplification with nonlinear components," *IEEE Trans. Commun.*, vol. COM-22, no. 12, pp. 1942–1945, Dec. 1974.
- [9] S. Chung, P. Godoy, T. Barton, E. Huang, D. Perreault, and J. Dawson, "Asymmetric multilevel outphasing architecture for multi-standard transmitters," in *Proc. IEEE Radio Frequency Integrated Circuits Symp.*, Jun. 2009, pp. 237–240.
- [10] P. Godoy, S. Chung, T. Barton, D. Perreault, and J. Dawson, "A 2.5-GHz asymmetric multilevel outphasing power amplifier in 65-nm CMOS," in *Proc. IEEE Topical Conf. Power Amplifiers for Wireless and Radio Applications (PAWR)*, Jan. 2011, pp. 57–60.
- [11] J. Hur, O. Lee, K. Kim, K. Lim, and J. Laskar, "Highly efficient uneven multi-level LINC transmitter," *Electron. Lett.*, vol. 45, no. 16, pp. 837–838, 30 2009.
- [12] B. Shi and L. Sundström, "A 200-MHz IF BiCMOS signal component separator for linear LINC transmitters," *IEEE J. Solid-State Circuits*, vol. 35, no. 7, pp. 987–993, Jul. 2000.
- [13] L. Panzeri, L. Romano, S. Levantino, C. Samori, and A. Lacaita, "Low-power signal component separator for a 64-QAM 802.11 LINC transmitter," *IEEE J. Solid-State Circuits*, vol. 43, no. 5, pp. 1274–1286, May 2008.

- [14] W. Gerhard and R. Knoechel, "LINC digital component separator for single and multicarrier W-CDMA signals," *IEEE Trans. Microw. Theory Tech.*, vol. 53, no. 1, pp. 274–282, Jan. 2005.
- [15] T.-W. Chen, P.-Y. Tsai, D. De Moitie, J.-Y. Yu, and C.-Y. Lee, "A low power all-digital signal component separator for uneven multi-level LINC systems," in *Proc. ESSCIRC*, Sep. 2011, pp. 403–406.
- [16] J. E. Volder, "The Cordic trigonometric computing technique," *IRE Trans. Electron. Comput.*, vol. EC-8, no. 3, pp. 330–334, Sep. 1959.
- [17] M. Schetzen, *The Volterra and Wiener Theories of Nonlinear Systems*. Malabar, FL: Krieger Publishing Co., 2006, vol. 1.
- [18] P. Eloranta, P. Seppinen, S. Kallioinen, T. Saarela, and A. Parssinen, "A multimode transmitter in 0.13 μm CMOS using direct-digital RF modulator," *IEEE J. Solid-State Circuits*, vol. 42, no. 12, pp. 2774–2784, Dec. 2007.
- [19] T.-W. Chen, P.-Y. Tsai, J.-Y. Yu, and C.-Y. Lee, "A sub-mW all-digital signal component separator with branch mismatch compensation for OFDM LINC transmitters," *IEEE J. Solid-State Circuits*, vol. 46, no. 11, pp. 2514–2523, Nov. 2011.
- [20] C. Conradi, J. McRory, and R. Johnston, "Low-memory digital signal component separator for LINC transmitters," *Electron. Lett.*, vol. 37, no. 7, pp. 460–461, Mar. 2001.
- [21] K. Eriksson and D. Esten, *Applied Mathematics: Body and Soul: Volume 2: Integrals and Geometry in \mathbb{R}^n* . New York: Springer, 2010, vol. 2.
- [22] P. Meher, J. Valls, T.-B. Juang, K. Sridharan, and K. Maharatna, "50 years of cordic: Algorithms, architectures, and applications," *IEEE Trans. Circuits Syst. I: Reg. Papers*, vol. 56, no. 9, pp. 1893–1907, Sep. 2009.
- [23] B. Shi and L. Sundstrom, "An IF CMOS signal component separator chip for LINC transmitters," in *Proc. IEEE Custom Integrated Circuits Conf. (CICC)*, 2001, pp. 49–52.




Yan Li received the B.E. degree in electrical engineering from University of Science and Technology of China in 2004, and the M.A.Sc. degree in electrical engineering from McMaster University, Canada in 2006. She is currently pursuing the Ph.D. degree in electrical engineering and computer science from the Massachusetts Institute of Technology (MIT), Cambridge, MA.

Her current research interests include the design of high-speed energy-efficient digital systems, nonlinear systems modeling and compensation, and optimization for analog integrated circuits.



Zhipeng Li received the S.B. in physics, S.B. in electrical engineering, M.Eng., and Electrical Engineer degrees from the Massachusetts Institute of Technology (MIT), Cambridge, MA, in 2009, 2009, 2010, and 2011, respectively, where he is currently pursuing the Ph.D. degree. His research interests include design and implementation of energy-efficient digital circuits.



Oguzhan Uyar

He received the M.S. degree in electrical engineering from Massachusetts Institute of Technology (MIT), Cambridge, MA, in 2011 and the B.S. degree in electrical engineering from Bogazici University in 2009. His main areas of interest are high-speed mixed signal circuits, gigabit serial links, equalization and wireless transceivers.



Yehuda Avniel received the Ph.D. degree in electrical engineering and computer science from Massachusetts Institute of Technology (MIT), Cambridge, MA, in 1985 in the area of control. He is a Research Affiliate at MIT and a contributor in numerous DARPA initiatives in the applications of robust and hierarchical optimization in nanotechnology, integrated circuit design, and optimization-based non-linear model reduction.



Alexandre Megretski is currently a Professor of Electrical Engineering and Computer Science with the Laboratory for Information and Decision Systems, Massachusetts Institute of Technology (MIT), Cambridge, MA. He was a Researcher with both the Royal Institute of Technology, Stockholm, Sweden, and the University of Newcastle, NSW, Australia, and a Faculty Member with Iowa State University, Ames. His current research interests include nonlinear dynamical systems (identification, analysis, and design), validation of hybrid control algorithms, optimization, applications to analog circuits, control of animated objects, and relay systems.



Vladimir Stojanović received the Ph.D. degree in electrical engineering from Stanford University, Stanford, CA, in 2005, and the Dipl. Ing. degree from the University of Belgrade, Serbia, in 1998.

He is the Emanuel E. Landsman Associate Professor of Electrical Engineering and Computer Science at Massachusetts Institute of Technology (MIT), Cambridge, MA. He was with Rambus, Inc., Los Altos, CA, from 2001 through 2004. His research interests include design, modeling and optimization of integrated systems, from CMOS-based VLSI blocks and interfaces to system design with emerging devices like NEM relays and silicon-photonics. He is also interested in design and implementation of energy-efficient electrical and optical networks, and digital communication techniques in high-speed interfaces and high-speed mixed-signal IC design.

Prof. Stojanović received the 2006 IBM Faculty Partnership Award, and the 2009 NSF CAREER Award as well as the 2008 ICCAD William J. McCalla, 2008 IEEE TRANSACTIONS ON ADVANCED PACKAGING, and 2010 ISSCC Jack Raper best paper awards. He is an IEEE Solid-State Circuits Society Distinguished Lecturer for the 2012–2013 term.

B. 94-GHz Transmitter Design

In this section we include technical detail on the 94-GHz design done in the final installment of the project since this is an unpublished work.

NCSU worked on the following tasks during this contract: (a) design of a 94-GHz outphasing transmitter in 45nm SOI CMOS, (b) assistance in the design of a 45-GHz outphasing transmitter in 45nm SOI CMOS, (c) assistance in the design of printed circuit boards and package transitions, (d) assistance in the measurement of the above circuits, and (e) exploration of alternative transmitter architectures. A tape-out of a single-chip outphasing transmitter including both 45-GHz and 94-GHz sections was completed in June 2013. Hardware was received and measurement on functionality were completed. The work was completed by the principal investigator, Dr. Brian Floyd, and a PhD student, Yi-Shin Yeh.

B.1. Design of 94-GHz Outphasing Transmitter

A 94-GHz phase modulator circuit was designed to operate with the MIT digital baseband and the CMU/NCSU 94-GHz power amplifier. A block diagram of the transmitter is shown in Fig. B1. The 94-GHz analog transmitter (TX) was broken up into four functional blocks, as follows: the I/Q DACs designed at CMU and reused from the 45-GHz TX design; the 31-GHz phase modulators designed jointly at CMU and NCSU; the 30-to-94-GHz upconversion block designed at NCSU; and the 94-GHz PAs designed at NCSU. A simplified block diagram of the system is shown in Fig. B1, whereas Fig. B2 shows a top-level layout, which has an area of $3 \times 2 \text{ mm}^2$. A two-step up-conversion architecture was chosen to allow the reuse of modulator circuitry and thereby minimize risk for the program. The transmitter consists of 31-GHz phase modulators, 31-to-94GHz up-conversion mixers, 94-GHz outphasing power amplifiers with output power combiners, and a 31/62 GHz local-oscillator (LO) path.




Fig. B1: Simplified schematic of 94GHz TX.




Fig. B2: Layout screenshot of 94GHz TX.

B.1.1. 31 GHz Phase Modulator

Fig. B3 shows the schematic of the 31-GHz single-sideband modulator along with a performance summary. The circuit modulates baseband IQ currents onto 31-GHz quadrature LO signals. Two I and Q single-balanced mixers are used with quadrature-selected switches. Quadrature currents are summed directly at the output. The tail currents of each I/Q single-balanced mixer come from the biasing current mirror driven by I/Q baseband DACs. According to simulations, the modulator has 2.7-dB conversion gain at -10-dBm 31-GHz LO input with about 10-GHz 3-dB LO bandwidth. The 3rd harmonic rejection is -25 dBc and the circuit consumes 27 mA from a 1.5-V supply.




Fig. B3: 31-GHz single-sideband modulator summary.

B.1.2. 31-to-94 GHz Mixer

Fig. B4 shows a schematic of the 31-to-94 GHz up-conversion mixer. It mixes a 31-GHz modulated IF signal with 62-GHz LO signal. The pseudo-differential common-source transconductance stage is optimized for conversion gain and input 31-GHz matching. The LO switching transistors are optimized to have a small overdrive voltage for the relatively low LO input swing and to have good impedance matching at the LO input. The up-conversion mixer achieves more than 10-GHz 3-dB IF input bandwidth (lower left, Fig. 4) and 5-dBm saturated output power with -20dBc harmonic rejections (lower-right Fig. 4). After tape-out, it was discovered that the bias voltage for the upper transistors in the mixer did not include an on-chip bypass capacitor, leading to some ringing within the mixer. Through collaboration with MIT, it was confirmed that the ringing issue within the 30 to 94GHz upconversion mixer limits the overall linearity of the transmitter and causes high error-vector magnitude. This design bug would be easy to fix in subsequent tape-outs, provided there was funds and time available for that tape-out.




Fig. B4: 31- to 94-GHz up-conversion mixer.

B.1.3. 31-to-62 GHz Frequency Doubler with Active Output Power Splitter:

Fig. B6 shows the schematic of the 31-to-62GHz self-mixing frequency doubler with an active output power splitter. The doubler is designed to multiply the external 31-GHz LO input signal up to a 62-GHz LO output signal. The cascode active output power splitter is to divide the 62-GHz LO into two paths for outphasing purpose. The inter-stage matching of the doubler is designed to minimize DC offset of self-mixing. The doubler can achieve -4.5dB conversion gain and 6-GHz 3dB LO bandwidth (lower left, Fig. B5). A 0-dBm saturation output power is obtained at 62GHz with -37.1dBc 4th harmonic rejection (lower right, Fig 5).




Fig. B5: 31-to-62-GHz Frequency Doubler

B.1.4. 62 GHz Differential LO Amplifier

Fig. B6. shows the schematic of the 62-GHz differential LO amplifier. The LO amplifier is designed to provide large enough LO power to drive the switching transistors of the mixer. A 20-GHz 3dB LO bandwidth is achieved (lower left, Fig. B6) and a good linear output LO power is obtained (lower right, Fig. B6) due to adding degeneration inductance.




Fig. B6: 62-GHz differential LO amplifier

B.1.5. 94GHz Predriver Amplifier:

Fig. B7 shows the schematic of the 94-GHz single-ended RF amplifier. The three-stage RF amplifiers are designed to achieve more than 10-dBm output power to drive the outphasing PAs into saturation. The size of the RF amplifier is scaled down from the PA designs. A 20-GHz 3-dB RF bandwidth is obtained. The final stage of three-stage RF amplifiers is also fully saturated to drive the outphasing PAs.




Fig. B7: Pre-driver 94-GHz Amplifier

B.1.6. Top-Level Power Management

Fig. B8 shows the power management for the interface of the building blocks. To achieve 10-dBm output power to drive the outphasing PAs in saturation, more than 0-dBm 31-GHz external LO input is required. When driven with this power, the RF powers through the chain are marked in Fig. B8 in red.




Fig. B8: Power management of the TX.

B.1.7. Board Design for System

The NCSU team assisted in the design of the board transmission lines and transitions for the 31-GHz local oscillator signal and the 94-GHz output PA signal. Designs were completed in HFSS and included the complete board-level transmission line, the solder ball transition to the BGA package, and then terminated with the on-chip transition. Our team also assisted the MIT team to evaluate the integrity of the solder-ball transitions and the ground connections. Figure B9 shows a summary of the designed structures from HFSS and Figure B10 shows the simulated results. These results are for a two-port

network representing the entire board-to-chip transition, including transmission line and GSG transition. Good matching is achieved on both ports at 94 GHz and overall insertion loss is less than 2dB. The same approach was also completed for the 31-GHz LO signal. Here, the 31GHz transmission line on the board was much longer; hence, the insertion loss increased to 2.6 dB. Good matching was also obtained for the LO ports at 31 GHz.




Fig B9: 94-GHz printed circuit design in HFSS




Fig B10: Simulated two-port s-parameters for 94-GHz board to chip transition. Port 1 is on the board and port 2 is on the chip.

B.2. Hardware Evaluation

The transmitter was fabricated in IBM 45nm SOI CMOS technology and subsequently packaged by MIT. NCSU received an evaluation board containing the packaged part and worked on measurement of the system. Our measurements were limited by the lack of a custom-designed heat sink for the entire system. Limited resources prevented the custom design of a new heat sink for our measurements. Without this heat sink, a complete powering up of the system would result in very high on-chip temperatures and overheating. Therefore, we measured the input and output return losses for the RF ports and also measured the DC power consumption for the internal supplies all while the final PAs were not fully powered up.

First, the DC consumptions were measured for the various supplies, with the results summarized in Table 1. Good agreement is obtained between measurements and simulation for the phase modulator and the mixer. The DC current of the PAs, however, was much higher than the simulated values, increasing the chip temperature and exacerbating the overheating condition.

The return losses were then measured at the board level for the 31-GHz LO input and the 94-GHz RF output. These include the complete board-level transmission line, the board-to-chip transition through the package, and then finally the chip termination. Figure B11 shows a depiction of the measurement setup for measuring the LO return loss. Figure B12 shows the comparison between measured S_{11} and simulated S_{11} for the LO port. As can be seen, the optimum matching frequency is shifted down. Return loss at 31GHz is about 7dB. We are not able to debug the source of this disagreement between measurement and simulation. It can easily be due to manufacturing variations on the package and/or the board.

Table 1: Summary of measured and simulated power consumption of the chip

At estimated 90°C	Measurement (4A)	Measurement (4B)	Simulation
Digital BB (VDD1V)	$\sim 0.46\text{A} \cdot 1\text{V}$	$\sim 0.453\text{A} \cdot 1\text{V}$	N/A
PM and Mixer (VDD2V)	$\sim 0.685\text{A} \cdot 2\text{V}$	$\sim 0.71\text{A} \cdot 2\text{V}$	$0.675\text{A} \cdot 2\text{V}$
At estimated 140°C	Measurement (4A)	Measurement (4B)	Simulation
Outphasing 94GHz PA (VDD2V)	$\sim 2.28\text{A} \cdot 2\text{V}$	$\sim 2.32\text{A} \cdot 2\text{V}$	$1.382\text{A} \cdot 2\text{V}$
TX wo BB total	$\sim 5.93\text{W}$	$\sim 6.06\text{W}$	$\sim 4.11\text{W}$
TX with BB total	$\sim 6.39\text{W}$	$\sim 6.51\text{W}$	NA




Fig B11: Measurement setup for return loss of the 31-GHz LO port.




Fig B12: Measured and simulated return loss of 31GHz LO port, board level.

The return loss of the 94-GHz port was also measured with the 94GHz outphasing PA powered up. The measurement setup is shown in Fig. B13 and the measured and simulated results are shown in Fig. B14. Here, the measurements indicate once again a disagreement between measurements and simulations.




Fig B13: Measurement setup for return loss of the 94-GHz PA port.




Fig B14: Measured and simulated return loss of 94GHz PA port, board level.

B.3. New Architecture for 94-GHz Transmitter

During the final months of the program, we evaluated the potential of alternative 94-GHz architectures. A block diagram of the new architecture is shown in Fig. B15. The system consists of a direct conversion to 94GHz, with quadrature combining at the output. This should reduce I/Q crosstalk in the modulator and improve IVM. The modulation is created through simple baseband DACs which are identical for the I and Q paths. Additionally, no polyphase filter is required in the LO path, simplifying the LO generation significantly. Instead a 45GHz LO signal is required, which is then buffered and frequency-doubled. Finally, rather than an outphasing combiner being used either on-chip or on-the board, a spatial outphasing is proposed, eliminating pulling issues within the PA. Although these architectures appear promising, programmatically, a decision was made to not pursue a revised 94-GHz design due to limited personnel and funding. We do however remain ready to realize this design in hardware, resources permitting.




Fig B15: Proposed new architecture for the transmitter

C. Nonlinear Predistortion

In this section we describe the results from the nonlinear predistortion research done in this project and published in Y. Li's PhD thesis, MIT 2013.

In this section we describe the linearization approach that we have developed and verified through extensive simulations. We first verify the existence of a working compensator by use of an off-line iterative solving scheme. Table C2 shows the ACPR and EVM improvements through iterations for the example of a LINC system. Figs. C5 and C6 show the EVM and ACPR improvement before and after the off-line compensation. We discovered the need for a zero-avoidance filter in replace of a shaping filter for the LINC system and a level-avoidance filter for the AMO system, due to the discontinuities present in the LINC/AMO systems. The zero-avoidance filter shapes the spectrum of the incoming symbol and keeps the resulting sample magnitude above certain threshold level. This type of filter enables the success of off-line iterative compensation.

Iteration	EVM (%)	ACPR (dB)	θ_1	θ_2	θ
0	4.5	-30.6	NA	NA	NA
1	1.7	-37.6	0.145	0.174	0.289
2	1.1	-42.4	0.192	0.244	0.435
3	1.0	-44.0	0.191	0.228	0.701

Table C2: ACPR and EVM performances of LINC system in off-line iterations, with input sequence generated from a real-time zero-avoidance filter.




Figure C5: EVM of the LINC system, before ((a)) and after off-line compensation ((b)), with real-time zero-avoidance input sequence.




Figure C6: Input and output ACPR of the LINC system, with real-time zero-avoidance input sequence, before and after the off-line compensation.

	Floating-body PA		Body-tied PA	
	Zero-avoidance	No zero-avoidance	Zero-avoidance	No zero-avoidance
ACPR(dB)	-30.6 \rightarrow -44	-30.1 \rightarrow -39.6	-41.3 \rightarrow -56.4	-44 \rightarrow N/A
EVM (%)	4.5 \rightarrow 1.0	4.2 \rightarrow 1.7	2.6 \rightarrow 0.15	0.9 \rightarrow N/A

Table C3: ACPR and EVM performance comparisons between using input sequence with and without zero-avoidance property for LINC systems.

Based on a successful off-line compensation, which ensures the existence of a working compensator, we further analyze the nonlinear system structure and arrive at a real-time compensator. The real-time compensator's position in the overall baseband is shown in Fig. C7. The structure is the concatenation of a nonlinear system followed by LTI systems, whose characteristics are shown in Fig. C8.




Figure C7: Placement of the compensator in the LINC/AMO systems.




Figure C8: Compensator structure.

With this model structure, we are able to achieve an EVM performance from 4.5% to 2.5%, and ACPR performance from -30dB to -39dB. The corresponding EVM and ACPR improvements are shown in Figs. C9 and C10.




Figure C9: EVM of the LINC system, before ((a)) and after real-time compensation ((b)).




Figure C10: ACPR of the LINC system with real-time compensator.

With a similar compensator structure, we are also able to compensate the AMO system. With 5pH bump inductance and power switching levels confined to 1.1V and 2.2V, the EVM decreases from 6.7% to 2.7% and ACPR from -27.4dB to -36.2dB. The comparison of the EVM with and without the compensator is shown in Fig. C11 and the ACPR result is shown in Fig. C12.




Figure C11: EVM of the AMO system, before ((a)) and after real-time compensation ((b)).




Figure C12: ACPR of the AMO with a real-time compensator

In SYS3 chip, we implemented the baseband to include the AMO SCS followed by the compensator as described above. The block diagram of the compensator is shown in Fig. C13. The overall integrated transmitter system chip layout is shown in Fig. C14. It has an overall area of 6mmx3mm and fabricated in 45nm SOI process.




Figure C13: Block diagram of the compensator.




Figure C14: Overview of the integrated transmitter system with digital baseband nonlinear compensation.