Efficient Verification of Periodic Programs Using Sequential Consistency and Snapshots

Sagar Chaki, Arie Gurfinkel, Nishant Sinha October 24, 2014

FMCAD'14, Lausanne, Switzerland

maintaining the data needed, and c including suggestions for reducing	lection of information is estimated to completing and reviewing the collect this burden, to Washington Headqu uld be aware that notwithstanding ar DMB control number.	ion of information. Send comments arters Services, Directorate for Infor	regarding this burden estimate mation Operations and Reports	or any other aspect of the 1215 Jefferson Davis	is collection of information, Highway, Suite 1204, Arlington			
1. REPORT DATE 24 OCT 2014		2. REPORT TYPE N/A		3. DATES COVERED				
4. TITLE AND SUBTITLE					5a. CONTRACT NUMBER			
Efficient Verification of Periodic Programs Using Sequential Consistency					5b. GRANT NUMBER			
and Snapshots					LEMENT NUMBER			
6. AUTHOR(S)				5d. PROJECT NUMBER				
Chaki /Sagar					5e. TASK NUMBER			
				5f. WORK UNIT NUMBER				
7. PERFORMING ORGANIZATION NAME(S) AND ADDRESS(ES) Software Engineering Institute Carnegie Mellon University Pittsburgh, PA 15213					8. PERFORMING ORGANIZATION REPORT NUMBER			
9. SPONSORING/MONITO	RING AGENCY NAME(S) A	AND ADDRESS(ES)		10. SPONSOR/MONITOR'S ACRONYM(S)				
					11. SPONSOR/MONITOR'S REPORT NUMBER(S)			
12. DISTRIBUTION/AVAIL Approved for publ	LABILITY STATEMENT ic release, distributi	on unlimited.						
13. SUPPLEMENTARY NO The original docum	otes nent contains color i	mages.						
14. ABSTRACT								
15. SUBJECT TERMS								
16. SECURITY CLASSIFIC	CATION OF:	17. LIMITATION OF	18. NUMBER	19a. NAME OF				
a. REPORT unclassified	b. ABSTRACT unclassified	c. THIS PAGE unclassified	ABSTRACT SAR	OF PAGES 23	RESPONSIBLE PERSON			

Report Documentation Page

Form Approved OMB No. 0704-0188

Copyright 2014 Carnegie Mellon University

This material is based upon work funded and supported by the Department of Defense under Contract No. FA8721-05-C-0003 with Carnegie Mellon University for the operation of the Software Engineering Institute, a federally funded research and development center.

Any opinions, findings and conclusions or recommendations expressed in this material are those of the author(s) and do not necessarily reflect the views of the United States Department of Defense.

NO WARRANTY. THIS CARNEGIE MELLON UNIVERSITY AND SOFTWARE ENGINEERING INSTITUTE MATERIAL IS FURNISHED ON AN "AS-IS" BASIS. CARNEGIE MELLON UNIVERSITY MAKES NO WARRANTIES OF ANY KIND, EITHER EXPRESSED OR IMPLIED, AS TO ANY MATTER INCLUDING, BUT NOT LIMITED TO, WARRANTY OF FITNESS FOR PURPOSE OR MERCHANTABILITY, EXCLUSIVITY, OR RESULTS OBTAINED FROM USE OF THE MATERIAL. CARNEGIE MELLON UNIVERSITY DOES NOT MAKE ANY WARRANTY OF ANY KIND WITH RESPECT TO FREEDOM FROM PATENT, TRADEMARK, OR COPYRIGHT INFRINGEMENT.


This material has been approved for public release and unlimited distribution except as restricted below.

This material may be reproduced in its entirety, without modification, and freely distributed in written or electronic form without requesting formal permission. Permission is required for any other use. Requests for permission should be directed to the Software Engineering Institute at permission@sei.cmu.edu.

DM-0001817

Outline

- Context
 - Periodic Programs
 - Time-Bounded Verification
- Verification Condition Generation
 - Hierarchical Lamport Clocks
 - Snapshotting
- Experimental Results
- Related Work



Periodic Embedded Real-Time Software

Automotive System
Rate Monotonic Scheduling (RMS)

Task	Period		
Engine control	10ms		
Airbag	40ms		
Braking	40ms		
Cruise Control	50ms		
Collision Detection	50ms		
Entertainment	80ms		



Domains: Avionics, Automotive

OS: OSEK, VxWorks, RTEMS

We call them periodic programs

Time-Bounded Verification [FMCAD'11&'14, VMCAI'13]

Input: Periodic Program

- Collection of periodic tasks
 - Execute concurrently with preemptive priority-based scheduling
 - Priorities respect RMS
 - Communicate through shared memory

Problem: Time-Bounded Verification

- Assertion A violated within X ms of a system's execution from initial state I?
 - A, X, I are user specified
 - Time bounds map naturally to program's functionality (e.g., air bags)

Solution: Bounded Model Checking

- Generate Verification Condition (SMT Formula over Bit-Vectors)
- Use SMT Solver to check satisfiability



Periodic Program (PP)

An N-task periodic program PP is a set of tasks $\{\tau_1, ..., \tau_N\}$

A task τ is a tuple $\langle I, T, P, C, A \rangle$, where

- I is a task identifier = its priority
- *T* is a task body (i.e., code)
- P is a period
- C is the worst-case execution time
- A is the release time: the time at which task becomes first enabled

Semantics of PP bounded by time $X \equiv$ asynchronous concurrent program:


parallel execution w/ priorities

$$k_i = 0;$$
while $(k_i < J_i \&\& Wait(\tau_i, k_i))$
 $T_i ();$
 $k_i = k_i + 1;$

blocks τ_i until time $A_i + k_i \times P_i$


$$J_i = \frac{X}{P_i}$$

Periodic Program Example






$$\tau_1 = \langle 1, J_1, 8, 2, 0 \rangle, \quad \tau_2 = \langle 2, J_2 = J_3, 4, 1, 1 \rangle$$



Legal Execution – τ_1 executes for 2 units



Another Legal Execution $-\tau_1$ executes for 1 units

Verification Condition


$$VC = VC_{seq} \wedge VC_{clk} \wedge VC_{obs}$$

Encodes Purely Joblocal computation. Value Read/Written by each Shared Variable access represented by a fresh variable.

Associates each shared variable access with a hierarchical Lamport Clock.
Constraints values of Clock components based on timing and priority.

Connects value read at each "Read" to the value written by most recent write according to the Lamport Clock.

Verification Condition VC_{seq}



Same as verification condition for sequential program except that both reads and writes are given fresh variables


$$J_{1}() \{ x \coloneqq x + 1; \} \longrightarrow x_{2} = x_{1} + 1$$

$$J_{2}() \{ x \coloneqq x + 1; \} \longrightarrow x_{4} = x_{3} + 1$$

$$\downarrow VC_{seq}$$

$$J_{3}() \{ x \coloneqq x + 1; \} \longrightarrow x_{6} = x_{5} + 1$$

Verification Condition VC_{clk}



Observe: x_i is accessed before x_i iff $(R_i, \pi_i, \iota_i) < (R_i, \pi_i, \iota_i)$

where < is lexicographic ordering

Claim/Intuition: This holds for all legal executions, not just this one.

 $\pi_i = priority \ of job \ accessing \ x_i$

•
$$\pi_1 = \pi_2 = 1, \pi_3 = \cdots = \pi_6 = 2$$

 $R_i = \#of jobs finished before x_i accessed$

•
$$R_1 = R_3 = R_4 = 0, R_2 = 1, R_5 = R_6 = 2$$

 $\iota_i = index \ of \ instruction \ accessing \ x_i \ in$ topological ordering of CFG

•
$$\iota_1 = \iota_3 = \iota_5 = 1, \iota_2 = \iota_4 = \iota_6 = 2$$

Verification Condition VC_{obs}

Let J_i = job in which x_i is accessed

Compute: J = J' if J always completes before J' starts

Let $\kappa_i = (R_i, \pi_i, \iota_i)$ and for each read x_i , let

 $W_i = \{x_j | x_j \text{ is a write } \land \neg (J_i \sqsubset J_j)\}, \text{ i.e., the set of all writes that } x_i \text{ "may observe"}$

$$VC_{obs} \equiv$$

The value of each x_i accessed by a read equals the value of x_j such that $\kappa_j = max\{\kappa_k | \kappa_k < \kappa_i \text{ and } x_k \in W_i\}$, where $max\{\} = max\{\}$ initial value of x.

11

Verification Condition VC_{obs}

For each read x_i introduce $\tilde{\kappa}_i$ = clock of write action observed

 x_i observes initial value x_{Init} of x

$$VC_{obs} \equiv \\ \land_{x_{j} \in W_{i}} \kappa_{j} < \kappa_{i} \Rightarrow \kappa_{j} \leq \widetilde{\kappa}_{i} \\ \land \\ ((VC_{obs}^{1}) \lor (\lor_{x_{j} \in W_{i}} VC_{obs}^{2}(j)))$$

$$VC^1_{obs} \equiv (\wedge_{x_j \in W_i} \kappa_j \geq \kappa_i) \wedge (x_i = x_{Init})$$

$$VC_{Obs}^{2}(j) \equiv (\kappa_{j} < \kappa_{i} \wedge \kappa_{j} = \widetilde{\kappa}_{i}) \wedge x_{i} = x_{j}$$

 x_i observes x_i

In the paper, we handle multiple shared variables.

Handling Locks

We handle two types of locks (both involve changing priorities)

- Each thread has a base priority = priority of task it executes
- Each PCP lock l is associated with priority $\pi(l)$
 - A CPU lock is a PCP lock such that $\pi(l) = \infty$
- Thread's priority = max (its base priority, priorities of all PCP locks it holds)

Lock operation encoded by "priority-test-and-set" action (J, pc, π_t, L_r, L_a)

- Guard: All held locks must have priority less than π_t
- Command: Locks in L_r are released; Locks in L_a are acquired
- Encode by updating VC_{clk} and VC_{obs} appropriately

Note: To handle locks, we generalize VC-Gen to support operations that read and write program state (in this case held locks) atomically

This will be useful for snapshotting (coming up)

Snapshotting: Problem

Sequence of jobs. Each job writes to a variable multiple times.

$$J_{1}() \{ t \coloneqq x; if(t) \ x \coloneqq t + 1; \\ else \ x \coloneqq t + 2; \}$$

$$\{ t \coloneqq x_{1}; if(t) \ x_{2} \coloneqq t + 1; \\ else \ x_{3} \coloneqq t + 2; \}$$

$$\{ t \coloneqq x_{4}; if(t) \ x_{5} \coloneqq t + 1; \\ else \ x \coloneqq t + 2; \}$$

$$\{ t \coloneqq x_{4}; if(t) \ x_{5} \coloneqq t + 1; \\ else \ x_{6} \coloneqq t + 2; \}$$

$$\{ t \coloneqq x_{3n-2}; if(t) \ x_{3n-1} \coloneqq t + 1; \\ else \ x_{3n} \coloneqq t + 2; \}$$

Observe: $W_1 = \{x_2, x_3\}, W_4 = \{x_2, x_3, x_5, x_6\}, W_7 = \{x_2, x_3, x_5, x_6, x_8, x_9\}, \dots$

Result: VC_{obs} has large disjunctions with many redundant sub-formulas

Empirically: SMT solvers do not scale beyond small number of jobs

Snapshotting: Solution

Atomically read and write variable at the end of the job. Dominates all other access in the job.

$$J_{1}() \{t \coloneqq x; if(t) \ x \coloneqq t + 1; \\ else \ x \coloneqq t + 2; \\ atomic: x \coloneqq x; \}$$

$$J_{2}() \{t \coloneqq x; if(t) \ x \coloneqq t + 1; \\ else \ x \coloneqq t + 2; \}$$

$$\{t \coloneqq x_{1}; if(t) \ x_{2} \coloneqq t + 1; \\ x_{4} \coloneqq x_{4}; \}$$

$$\{t \coloneqq x_{5}; if(t) \ x_{6} \vDash t + 1; \\ else \ x \coloneqq t + 2; \}$$

$$x_{8} \coloneqq x_{8}; \}$$

$$x_{8} \coloneqq x_{8}; \}$$

$$\{t \coloneqq x_{4n-3}; if(t) \ x_{4n-2} \coloneqq t + 1; \\ else \ x_{4n-1} \coloneqq t + 2; \\ x_{4n} \coloneqq x_{4n}; \}$$

Now:
$$W_1 = W_4 = \{x_2, x_3\}, W_5 = W_8 = \{x_4, x_6, x_7\}, W_9 = W_{12} = \{x_8, x_{10}, x_{11}\}, \dots$$

Result: VC_{obs} has smaller disjunctions with fewer redundant sub-formulas

Empirically: SMT solvers scale beyond small number of jobs

Choice of variables to snapshot: (i) all variables (ii) only written by the job

Verification Condition VC_{obs} with Snapshotting

Input: Snaps(I) = set of variables snapshotted by I

Compute: Relation $J \uparrow J'$ iff J can be preempted by J'

Let $\Psi_{\sqsubset}(I,g)$ = maximal jobs less that I that snapshot g

Let
$$\Psi_{\uparrow}(J,g)=\{J'|J\uparrow J'\land g\in Snaps(J')\}$$

Let $\Psi_{\downarrow}(J)=\{J'|J'=J\lor J'\uparrow J\}$

$$W_{i} = \{x_{j} \mid x_{j} \text{ is a snapshot } \land J_{j} \in \Psi_{\uparrow}(J, g)\} \cup \{x_{j} \mid x_{j} \text{ is a snapshot } \land J_{j} \in \Psi_{\Box}(J, g)\} \cup \{x_{j} \mid x_{j} \text{ is a write } \land J_{j} \in \Psi_{\downarrow}(J, g)\}$$

 $VC_{obs} \equiv$ same as before with the new definition of W_i above

Results (Time in seconds)

	NONE	ALL	MOD	REKH
nxt.bug1:H1	33	9	7	18
nxt.bug2:H1	32	10	7	31
nxt.ok1:H1	19	7	8	17
nxt.ok2:H1	20	7	6	29
nxt.ok3:H1	30	8	6	31
aso.bug1:H1	29	9	9	34
aso.bug2:H1	28	10	9	32
aso.bug3:H1	29	13	11	80
aso.bug4:H1	32	17	9	66
aso.ok1:H1	32	11	10	32
aso.ok2:H1	38	29	17	67
nxt.bug1:H4	*	119	74	*
nxt.bug2:H4	*	172	92	*
nxt.ok1:H4	*	89	49	*

2GB Memory Limit 60min Time Limit



NONE=No snapshotting, ALL=Snapshot all variables, MOD=Snapshot only modified variables, REKH=Previous tool based on sequentialization

Results (Time in seconds)

_	NONE	ALL	MOD	REKH
nxt.ok2:H4	*	125	49	*
nxt.ok3:H4	*	358	133	*
aso.bug1:H4	*	128	92	*
aso.bug2:H4	*	147	74	*
aso.bug3:H4	*	209	136	*
aso.bug4:H4	*	329	152	*
aso.ok1:H4	*	270	210	*
aso.ok2:H4	*	*	1312	*
ctm.bug2	36	29	21	105
ctm.bug3	*	124	59	258
ctm.ok1	23	37	21	122
ctm.ok2	28	26	17	111
ctm.ok3	*	116	53	275
ctm.ok4	*	320	143	395

2GB Memory Limit 60min Time Limit

NONE=No snapshotting, ALL=Snapshot all variables, MOD=Snapshot only modified variables, REKH=Previous tool based on sequentialization



Observability Sizes

	AvgObs(P)			$ W(\mathcal{P}) $		
nxt.bug1:H1	NONE	ALL	MOD	NONE	ALL	MOD
nxt.bug2:H1	25.6	2.9	2.9	298	455	416
nxt.ok1:H1	26.5	3.1	3.2	310	492	429
nxt.ok2:H1	25.6	2.9	2.9	298	455	416
nxt.ok3:H1	25.4	3.0	2.9	298	454	415
aso.bug1:H1	26.5	3.1	3.2	310	492	429
aso.bug2:H1	26.0	3.6	3.6	304	512	427
aso.bug2:H1	26.4	3.7	3.7	308	516	431
~	25.5	3.6	3.5	355	615	504
aso.bug4:H1	26.5	4.6	4.4	309	543	434
aso.ok1:H1	27.1	4.1	4.2	311	519	434
aso.ok2:H1	26.5	4.6	4.4	311	545	436
nxt.bug1:H4	99.5	3.0	3.0	1192	1835	1676
nxt.bug2:H4	102.9	3.1	3.2	1240	1989	1731
nxt.ok1:H4	99.5	3.0	3.0	1192	1835	1676



19

Observability Sizes

•	AvgObs(P)			$ W(\mathcal{P}) $		
•	NONE	ALL	MOD	NONE	ALL	MOD
nxt.ok2:H4	99.3	3.0	3.0	1192	1834	1675
nxt.ok3:H4	102.9	3.1	3.2	1240	1989	1731
aso.bug1:H4	99.9	3.6	3.6	1216	2072	1723
aso.bug2:H4	101.6	3.7	3.7	1232	2088	1739
aso.bug3:H4	98.3	3.6	3.5	1420	2490	2034
aso.bug4:H4	100.4	4.6	4.4	1236	2199	1751
aso.ok1:H4	103.2	4.1	4.2	1244	2100	1751
aso.ok2:H4	100.1	4.6	4.4	1244	2207	1759
ctm.bug2	17.9	4.1	4.5	512	1052	683
ctm.bug3	26.6	4.1	4.5	768	1588	1033
ctm.ok1	18.6	4.1	4.6	512	1052	684
ctm.ok2	18.1	4.1	4.5	512	1052	683
ctm.ok3	27.9	4.1	4.5	780	1600	1057
ctm.ok4	36.4	4.2	4.7	1040	2140	1400



20

Related Work

Generate Verification
Condition by Encoding
Dataflow between Reads
and Writes Using Lamport
Clocks

 Nishant Sinha, Chao Wang: Staged concurrent program analysis. SIGSOFT FSE 2010: 47-56 Generate Verification Condition per Scheduling round using prophecy variables, and ensure that output of one round equals input to the next

- Akash Lal, Thomas W.
 Reps: Reducing Concurrent
 Analysis Under a Context
 Bound to Sequential
 Analysis. CAV 2008: 37-51
- Snapshotting combines both ideas
- Interplay between Logical Clocks and Prophecy Variables
 - Both due to Lamport

QUESTIONS?

Contact Information Slide Format

Sagar Chaki

Principal Researcher

SSD/CSC

Telephone: +1 412-268-1436

Email: chaki@sei.cmu.edu

Web

www.sei.cmu.edu

www.sei.cmu.edu/contact.cfm

U.S. Mail

Software Engineering Institute

Customer Relations

4500 Fifth Avenue

Pittsburgh, PA 15213-2612

USA

Customer Relations

Email: info@sei.cmu.edu

Telephone: +1 412-268-5800

SEI Phone: +1 412-268-5800

SEI Fax: +1 412-268-6257