## Demonstration of the first 9.2 kV 4H-SiC bipolar junction transistor

J. Zhang, P. Alexandrov, T. Burke, and J. H. Zhao

Abstract — This paper reports the first demonstration of a 9.2kV 4H-SiC bipolar junction transistor (BJT) based on a 50  $\mu$ m, 7x10<sup>14</sup>cm<sup>-3</sup> doped drift layer, achieving an emitter current density of 150A/cm<sup>2</sup> at V<sub>CEO</sub>=5V. A much larger area BJT of identical wafer design with negligible current spreading effect would have an R<sub>SP\_ON</sub> equal to 49m $\Omega$ -cm<sup>2</sup> limited only by the specific resistance of the 50um drift layer. A DC common emitter current gain of 7 is achieved.

Index Terms: silicon carbide, bipolar junction transistor, high voltage.

*Introduction:* 4H-SiC is a very promising material for high power and high temperature semiconductor devices due to its high breakdown electric field, wide band gap and other superior properties. 4H-SiC BJTs are gaining lots of attention recently because they are free of gate oxide problems and can handle higher current with low forward voltage drop compared to SiC MOSFET [1-8]. Up to date, the reported high voltage 4H-SiC BJTs includes (i) a 1800V 4H-SiC BJT with a specific on-resistance ( $R_{SP_ON}$ ) of 10.8 m $\Omega$ ·cm<sup>2</sup> by using a drift layer of 20µm doped to 2.5x10<sup>15</sup>cm<sup>-3</sup> [4]; (ii) a 4H-SiC BJT with Vceo >3200V by using a drift layer of 50µm doped to 8x10<sup>14</sup>cm<sup>-3</sup> [5]; (iii) a 1.3KV 4H-SiC BJT with an  $R_{SP_ON}$  of 8m $\Omega$ ·cm<sup>2</sup> based on a 15µm, 4.4x10<sup>15</sup>cm<sup>-3</sup> drift layer[6]; (iv) a Vceo > 1KV 4H-SiC BJT with an  $R_{SP_ON}$  of 17m $\Omega$ ·cm<sup>2</sup> based on a 12µm, 6x10<sup>15</sup>cm<sup>-3</sup> doped drift layer [7]; and (v) a Vceo > 1750V 4H-SiC BJT with an  $R_{SP_ON}$  of 8.4m $\Omega$ ·cm<sup>2</sup> based on a 12µm, 8.5x10<sup>15</sup>cm<sup>-3</sup> doped drift layer [8]. This paper reports a

Report Documentation Page				Form Approved OMB No. 0704-0188	
Public reporting burden for the collection of information is estimated to average 1 hour per response, including the time for reviewing instructions, searching existing data sources, gathering and maintaining the data needed, and completing and reviewing the collection of information. Send comments regarding this burden estimate or any other aspect of this collection of information, including suggestions for reducing this burden, to Washington Headquarters Services, Directorate for Information Operations and Reports, 1215 Jefferson Davis Highway, Suite 1204, Arlington VA 22202-4302. Respondents should be aware that notwithstanding any other provision of law, no person shall be subject to a penalty for failing to comply with a collection of information if it does not display a currently valid OMB control number.					
1. REPORT DATE		2. REPORT TYPE		3. DATES COVE	RED
01 NOV 2004		Journal Article		04-08-2004	4 to 07-10-2004
4. TITLE AND SUBTITLE				5a. CONTRACT NUMBER	
Demonstration of the first 9.2 kV 4H-SiC bipolar junction transistor				5b. GRANT NUMBER	
				5c. PROGRAM ELEMENT NUMBER	
6. AUTHOR(S) J Zhang; P Alexandrov; T Burke; J Zhao				5d. PROJECT NUMBER	
				5e. TASK NUMBER	
				5f. WORK UNIT NUMBER	
7. PERFORMING ORGANIZATION NAME(S) AND ADDRESS(ES) SiCLAB,Department of ECE, Rutgers University,94 Brett Road,Piscataway,NJ,08854				8. PERFORMING ORGANIZATION REPORT NUMBER ; #14169	
9. SPONSORING/MONITORING AGENCY NAME(S) AND ADDRESS(ES) U.S. Army TARDEC, 6501 East Eleven Mile Rd, Warren, Mi, 48397-5000				10. SPONSOR/MONITOR'S ACRONYM(S) TARDEC	
				11. SPONSOR/MONITOR'S REPORT NUMBER(S) <b>#14169</b>	
12. DISTRIBUTION/AVAILABILITY STATEMENT Approved for public release; distribution unlimited					
13. SUPPLEMENTARY NOTES					
14. ABSTRACT This paper reports the first demonstration of a 9.2kV 4H-SiC bipolar junction transistor (BJT) based on a 50 μm, 7x1014cm-3 doped drift layer, achieving an emitter current density of 150A/cm2 at VCEO=5V. A much larger area BJT of identical wafer design with negligible current spreading effect would have an RSP_ON equal to 49mΩ-cm2 limited only by the specific resistance of the 50um drift layer. A DC common emitter current gain of 7 is achieved.					
15. SUBJECT TERMS silicon carbide, bipolar junction transistor, high voltage					
16. SECURITY CLASSIFICATION OF: 17. LIMITATION OF				18. NUMBER	19a. NAME OF
a. REPORT unclassified	b. ABSTRACT unclassified	c. THIS PAGE unclassified	Public Release	10	KESPONSIBLE PERSON

Standard Form 298 (Rev. 8-98) Prescribed by ANSI Std Z39-18 4H-SiC BJT based on a 50 $\mu$ m, 7.0×10<sup>14</sup>cm<sup>-3</sup> drift layer achieving a blocking voltage of Vceo=9,284V, substantially higher than the previous record of 3,200V[5].

Device fabrication The fabricated 4H-SiC BJT has a simple circular shape with a radius of 300µm. A cross sectional view of the BJT is shown in Fig.1. The Emitter mesa radius is 50µm. The base area is exposed by ICP etching through the top n-layer. The spacing between the emitter mesa edge and the base contact is 5µm. The detailed design dimensions, wafer doping concentrations and thicknesses are also shown in Fig.1. The 4H-SiC wafer was purchased from Cree Inc. The emitter epi-layer is 1.0um thick, doped to  $n \sim 1 \times 10^{20} \text{ cm}^{-3}$ . The base epi-layer is 1.4µm thick, doped to  $8.5 \times 10^{17}$  cm<sup>-3</sup>. The drift layer is 50µm thick, doped to n=7.0×10<sup>14</sup> cm<sup>-3</sup>. The device fabrication starts with emitter mesa etching by inductively-coupled plasma (ICP) using  $CF_4$  and  $O_2$  gas mixture, the etching depth is 1.5µm. Single-step junction termination extension (JTE) based on the p-type base epi-layer is formed by ICP etching to reduce edge field crowding [9]. The width of the JTE region is 150µm and the remaining p-type base epilayer thickness is 0.74µm in the JTE region. The isolation between each device is served by a mesa etching of  $\sim 1.2 \mu m$  into the drift layer. The device surface is passivated by wet-oxidation at 1,100°C for 2 hours followed by a 1-hour Ar annealing at 1100°C, and a 3-hour wet-oxygen reoxidation at 950°C. After the thermal oxidation, 500nm SiO<sub>2</sub> and 250nm Si<sub>3</sub>N<sub>4</sub> were deposited by PECVD to seal the thermal oxide. The Ohmic contact windows were opened by ICP etching and wet etching. Ni was sputtered as the contact metal on both emitter and collector. P-type base Ohmic contact metals are 23nm Ni, 30nm AlTi(Ti: 3.5wt.%) and 225nm Ni sputtered sequentially on the base epi-layer( $n=8.5\times10^{17}$  cm<sup>-3</sup>). The sample was annealed at 1050°C for 5 minutes in Ar ambient using RTP-610 rapid thermal annealing (RTA) furnace. Measured from

the on-chip TLM patterns, the emitter n-type specific contact resistance and n+ emitter layer sheet resistance are  $1.0 \times 10^{-5} \Omega$ .cm<sup>2</sup> and  $65 \Omega$ , respectively, while the p-type specific contact resistance and p-type base sheet resistance are  $1.5 \times 10^{-3} \Omega$ .cm<sup>2</sup> and  $39.6 K \Omega$ , respectively. This sandwiched Ni/AlTi/Ni p-type SiC Ohmic contact scheme is selected because Ni and Si forms nickel silicide, hence more Si vacancies are available in 4H-SiC interface, Al atoms could diffuse more easily into 4H-SiC interface and becomes acceptors. The AlTi alloy with 3.5 w.t.% Ti is to elevate the melting point beyond the annealing temperature for a better surface morphology and also to prevent the formation of un-reacted C atoms at the interface [10]. Top thick nickel mainly serves as a cap layer to protect the AlTi from oxidation during Ohmic contact annealing. This direct base Ohmic contact on epi-layer eliminates ion implantation and high temperature activation annealing process, hence the SiC surface has almost no introduced crystalline damages during the fabrication.

*Characterization and discussion:* Fig.2 shows the experimental DC I-V curves of a fabricated 4H-SiC BJT device at room temperature. At on state, the device has a common emitter current gain (Ic/Ib) of 7.0, and conducts a collector current of 11.8mA at a forward voltage of Vce=5V when Ib is 4mA. The device has an emitter area of  $7.85 \times 10^{-5}$  cm<sup>2</sup>. Without including the current spreading effects, the BJT would have a specific on-resistance (R<sub>SP,ON</sub>) of  $33m\Omega$ .cm<sup>2</sup>. For a much larger area device of the same wafer design where current spreading at device edge can be neglected, R<sub>SP,ON</sub> would be equal to  $49m\Omega$ .cm<sup>2</sup> for a 50µm thick,  $7.0 \times 10^{14}$ cm<sup>-3</sup> doped drift layer without conductivity modulation. If conductivity modulation to the drift layer can be achieved, the BJT should show an even lower specific resistance.

The blocking characteristic of the device is also shown in Fig.2. The open-base blocking voltage (BVceo) was measured up to 9,284V at a leakage current of  $4.6\mu$ A in Fluorinert, which is close to the simulated BVceo of 9,040V by using the measured impact ionization coefficients in [11]. This blocking voltage is substantially higher than the highest blocking voltage of 3,200V reported for 4H-SiC BJTs[5].

*Conclusions* A record high 9.2kV 4H-SiC NPN BJT with a very low leakage current of 4.6  $\mu$ A and a DC common emitter current gain of 7 has been demonstrated based on a 50 $\mu$ m, 7.0×10<sup>14</sup>cm<sup>-3</sup> doped drift layer. The BJT has a current density of 150A/cm<sup>2</sup> at Ib = 4mA and Vce= 5V when normalized to the emitter area, corresponding to a specific on-resistance of 33m $\Omega$ -cm<sup>2</sup> without considering current spreading effect. A much larger area BJT of identical wafer design with negligible current spreading effect would have an R<sub>SP\_ON</sub> equal to 49m $\Omega$ -cm<sup>2</sup> limited by the 50um drift layer specific resistance, assuming no conductivity modulation to the drift layer. If conductivity modulation can be achieved, the BJT should show an even lower specific resistance.

**Acknowledgement**: Authors at SiCLAB, Rutgers University acknowledge financial support by United Silicon Carbide, Inc. Authors at USCI acknowledge financial support provided by a TACOM SBIR program (Contract No. DAAE07-02-C-L050).

## REFERENCES

- [1] Luo Y., Fursin L., Zhao J.H.: "Demonstration of 4H-SiC power bipolar junction transistors," *IEE Elec. Lett.*, 2000, 36, pp.1496-1497.
- [2] Zhang J., Luo Y., Alexandrov P., Fursin L., and Zhao J.H.: "A high current gain 4H-SiC NPN power bipolar junction transistor," *IEEE Electron Device Lett.*, 2003, 24, pp.327-329.
- [3] Zhang J., Alexandrov P., and Zhao J.H.: "High Power(500V-70A) and High Gain(44-47) 4H-SiC Bipolar Junction Transistors", *Materials Science Forum* 2004, 457-460, pp1149-1152.
- [4] Ryu S., Agarwal A.K., Singh R., Palmour J.W.: "1800V NPN bipolar junction transistors in 4H-SiC," *IEEE Electron Device Lett.*, 2001, 22, pp124-126.
- [5] Huang C. and Cooper J.A. Jr.: "4H-SiC NPN Bipolar Junction Transistors with BV<sub>CEO</sub> > 3200V," *IEEE Int. Symp. on Power Semiconductor Devices and IC's (ISPSD)* 2002, pp. 57-60.
- [6] Agarwal A.K., Ryu S., Richmond J., Capell C., Palmour J.W., Tang Y., Balachandran S., Chow T.P.: "Large area, 1.3KV, 17A, bipolar Junction Transistors in 4H-SiC," *IEEE Int. Symp. on Power Semiconductor Devices and IC's (ISPSD)* 2003, pp. 135-138.
- [7] Luo Y., Zhang J., Alexandrov P., Fursin L., Zhao J.H. and Burke T.: "High voltage (>1KV) and high current gain (32) 4H-SiC power BJTs using Al-free Ohmic contact to the base," *IEEE Electron Device Lett.*, 2003, 24, pp.695-697.
- [8] Zhao J.H., Zhang J., Alexandrov P., Li X., and Burke T.: "A High Voltage (1,750V) and High Current Gain (β= 24.8) 4H-SiC Bipolar Junction Transistor Using a Thin (12 µm) Drift Layer", *Materials Science Forum* 2004, **457-460**, pp1173-1176.

- [9] Li X., Tone K., Fursin L., Zhao J.H., Burke, T., Alexandrov, P., Pan M., and Weiner M.:
  "Multistep junction termination extension for SiC power devices", *IEE Elec. Lett.*, 2001, 37, pp392-393.
- [10] Konishi R., Yasukochi R., Nakatsuka O., Koide Y., Moriyama M., Murakami, M.:
  "Development of Ni/Al and Ni/Ti/Al ohmic contact materials for p-type 4H-SiC", *Mat. Sci.* and Engi., 2003, **B98**, pp286-293.
- [11] Raghunathan R. and Baliga B.J.: "Temperature dependence of hole impact ionization coefficients in 4H and 6H-SiC", *Solid-States Electronics*, 1999, **43**, pp.199-211.

## Authors' Affiliations

J. Zhang and J. Zhao are with SiCLAB, Department of ECE, Rutgers University, 94 Brett Road, Piscataway, NJ 08854. P. Alexandrov is with United Silicon Carbide, Inc., New Brunswick Tech Center, 100 Jersey Ave, Bldg. A, New Brunswick, NJ 08901. T. Burke is with US Army TACOM, MS-121, Warren, MI 48397-5000. POC: E-Mail: jzhao@ece.rutgers.edu

## FIGURE CAPTIONS

Fig. 1. Cross-sectional view of the 9.2KV 4H-SiC BJT.

Fig. 2. I -V characteristics of a fabricated 4H-SiC BJT.



Collector (Ni)

Fig.1



Fig.2