REPORT DOCUMENTATION PAGE				Form Approved OMB No. 0704-0188		
The public reporting burden for this collection or gathering and maintaining the data needed, and c of information, including suggestions for reduc (0704-0188), 1215 Jefferson Davis Highway, S subject to any penalty for failing to comply with a PLEASE DO NOT RETURN YOUR FO	f information completing an cing the burd uite 1204, Ar a collection of <b>RM TO TH</b>	is estimated to average 1 hour d reviewing the collection of inf den, to Department of Defens lington, VA 22202-4302. Res f information if it does not displa <b>IE ABOVE ADDRESS.</b>	per response, incl prmation. Send cor e, Washington He pondents should be y a currently valid (	uding the tim mments regar adquarters S aware that r OMB control	e for reviewing instructions, searching existing data sources, ding this burden estimate or any other aspect of this collection ervices, Directorate for Information Operations and Reports notwithstanding any other provision of law, no person shall be number.	
REPORT DATE (DD-MM-YYYY) 2. REPORT TYPE   Final Performance Report				<b>3.</b> DATES COVERED (From - To) From: 15-12-2006 To: 30-09-2010		
4. TITLE AND SUBTITLE			1	5a. COM	I NTRACT NUMBER	
Terahertz Speed Ballistic Circuits f	for Space	Applications				
				5b. GRANT NUMBER		
				FA9550-07-1-0032		
				5c. PROGRAM ELEMENT NUMBER		
Dr. Martin Margala						
				5e. TASK NUMBER		
			5f. WORK UNIT NUMBER			
7. PERFORMING ORGANIZATION NAME(S) AND ADDRESS(ES)					8. PERFORMING ORGANIZATION	
University of Massachusetts, Lowell				REPORT NUMBER		
Office of Research Administration 600 Suffolk Street, Lowell, MA 01854-3643					\$51330000001062	
9. SPONSORING/MONITORING AGENCY NAME(S) AND ADDRESS(ES)				10. SPONSOR/MONITOR'S ACRONYM(S)		
AF Office of Scientific Research 875 N. Randolph Street, Room 3112 Arlington, VA 22203					USAF, AFRL	
					11. SPONSOR/MONITOR'S REPORT NUMBER(S)	
				AFRL-OSR-VA-TR-2012-0712		
12. DISTRIBUTION/AVAILABILITY STATEMENT						
Public Release Unlimited						
13. SUPPLEMENTARY NOTES						
14. ABSTRACT						
The technical objective of this resea electronic technology based upon n dimension smaller than the carrier n semiconductor heterostructures, thu confirmed that our new device called temperature even at transistor chan demonstrated that the BDTs can be functionsl integhration inot terahert presented in the attached files.	arch gran ionlinear mean-free us, can op ed ballisti nels large integrate tz speed a	t was to establish a new ballistic transport and j e path. Our test device erate our devices in the c deflection transistor er than mena free path. d into larger circuit ble nalog and digital proce	v discipline the bhenomena the s are structure te temperature can operate at As a second r ocks performi essing. Details	hat we cal at exist in ed in 2-dit range up t several l major ach ng dedica s of differ	Il ballistic electronics. This means an n nanodevices that have the critical mensional electron gas (2DEG) compound to the room temperature. Our experiments hundreds of gigahertz frequency at room nievement of this project was that we ated functions. This opens the door to larger rent activities and achievements are	
15. SUBJECT TERMS						
16. SECURITY CLASSIFICATION OF: 17. LIMITATION OF 18. NUMBER				19a. NAME OF RESPONSIBLE PERSON		
	115 PAGE		PAGES	19b. TELEPHONE NUMBER (Include area code)		
					9/8-934-4/50	

Standard Form 298 (Rev. 8/98) Prescribed by ANSI Std. Z39.18

#### 2008-11 Project Activities: major research and education activities and presentations

The technical objective of this research grant was to establish a new discipline that we call ballistic electronics. This means an electronic technology based upon nonlinear ballistic transport and phenomena that exist in nanodevices that have the critical dimension smaller than the carrier mean-free path. Our test devices are structured in 2-dimensional electron gas (2DEG) compound semiconductor heterostructures, thus, can operate our devices in the temperature range up to the room temperature.

There were four basic thrusts in our program:

(a) Design, fabrication, and process optimization of our ballistic devices. This thrust has been supervised by Profs. Sobolewski and Margala (co-PIs) and graduate students H. Irie and V. Kaushal (V. Kaushal graduated with PhD in EE in April 2011 and joined IBM, at Burlington, VT).

The UML group got access to the Harvard Nanoscience Facility, where they (now former graduate student Vikas Kaushal and current graduate student Kevin Rosario) continued to produce successful BDT structures. During the course of the project, we have manufactured a variety of BDT devices. We improved our yield to near 90% mark. We are now able to produce more than 100 devices in a single run. This highlights the clear statement of our aptitude in nanofabrication. Main results our fabrication optimization procedures are presented in the section "Findings."

(b) Experimental characterization of ballistic transport in nanodevices fabricated out of 2EDG heterostructures, and testing of practical ballistic electronic devices. This thrust has been supervised by Profs. Sobolewski and Margala (co-PIs) and executed by Dr. Gong (post-doc), and graduate students H. Irie, D. Wolpert, and V. Kaushal.

All successfully fabricated devices were screened by optical inspection, followed by various electrical characterization tests using either probe station or specially designed test beds.

We have performed very systematic performance experiments of our TBJs. Our research effort was focused on picosecond, time-domain characterization of the ballistic transport dynamics of our TBJs. This is a unique "experiment-on-chip" technique developed in our laboratory. The tests were intended to demonstrate THz-bandwidth capabilities of ballistic devices and were successfully completed.

In the case of BDTs, besides of continuing tests of practical devices and studying their currentvoltage characteristics, we have conducted characterization of BDT-based logic gates, such as a general-purpose gate (GPG) and NAND. Finally, we started picosecond, time-domain characterization of the BDT switching using the mentioned above "experiment-on-chip" technique.

Main experimental results and their analysis are presented in the section "Findings."

(c) Theoretical analysis and device-level modeling of the ballistic transport and ballistic electronic nanodevice. This thrust has been supervised by Profs. Sobolewski, Ampadu, and Margala (co-PIs) and executed by Dr. Iniguez de la Torre (post-doc) and graduate students G. Guarino, Q. Yu, D. Wolpert, and V. Kaushal. Additional assistance was provided by UML graduate student Mr. K. Rosario.

On a theoretical front, our main issue/activity were studies of time-dependent transport and rectification in two and three terminals ballistic chaotic junction. We have investigated the AC response and the rectification of Two- and Three-Branch ballistic chaotic cavities of mesoscopic size. In particular, we focused on non-linear effects causing the rectification at finite frequencies. The two-terminal model consists of two perfect conductors connected to a chaotic ballistic cavity through quantum point contacts. Charging effects are treated by the scattering matrix approach in the quasi-classical limit.

In the device-level modeling effort, we continued our studies of leakage current mechanisms in BDTs. Using such different simulation tools as Silvaco, COMSOL finite elements, Cadence, our own Monte-Carlo simulator, we have been investigating several important aspects relevant to the leakage mechanisms in BDT. The above modeling tools are capable of addressing various device functionalities, thus, we have used physical simulations (Monte-Carlo) and actual experiments as the reference. We showed that the leakage is dependent on BDT's architecture and output is comparable to the leakages for a specific set of parameters (geometry and power selection) chosen.

We have also continued the development of our simulation tools, especially focusing on our own Monte-Carlo ballistic nanostructure device simulator (BNEDS) and the finite-element modeling. The main direction was to include time-domain analysis.

Main analysis finding and modeling results of our ballistic devices are presented in the section "Findings."

(d) Circuit and systems aspects of ballistic electronics, including exhaustive simulation, analysis, and modeling of gate-level ballistic circuits. This thrust has been supervised by Profs., Margala and Ampadu (co-PIs) and executed by Dr. Iniguez de la Torre (post-doc) and by a graduate student Mr. D. Wolpert.

Throughout the year, we continued our development of circuit simulators suitable for complex, system-level ballistic electronics. Our efforts have been focused on ballistic effects and devices at room temperature, suitable for digital gates built out of ballistic elements. Our approach starts circuit-type simulators, which are fast and represent the industry-standard with finding based on the physical approach using experimental results and Monte-Carlo analysis

Main circuit modeling results and their analysis are presented in the section "Findings."

# Other relevant activities

We established close collaboration with Navy Research Lab in Washington, DC, Dr. Paul Campbel and his colleagues, in area of fabrication and material characterization for high mobility materials including grapheme.

## **Journal Publications:**

1. I. Iñiguez-de-la-Torre, S. Purohit, V. Kaushal, M. Margala, M. Gong, R. Sobolewski, T. Gonzales, J. Mateos, "Exploring Digital Logic Design Using Nano-Devices Through Monte Carlo Simulations", IEEE Transactions on Nanotechnology, vol. 10, issue 6, pp.1337-1446, December 2011.

2. V. Kaushal, I. Iñiguez-de-la-Torre, M. Margala, "Nonlinear electron properties of a InAlAs/InGaAs-based nanodevice: room temperature DC experiments and numerical simulations", Solid-State Electronics Journal, Elsevier Publishers, vol. 56, pp.120–129, February 2011.

3. V. Kaushal, I. Iñiguez-de-la-Torre, H. Irie, Gregg Guarino, W. R. Donaldson, P. Ampadu, R. Sobolewski, and M. Margala, " A Study of Geometry Effects on the Performance of Ballistic Deflection Transistor", IEEE Transactions on Nanotechnology, pp.723-733, vol. 9, no. 6, November 2010.

4. Q. Diduck, H. Irie, M. Margala, "A Room Temperature Ballistic Deflection Transistor for High performance Applications", International Journal of High Speed Electronics and Systems, (IJHSES), vol. 19, no. 1, pp. 23-31, March 2009.

5. H. Irie, Q. Diduck, M. Margala, R. Sobolewski, M. Feldman, "Nonlinear characteristics of Tbranch junctions—transition from ballistic to diffusive regime", Applied Physics Letters, Vol.93, Issue 5, 6 August 2008.

### **Most Recent Presentations**

Martin Margala, Roman Sobolewski, "THz BDT Electronics" AFOSR Annual Project Review, Arlington, VA, May 26, 2011, 2010.

Vikas Kaushal, "Ballistic Electronics", presentation at IBM, Burlington, VT, June 2011.

- D. Wolpert, I. Iñiguez-de-la-Torre, V. Kaushal, M. Margala, P. Ampadu, "General Purpose Logic Gate using Ballistic Nanotransistors", accepted for presentation at the 11<sup>th</sup> IEEE Conference on Nanotechnology, Portland, OR, August 15-18, 2011.
- V. Kaushal and M. Margala, I. Iñiguez-de-la-Torre, T. González, J. Mateos, "Realization of Logic Operations Through Optimized Ballistic Deflection Transistors", in Proceedings of 2011 IEEE Compound Semiconductor IC Symposium, October 16-19, 2011, Hawai, HI.

# **Conference Publications**

S. Purohit, I. de laTorre, V. Kaushal, **M. Margala**," High Performance Digital Circuit Design using Ballistic Nano-electronics", *in Proceedings of 53<sup>rd</sup> IEEE Midwest Symposium on Circuits and Systems 2010 (MWSCAS 2010)*, August 1-4 2010, Seattle, USA.

- V. Kaushal, I. Iniguez-De-La-Torre, **M. Margala**, "Room Temperature Nonlinear Ballistic Nanodevices for Logic Applications", in Proceedings in the 68<sup>th</sup> Annual Device Research Conference, University of Notre Dame, IN, June 21-23, 2010.
- Iniguez-De-La-Torre, V. Kaushal, **M. Margala**, J. Mateos, T. Gonzales, "Sub-THz Frequency Analysis in Nano-scale Devices at Room Temperature", in Proceedings in the 68<sup>th</sup> Annual Device Research Conference, University of Notre Dame, IN, June 21-23, 2010.
- V. Kaushal, I. Iniguez-De-La-Torre, M. Margala, "Topology Impact on the Room Temperature Performance of THz-Range Ballistic Deflection Transistors", in the Proceedings of 20th ACM Great Lakes Symposium on VLSI, Rhode Island, May 16-18, 2010.
- M. Margala, R. Sobolewski, P. Ampadu, Y. Shapiro, "Ballistic Electronics Breaking the Barrier in Terahertz Speed Processing", in Proceedings of SPIE - *The International Society* for Optical Engineering, v 7671, 2010, Terahertz Physics, Devices, and Systems IV: Advanced Applications in Industry and Defense, April 2010.

#### 2008-2011 Project Findings: major research findings and results

Our main findings are presented according to the four basic thrusts of our program (see Project Activities):

(a) Design, fabrication, and process optimization (both experimental and modeling) of our ballistic devices. This thrust has been supervised by Profs. Sobolewski and Margala (co-PIs) and executed by Dr. Iniguez (post-docs), and graduate students H. Irie, G. Guarino, and V. Kaushal. Additional assistance was provided by K. Rosario

We have studied experimental dependencies of performance of room temperature BDTs for quasi-ballistic regime, on its dimensional ratios. Experimental transconductance change based on geometry variations was studied for smaller and larger devices with the channel width of 300 nm and 500 nm, respectively. Transconductance variation for a series of drain bias was also observed for a specific geometry and dimension. By means of modeling with Monte Carlo, we reported on the effect of different geometry parameters on the transfer characteristic of ballistic deflection transistors. The strength of the gate control in the InGaAs channel was analyzed.



Fig. 1. (a) SEM image (with 500 nm scale indicator) of a BDT with 500 nm channel width and 100 nm gate-channel trench width. The top-left ( $V_{LD}$ ) and top-right ( $V_{RD}$ ) ports are drain ports, bottom-left ( $V_{LG}$ ) and bottom-right ( $V_{RG}$ ) ports are gates. Top port ( $V_{TD}$ ) is a bias port that controls gain, and the bottom ( $V_{SS}$ ) port is the source. Bright regions and dark regions indicate 2DEG and removed material respectively. (b) Transfer characteristic in push-pull gate voltage (in reference to the left gate).

Figure 1 (a) presents a micrograph of a fabricated BDT. It has six terminals: a grounded electron source ( $V_{SS}$ ), left and right gates ( $V_{LG}$  and  $V_{RG}$ ), and three biased drains ( $V_{TD}$ ,  $V_{LD}$  and  $V_{RD}$ ). The top drain is a pull-up terminal while the left and right drains are output terminals. In Fig. 1(b), dependence of  $I_{LD}$  and  $I_{RD}$  on voltage applied at the gates in push-pull bias fashion ( $V_{LG} = -V_{RG}$ ) is shown. The voltages applied in the drains are:  $V_{LD} = V_{RD} = V_{TD} = 1$  V. We observe that  $I_{LD}$  first increases as a function of gate voltage then decreases. This is due to the fact that the channel first is being pinched off, then, as the gate voltage is further increased, the electrons are steered from the right drain into the left drain, and, eventually, the channel pinches off again. At the peak between the steering region and the pinch-off region, we have maximum conductivity. Note that the pinch-off gate voltage is the point defined when current starts decreasing. The  $I_{RD}$  has the identical response, but is mirrored about the center axis. This positive and negative

transconductance  $g_m$  region characteristics, enables circuits that are inverting and non-inverting, depending only on gate offset voltage. The shape of this transfer characteristics makes it ideal for a frequency doubler. A gate bias that enables the input to swing past either side of the peak output current will result in an output signal that is twice the input frequency. A circuit utilizing this effect can have a significant gain.

Identical characterization as shown and discussed above was also performed for the BDT with the channel width of 300 nm and 80 nm gate-channel trench width.



Fig. 2. Comparison of change in transconductance as a function of applied drain bias and a linear fit for BDT with c = 300 nm and 500 nm.

Figure 2 illustrates our major result, namely, the dependency of the transconductance  $g_m$  on the channel width c. We observe that for small devices,  $g_m$  is higher than the large devices. This is because of the fact that in small devices, the electric field effect produced by gates is strong enough to control and steer electrons along the channel due to its smaller trench width of 80 nm. On the other hand, in large devices, a trench width of 100 nm is too large for the gates to control the current transport efficiently. Since the channel is wider, the electric field effect of gates becomes weaker along the central part of the channel, which reduces the control of gate sweep. This, in turn, reduces the change in current with applied bias, which gives smaller  $g_m$  values.



Fig. 3(a) MC simulated transfer characteristics for the 500-nm channel BDT of reference. The values corresponds to the x-axis are the left gate voltage ( $V_{LG} = -V_{RG}$ ). (c) 2D map of the carrier concentration for  $V_{LG} = -0.3$  V.



Fig. 4. Right and left drain currents as a function of left gate voltage, computed using the FEA simulation for the 300-nm channel BDT of reference.

Our experimental studies were directly compared to both Monte Carlo (MC) and finite element analysis (FEA) physical analysis in order to directly assess how accurate are our simulation tools. Figure 3 shows the MC results for both the transfer function and the underlying 2D field distribution, while Fig. 4 presents the same transfer function modeling, but using the FEA method. We note that in both cases the agreement between experiments and our modeling is very satisfactory.

(b) Experimental characterization of ballistic transport in TBJs fabricated out of 2EDG heterostructures. This thrust has been supervised by Profs. Sobolewski and Margala (co-PIs) and executed by the graduate students H. Irie. Additional assistance was provided by O. Magana (visitor).

We have completed our extensive experimental characterization of carrier transport dynamics in our nanostructured TBJs excited by picosecond electrical transients. Our measurements were performed using developed by us a femtosecond electro-optic (EO) sampling system. As a test sample, we used a TBJ rectifier consisting of two TBJs in parallel and placed in a coplanar waveguide (CPW). The subpicosecond electrical excitation pulses were generated by an optically triggered photoconductive switch, while a LiTaO<sub>3</sub>-based EO transducer measured the waveform of the incident and transmitted voltage signals with a subpicosecond temporal resolution. We used the special "experiment-on-chip" configuration (see Fig. 5), which allowed the rectifier's electrical response to be studied with a bandwidth of up to 1 THz.



Fig. 5. Optics system and integrated device chip for the time-domain EO sampling measurement of a TBJ rectifier.



Fig. 6. Subpicosecond response of a TBJ rectifier (solid line) and circuit simulations (crosses). The inset shows EO sensing position with respect to the TBJ.

Figure 6 shows the subpicosecond TBJ response (solid line) collected after the nanostructure (inset in Fig. 6) and we observe an excellent agreement between the experiment and the equivalent-circuit-based simulation (crosses). From the Fourier transform of the time-domain signals, frequency spectra of incident and transmitted signals up to approximately 0.7 THz were successfully obtained. The TBJ rectifier did not degrade the frequency spectrum of the transmitted electrical pulses within the studied frequency range, which indirectly confirmed its high-frequency performance in THz frequencies. The limiting factor of the system bandwidth was studied. It was shown that the wave propagation properties of the CPW, rather than the intrinsic response of the PC switch, limited the system bandwidth. The intrinsic response of the PC switch had a subpicosecond FWHM and rise time that promises an extension of the bandwidth >1 THz by reducing the dispersion effect during the wave propagation.

(c) Circuit and systems aspects of ballistic electronics, including exhaustive simulation, analysis, and modeling of gate-level ballistic circuits. This thrust has been supervised by Profs Margala and Ampadu (co-PI) and executed by student D. Wolpert.

We have solved an apparent discrepancy between our measured NAND gate [Fig. 7(a)] response and the empirical NAND gate model consisting of two BDT device models connected in a drainsource configuration [Fig. 7(b). The discrepancy, shown in Fig. 7(c) and Fig. 7(d) for the  $i_F$  and  $v_F$  plots, arose because the empirical model did not consider the difference in drain potential between the left and right drains of the left BDT in Fig. 7(a). The left drain of that BDT is connected to a bias voltage, and the right drain of that BDT is the sum of the three bias voltages used to bias the right BDT. This difference between the drain biases causes the A = 0/B = 1 state output current to be skewed towards the A = 0/B = 0 state output current, shown in Fig. 7(d). To fix this issue with the model, we have included a new empirical data set in the current-controlled voltage sources (shown in Fig. 7(b) that includes the impact of each drain voltage in each BDT on that BDT's drain output. This results in the updated model shown in Fig. 7(e), which is shown to match the measured outputs much more closely (v<sub>Low</sub> is a measure of the potential difference between the left and right drains in the left BDT).





Fig. 7. (a) NAND gate SEM, (b) updated model, and waveforms from (c) previous model, (d) measured results, and (e) new model.

The GPG device has been fabricated and measured. An SEM of the fabricated gate is shown in Fig. 8(a), with a schematic of the gate operation shown in Fig. 8(b). Electrons enter the lower central channel, and are steered left or right by gate A. The electrons then can enter either the left or right drain of the central BDT, where they are further steered by the two gates controlled by the input B. Electrons are steered into the output terminal W when A = 0/B = 0, output terminal X when A = 1/B = 0, output terminal Y when A = 0/B = 1, and output terminal Z when A = 1/B = 1.

By connecting the output terminals appropriately to external nodes (e.g., F and !F, not shown), any two-input logic functionality can be created.



Fig. 8. General purpose gate (a) SEM and (b) schematic.

The fabricated GPGs were measured at the Cornell CNF and the measurement results are shown in Fig. 9 for the XOR and XNOR GPG gate configurations (where terminals W and Z are connected together and terminals X and Y are connected together). The input pattern is shown in Fig. 9(a). The measured results in Fig. 9(b) indicate the correct XOR functionality with the A = 0/B = 1 and A = 1/B = 0 states resulting in logic high and the A = 0/B = 0 and A = 1/B = 1 states resulting in logic low. The measured results in Fig. 9(c) indicate the correct XNOR functionality, with the A = 0/B = 0 and A = 1/B = 1 states, resulting in logic high and the other two states resulting in logic low. This is the first demonstration of XOR and XNOR functionality with BDTs.



Fig. 9. Measured results from GPG. (a) Inputs, (b) XOR response, (c) XNOR response.

We have also designed and tested a half-adder based on three BDTs, as shown in Fig. 10. The half adder has two input entry channels, where electronics are injected into the device. The left and right transistors are regular BDTs. The middle transistor is a modified BDT, in which the center triangle is changed into a diamond so that electrons are allowed to exit through S and  $\bar{s}$  terminals. When A = B = 1, a very limited flux of electrons from the right BDT is deflected to the center BDT; in contrast, most of the electrons injected through the left BDT are deflected to the center. Gate voltage on the connection between BDTs further steers the electron movement. Because of the high voltage on B, the electrons from the left BDT transfer to the terminal S, resulting in logic '0'. There are few electrons than the terminal  $\bar{s}$ , resulting in logic '1' on carry. Similarly, if A = B = 0, the electrons contributed by the right BDT are deflected to the terminal S, resulting in logic '0'. There are more electrons exiting through C than through  $\bar{c}$ , resulting in logic '0' on carry. The functional correctness is examined in our Monte-Carlo simulator, and the results are shown in Fig. 11.



Fig. 10. Half adder design (a) schematic and (b) SEM image.



Fig. 11. Monte-Carlo simulation results.

Measurement results based on the fabricated half adder [shown in Fig. 10(b)] were performed using a six-probe measurement station in the CNF at Cornell University. Because of the limitation of the measurement equipment, only a limited number of input combinations were examined on the proposed half adder. Fig. 12 shows the measurement results for the case input A! = input B. As shown, the voltage sweeping does not affect the output current of sum terminal, which conforms the functionality of the half adder. There is a 5- $\mu$ A current difference between sum and sum\_n; the trends for carry and carry\_n are correct. Because of asymmetrical loads of pads, the current degradation for carry and carry\_n is not equal as the sweeping voltage increases. In our interested operation voltage region (-0.2~0.2 V), we converted the measured current to voltage. As shown in Fig. 13, the output of sum and carry terminals are correct for the examined input cases, although the carry terminal has minor voltage fluctuation.









Fig. 13. Half adder function examination (a) input A waveform (b) input B waveform (c) sum current (d) carry current (e) converted sum voltage (f) converted carry voltage.

Presently, we have been looking ahead to use BDTs in large-scale circuits, integrating discrete BDT logic gates into cells consisting multiple of GPGs. To demonstrate the potential for large-scale integration, we intend to create a 5-GPG full adder. Circuit design with BDTs is going to be somewhat similar to traditional dual-rail logic design; each logic gate requires complimentary gate inputs. Unlike traditional logic design, the outputs F and !F will be generated by connecting the BDT drains to current-to-voltage converters, which then will produce the desired output.