

TECHNICAL REPORT 1990 March 2010

# Threshold Voltage Tuning of Metal-Gate MOSFET Using an Excimer Laser

R. P. Lu A. D. Ramirez B. W. Offord S. D. Russell

Approved for public release; distribution is unlimited.

SSC Pacific San Diego, CA 92152-5001

TECHNICAL REPORT 1990 March 2010

# Threshold Voltage Tuning of Metal-Gate MOSFET Using an Excimer Laser

R. P. Lu A. D. Ramirez B. W. Offord S. D. Russell

Approved for public release; distribution is unlimited.



SSC Pacific San Diego, CA 92152-5001

## SSC PACIFIC San Diego, California 92152-5001

M. T. Kohlheim, CAPT, USN Commanding Officer

# ADMINISTRATIVE INFORMATION

This report is an In-house Laboratory Independent Research project and was prepared for the Office of Naval Research by the Advanced Technology Branch (Code 5543) of the Electromagnetics & Advanced Technology Division (Code 554) at SPAWAR Systems Center Pacific, San Diego, CA.

Released by A. D. Ramirez, Head Advanced Technology Branch

This is a work of the United States Government and therefore is not copyrighted. This work may be copied and disseminated without restriction. Many SSC Pacific public release documents are available in electronic format at http://www.spawar.navy.mil/sti/publications/pubs/index.html.

C. A. Keeney Technical Director

Under authority of S. D. Russell, Head Electromagnetics & Advanced Technology Division

## CONTENTS

1. INTRODUCTION	1
2. EXPERIMENT	2
3. RESULTS AND DISCUSSION	2
4. CONCLUSION	4
5. REFERENCES	4

### Figures

1. Experimental results of the threshold voltage as a function of the number of laser pulses for a metal-gate device.	3
2. Experimental results of the threshold voltage as a function of the number of laser pulses for the poly-Si gate device.	3

#### EXECUTIVE SUMMARY

This report presents a localized method for tuning the threshold voltages ( $V_t$ ) of multilayer metalgate metal-oxide-semiconductor field-effect transistor (MOSFET) devices with a spatial area theoretically limited by the wavelength of the laser beam. This technique allows an independent means to tailor threshold voltage on a device-to-device basis that provides greater design flexibility. This maskless technique allows tailoring of thresholds by tuning the work function of the gate by intermixing titanium and titanium nitride using a laser pulse. The source and drains of the MOSFET are simultaneously annealed by the laser.

### **1. INTRODUCTION**

With the increasing use of portable and wireless electronic systems, reduction in power/energy consumption has become one of the most important design concerns. Power dissipation not only affects performance and battery life, but also has a large impact on packaging, reliability, and heat removal costs.

Leakage power minimization has prompted various integrated circuit manufacturers to employ multiple- $V_t$  processes [1]. Many process technologies provide dual- $V_t$  transistors. This technique uses high- $V_t$  for transistors in the non-critical paths to reduce the static power (minimizing overall leakage power) while low- $V_t$  transistors are used in the performance-critical paths to meet performance requirements. Thus, an adjustable threshold voltage is highly advantageous not only for process control, but multiple- $V_t$  applications as well.

There are several factors that control  $V_t$ . Gate oxide thickness, work function of the gate, and channel doping are the main independent factors. Ion implantation and subsequent furnace annealing is used to control the channel doping, which has a direct effect on the Fermi potential and the depletion charge. An increase in the channel doping increases  $V_t$ .

Gate oxide thickness controls  $V_t$  directly. As gate oxide thickness increases, the gate oxide capacitance is reduced and  $V_t$  will increase. However, the thickness of the oxide is determined by the technology node, and while multiple gate oxides are sometimes used, they are usually chosen to interface with outside power supplies. Three gate oxides on the same technology is usually all that is practical to manufacture due to the complexity of growing different thickness gate oxides on the same wafer.

The third factor is the gate work function. This method for  $V_t$  control may very well be the best approach because the choice of a lower resistance gate material directly results in a higher unity power gain, fmax, which is an important figure of merit for radio-frequency devices. Metals are attractive for replacing polysilicon (poly-Si) as the gate material due to their very low resistance properties. Therefore, it would be desirable to find a metal with a work function in the range of 4.4 to 5.0 eV, which is compatible with current silicon processing technology. However, current MOSFET technology uses a poly-Si gate that can withstand high-temperature furnace anneals.

A metal-gate MOSFET is desirable both for lowered resistance and the reduction of poly-Si depletion effects that leads to better short-channel effects. Metals with a suitable work function, such as aluminum (Al), were considered as a gate material, but could not be used due the high thermal processing temperatures exceeding the melting point of these metals. More recently, higher melting point metals such as tungsten (W) and tantalum (Ta) were proposed as alternative gate materials [2, 3].

As device threshold voltages are reduced, faster switching and higher current drive is achieved at the expense of decreased noise margin, increased leakage current, and increased power. Recent applications of multiple V<sub>t</sub> technology have been demonstrated in IBM's G6 Microprocessor [4], where the low V<sub>t</sub> threshold is approximately 90 mV lower than that of the nominal-V<sub>t</sub> device. Their strategy was to add low-V<sub>t</sub> devices, where acceptable, to all critical paths until the critical path was fully low-V<sub>t</sub>. At this point, the processor has gained the maximum advantage (10% improvement) from low-V<sub>t</sub> and adding more would unnecessarily increase power and noise. An example of dual-V<sub>t</sub> or variable-V<sub>t</sub> for leakage current reduction in memory circuits was reported by Margala for Static Random Access Memory (SRAM) applications [5]. Low-voltage complementary metal oxide semiconductor (CMOS) circuits have shown as much as 80% power leakage savings using dual-V<sub>t</sub> technology [6].

The process for tuning the threshold voltage occurs after the metal-gate stack is formed via physical vapor deposition (PVD) and the source and drain of the MOSFET have undergone ion implantation. At this point, the device is irradiated with a series of laser pulses to anneal the source and drain regions while the majority of the laser energy impinging on the gate region is reflected off the metal gate. The substrate is preferably silicon-on-insulator (SOI) to facilitate higher temperatures near the gate interface in comparison to bulk Si.

#### 2. EXPERIMENT

A self-aligned process is used to fabricate metal-gate MOSFET devices on a single SOI wafer formed by Separation-by-Ion-Implantation-of-OXide (SIMOX). The multilayer metal-gate of the self-aligned MOSFET was formed by PVD of 10-nm titanium (Ti), followed by 50 nm of titanium nitride (TiN) and 200-nm Al on top of a 7.5-nm gate oxide formed by dry oxidation.

After source and drain implantation, the devices were irradiated with a 308-nm XeCl excimer laser at a fluence (energy density) of 415 mJ/cm<sup>2</sup>. Each laser pulse normally occurs on a time scale of 10 to 30 ns and activates the source and drain dopants, as well as initiating thermal mixing. The TiN layer intermixes with the bottom Ti layer as a result of N diffusion at 800°C temperatures. This intermixing causes the work function of Ti (4.33 eV) to shift towards the work function of TiN (4.55 eV), directly increasing the threshold voltage. The laser-induced thermal activation of channel dopants also contributes to the V<sub>t</sub> increase as a smaller second-order effect for a larger number of laser pulses.

#### **3. RESULTS AND DISCUSSION**

Figure 1 shows the experimental results of the threshold voltage as a function of the number of laser pulses for a metal-gate device. The threshold voltage was obtained using the traditional linear extrapolation method at the point of maximum slope. A typical error of  $\pm 0.01$  eV is assigned to each data point to account for discrepancies in the fabrication process. The threshold voltage exhibits a linear shift of 70 mV from 0.32 to 0.39 V over 20 laser pulses, which is controlled by the laser fluence and the number of pulses. A poly-Si gate transistor was fabricated for comparison. In this situation, the majority of the laser irradiation of the poly-Si gate is absorbed in the gate.



Figure 1. Experimental results of the threshold voltage as a function of the number of laser pulses for a metal-gate device.

Figure 2 shows the experimental results of the threshold voltage as a function of the number of laser pulses for the poly-Si gate device. A typical error of  $\pm 0.01$  eV is assigned to each data point to account for discrepancies in the fabrication process. As compared to Figure 1, the threshold voltage remains relatively constant over a series of 20 laser pulses, thereby confirming the ability to control V<sub>t</sub> using the inventive process of a metal-stack and laser annealing.



Figure 2. Experimental results of the threshold voltage as a function of the number of laser pulses for the poly-Si gate device.

#### 4. CONCLUSION

A new method of tuning the threshold voltage of a MOSFET has been demonstrated with a Ti/TiN metal-gate MOSFET using a pulsed excimer laser [7]. The results show that the threshold voltage can change by up to 70 mV. These results could not be duplicated in an identical poly-Si gate MOSFET, which indicates that a model describing the intermixing of the metal multilayers causing a metal work function shift can be used to explain the shift in the threshold voltage as a function of the number of laser pulses.

### **5. REFERENCES**

- [1] N. Sirisantana, L. Wei, and K. Roy. 2000. "High-Performance Low-Power CMOS Circuits Using Multiple Channel Length and Multiple Oxide Thickness." *Proceedings of the 2000 IEEE International Conference on Computer Design: VLSI in Computers & Processors* (pp. 227– 234). International Conference on Computer Design, September 17–20, Austin, TX. IEEE Computer Society.
- [2] I. Polishchuk and C. Hu. 2000. "Polycrystalline Silicon/Metal Stacked Gate for Threshold Voltage Control in Metal-Oxide-Semiconductor Field-Effect Transistors," *Applied Physics Letters* 76:1938
- [3] P. Xuan and J. Bokor. 2003. "Investigation of NiSi and TiSi as CMOS Gate Materials," *IEEE Electron Device Letters* 24:634
- [4] T. McPherson, R. Averill, D. Balazich, K. Barkley, S. Carey, Y. Chan, Y. H. Chan, R. Crea, A. Dansky, R. Dwyer, A. Haen, D. Hoffman, A. Jatkowski, M. Mayo, D. Merrill, T. McNamara, G. Northrop, J. Rawlins, L. Sigal, T. Slegel, D. Webber, P. Willimans, and F. Yee. 2000. "760MHz G6 S/390 Microprocessor Exploiting Multiple Vt and Copper Interconnects." 2000 *IEEE International Solid-State Circuits Conference Digest of Technical Papers* (pp. 96-97). February 7–9, San Francisco, CA. IEEE Solid Circuits Society.
- [5] M. Margala. 1999. "Low-Power SRAM Circuit Design." *Records of the 1999 IEEE International Workshop on Memory Technology, Design and Testing* (p. 115) August 9–10, San Jose, CA. IEEE Computer Society.
- [6] K. Roy and R. Krishnammthy. 2001. "Design of Low Voltage CMOS Circuits." Proceedings of the International Symposium on Circuits & Systems (ISCAS'01) (pp. 3.2.1-3.2.29). May 6–9, Sydney, Australia. Institute of Electrical and Electronics Engineers.
- [7] R. P. Lu, A. D. Ramirez, B. W. Offord, and S. D. Russell. 2006. "Method for Tuning the Threshold Voltage of Mutilayer Metal-Gate MOSFET Devices Using a Pulsed Laser." U.S. Patent 7,153,749.

REPORT DOCUMENTATION PAGE				Form Approved OMB No. 0704-01-0188		
The public reporting burden for this collection of information is estimated to average 1 hour per response, including the time for reviewing instructions, searching existing data sources, gathering and maintaining the data needed, and completing and reviewing the collection of information. Send comments regarding this burden estimate or any other aspect of this collection of information, including suggestions for reducing the burden to Department of Defense, Washington Headquarters Services Directorate for Information Operations and Reports (0704-0188), 1215 Jefferson Davis Highway, Suite 1204, Arlington VA 22202-4302. Respondents should be aware that notwithstanding any other provision of law, no person shall be subject to any penalty for failing to comply with a collection of information if it does not display a currently valid OMB control number. <b>PLEASE DO NOT RETURN YOUR FORM TO THE ABOVE ADDRESS.</b>						
1. REPORT DAT	re (DD-MM-YYY	Y) 2. REPO	ORT TYPE		3	3. DATES COVERED (From - To)
03-2010 4 TITLE AND S		Final				
THRESHOL	D VOLTAGE 1	TUNING OF N	METAL-GATE MOSI	FET USING A	N E	5b. GRANT NUMBER
EXCIMER LASER					Į	5c. PROGRAM ELEMENT NUMBER
6 AUTHORS						
R. P. Lu						Su. PROJECT NUMBER
A. D. Ramire	Z				ť	5e. TASK NUMBER
S. D. Russell					ť	5f. WORK UNIT NUMBER
7. PERFORMIN	G ORGANIZATIC	N NAME(S) AN	D ADDRESS(ES)			8. PERFORMING ORGANIZATION
SSC Pacific San Diego, C	A 92152–5001					
						TR 1990
9. SPONSORIN	G/MONITORING	AGENCY NAME	E(S) AND ADDRESS(ES	)		10. SPONSOR/MONITOR'S ACRONYM(S) ONR
Office of Na	val Research				1	11. SPONSOR/MONITOR'S REPORT
Arlington, V	A 22217-5660					NUMBER(S)
12. DISTRIBUTI	ON/AVAILABILI	Y STATEMENT				
Approved for	public release;	distribution is	unlimited.			
<b>13. SUPPLEMENTARY NOTES</b> This is the work of the United States Government and therefore is not copyrighted. This work may be copied and disseminated without restriction. Many SSC Pacific public release documents are available in electronic format at http://www.spawar.navy.mil/sti/publications/pubs/index.html.						
14. ABSTRACT						
This report presents a localized method for tuning the threshold voltages ( $V_t$ ) of multilayer metal-gate MOSFET devices with a spatial area theoretically limited by the wavelength of the laser beam. This technique allows an independent means to tailor threshold voltage on a device-to-device basis that provides greater design flexibility. This maskless technique allows tailoring of thresholds by tuning the work function of the gate by intermixing titanium and titanium nitride using a laser pulse. The source and drains of the MOSFET are simultaneously annealed by the laser.						
15. SUBJECT TERMS						
Mission Area: Microelectronics threshold voltage laser technology MOSEET davices						
16. SECURITY (		NOF:	17. LIMITATION OF	18. NUMBER	19a, NAM	E OF RESPONSIBLE PERSON
a. REPORT	b. ABSTRACT	c. THIS PAGE	ABSTRACT	OF PAGES	R. P. Lu	
U	U	U	UU	16	19B. TELE (619) 55	<b>EPHONE NUMBER</b> (Include area code) 57–4172
	ı					Standard Form 298 (Rev. 8/98)

Prescribed by ANSI Std. Z39.18

## **INITIAL DISTRIBUTION**

84300	Library	(2)
85300	Archive/Stock	(1)
85300	S. Baxley	(1)
55430	A. D. Ramirez	(1)
55430	R .P. Lu	(1)
55660	B. W. Offord	(1)
55400	S. D. Russell	(1)

Defense Technical Information Center Fort Belvoir, VA 22060–6218	(1)
SSC Pacific Liaison Office C/O PEO-SCS	
Arlington, VA 22202–4804	(1)
Center for Naval Analyses Alexandria, VA 22311–1850	(1)
Government-Industry Data Exchange Program Operations Center	
Corona, CA 91718–8000	(1)

Approved for public release; distribution is unlimited.



SSC Pacific San Diego, CA 921542-5001