HPEC 2004 Panel Session: Amending Moore's Law for Embedded Applications

The Second Path: The Role of Algorithms in Maintaining Progress in DSP

Mark A. Richards

Georgia Institute of Technology



Report Documentation Page					Form Approved OMB No. 0704-0188		
Public reporting burden for the collection of information is estimated to average 1 hour per response, including the time for reviewing instructions, searching existing data sources, gathering and maintaining the data needed, and completing and reviewing the collection of information. Send comments regarding this burden estimate or any other aspect of this collection of information, including suggestions for reducing this burden, to Washington Headquarters Services, Directorate for Information Operations and Reports, 1215 Jefferson Davis Highway, Suite 1204, Arlington VA 22202-4302. Respondents should be aware that notwithstanding any other provision of law, no person shall be subject to a penalty for failing to comply with a collection of information if it does not display a currently valid OMB control number.							
1. REPORT DATE 01 FEB 2005	. REPORT DATE 2. REPORT TYPE N/A N/A			3. DATES COVERED			
4. TITLE AND SUBTITLE					5a. CONTRACT NUMBER		
HPEC 2004 Panel Session: Amending Moores Law for Embedded Applications The Second Path: The Role of Algorithms in Maintaining					5b. GRANT NUMBER		
Progress in DSP					5c. PROGRAM ELEMENT NUMBER		
6. AUTHOR(S)			5d. PROJECT NUMBER				
					5e. TASK NUMBER		
					5f. WORK UNIT NUMBER		
7. PERFORMING ORGANIZATION NAME(S) AND ADDRESS(ES) Georgia Institute of Technology					8. PERFORMING ORGANIZATION REPORT NUMBER		
9. SPONSORING/MONITORING AGENCY NAME(S) AND ADDRESS(ES)					10. SPONSOR/MONITOR'S ACRONYM(S)		
					11. SPONSOR/MONITOR'S REPORT NUMBER(S)		
12. DISTRIBUTION/AVAILABILITY STATEMENT Approved for public release, distribution unlimited							
13. SUPPLEMENTARY NOTES See also ADM001742, HPEC-7 Volume 1, Proceedings of the Eighth Annual High Performance Embedded Computing (HPEC) Workshops, 28-30 September 2004. , The original document contains color images.							
14. ABSTRACT							
15. SUBJECT TERMS							
16. SECURITY CLASSIFIC	CATION OF:	17. LIMITATION OF	18. NUMBER	19a. NAME OF			
a. REPORT unclassified	b. ABSTRACT unclassified	c. THIS PAGE unclassified	UU	9	RESPONSIBLE PERSON		

Standard	Form	298	(Rev.	8-98)
Pres	cribed b	y AN	SI Std	Z39-18

Digital Signal Processing is ...

• "... That discipline which has allowed us to replace a circuit previously composed of a capacitor and a resistor with two antialiasing filters, an A-to-D and a D-to-A converter, and a general purpose computer (or array processor) so long as the signal we are interested in does not vary too quickly."

– Prof. Tom Barnwell, Georgia Tech



Reliance on Moore's Law

• Doing our signal processing digitally has allowed us to grow our capability with Moore's Law ...



... but puts our rate of growth at risk if it begins to falter

Elements Contributing to Embedded Processor Performance



The software side of DSP provides another path to exponential growth in capability



Moore's-Law Equivalent Years Required to Match FFT Computational Speedup



5 HPEC04 Panel Session

Technology

Different Character of Hardware (IC) VS. Algorithm Improvements

Improvement Metrics	Hardware	Algorithms	
Regularity	Predictable	Unpredictable	
Dependent variable	Time	Order complexity	
Impact on applications	Incremental	Leap-ahead	
Useful lifetime	3 years or less	10 years or more	
R&D Cost growth	2x in 3 years	1.11x in 3 years	



Types of Algorithm Contributions

- Improved efficiency of existing functionality
 - Quicksort, FFT: $N^2 \rightarrow N \log N$
 - Fast multipole algorithm: $N^2 \rightarrow N$
- Architecture-aware implementations
 - FFTW: discrete Fourier transforms
 - ATLAS: linear algebra
 - SPIRAL: DSP algorithms



Entirely new Functionality

- Creates capability not achievable with any amount of hardware speedup
- Example: voice recognition using parametric modeling and HMMs instead of vocoders and 1960s pattern recognition
- Wavelets, quantum signal processing, nonlinear techniques, knowledge-based and cognitive techniques, *etc.*

Wafer-Fab Capitalization Cost Compared to Annual DSP Algorithm R&D Costs



[†] Salary inflation rate based on US Bureau of Labor and Statistics Median Engineering Salaries 1983-2003

Georgia Institute

Technology

8 HPEC04 Panel Session

Algorithms Provide ...

- The other half of implementation speedup
- Entirely new functionality
- Non-exponential cost growth
- A way forward if hardware speedups slow!

