		er response, including the time for	reviewing instructions, searching existing data sources
ellection of information, including suggestions for	reducing this burden to Washington H	eadquarters Services, Directorate f	parding this burden estimate or any other aspect of this or information Operations and Reports, 1215 Jeffersor
avis Highway, Suite 1204, Arlington, VA 22202-4			
. AGENCY USE ONLY (Leave blank)	2. REPORT DATE	3. REPORT TYPE AN December 1996	ID DATES COVERED
	1996	Final Report	
TITLE AND SUBTITLE		<u>l</u>	5. FUNDING NUMBERS
he OCA CCD camera controller		-	F61708-93-W0076
AUTHOR(S)			
ain Maury (Amaury@obs-az	ur.fr)		
PERFORMING ORGANIZATION NAM			8. PERFORMING ORGANIZATION
servatorie de la Cote d'Azur	E(S) AND ADDRESS(ES)	,	REPORT NUMBER
460 Caussols			
ance		•	SPC-93-4007
ww.obs-nice.fr		- 	
<u>, w.005-11100.11</u>			
SPONSORING/MONITORING AGENCY	NAME(S) AND ADDRESS(ES)		10. SPONSORING/MONITORING AGENCY REPORT NUMBER
ARD		· · ·	
C 802 Box 14	<i></i>	• •	SPC-93-4007
O AE 09499-0039			<u>^</u>
			<u> </u>
SUPPLEMENTARY NO			
DISTRIBUTION/AVAILABILITY STATE	MENT		12b. DISTRIBUTION CODE
	1		
			٨
Approved for Public Release			A
ABSTRACT (Maximum 200 words) is document describes a new CCD	camera controller adapted to		A several large CCD detectors can be
ABSTRACT (Maximum 200 words)	camera controller adapted to commit telescope, deeper di es smaller than that of glass ection of celestial sources. ctions: D CD camera D camera ajor components	gital images can be obtair photographic plates. This	ned, the operating cost of a CCD
ABSTRACT (Maximum 200 words) s document describes a new CCD apted in the focal plane of a large S nera is several orders of magnitude mict telescopes; i.e., real time det s report contaings the following sec quirements analysis scription of the Loral CCD442A CC scription of the camera controller vsical implementation of a mono CO vsical implementation of a multi CC pendix 1: Controller schematics pendix 2: Data sheets of the the magnitude scription 2: Data sheets of the the magnitude second scription of the the magnitude scription 2: Data sheets of the the scription 2: Data sheets of the scription 2: Data scription 2: Data sheets of the scription 2: Data scription	camera controller adapted to commit telescope, deeper di es smaller than that of glass ection of celestial sources. ctions: D CD camera D camera ajor components	gital images can be obtair photographic plates. This	ned, the operating cost of a CCD
ABSTRACT (Maximum 200 words) s document describes a new CCD upted in the focal plane of a large S nera is several orders of magnitude inidit telescopes; i.e., real time det s report contaings the following sec uirements analysis scription of the Loral CCD442A CC scription of the camera controller sical implementation of a mono CC sical implementation of a multi CC endix 1: Controller schematics endix 2: Data sheets of the the ma endix 3: Information about the mid SUBJECT TERMS	camera controller adapted to commit telescope, deeper di es smaller than that of glass ection of celestial sources. ctions: D CD camera D camera ajor components	gital images can be obtair photographic plates. This	ned, the operating cost of a CCD also opens new ways of using
ABSTRACT (Maximum 200 words) s document describes a new CCD upted in the focal plane of a large S nera is several orders of magnitude inidit telescopes; i.e., real time det s report contaings the following sec uirements analysis scription of the Loral CCD442A CC scription of the camera controller sical implementation of a mono CC sical implementation of a multi CC endix 1: Controller schematics endix 2: Data sheets of the the ma endix 3: Information about the mid SUBJECT TERMS	camera controller adapted to commit telescope, deeper di es smaller than that of glass ection of celestial sources. ctions: D CD camera D camera ajor components	gital images can be obtair photographic plates. This	ned, the operating cost of a CCD also opens new ways of using
ABSTRACT (Maximum 200 words) s document describes a new CCD upted in the focal plane of a large S nera is several orders of magnitude imidt telescopes; i.e., real time det s report contaings the following sec unirements analysis scription of the Loral CCD442A CC scription of the camera controller sical implementation of a mont CC endix 1: Controller schematics endix 2: Data sheets of the the ma endix 3: Information about the mic SUBJECT TERMS ARD, Foreign reports, Telescopes	camera controller adapted to commit telescope, deeper di es smaller than that of glass ection of celestial sources. ctions: D CD camera D camera ajor components	gital images can be obtair photographic plates. This	15. NUMBER OF PAGES
ABSTRACT (Maximum 200 words) s document describes a new CCD apted in the focal plane of a large S nega is several orders of magnitude imidt telescopes; i.e., real time det s report contaings the following sec puirements analysis scription of the Loral CCD442A CC scription of the Loral CCD442A CC scription of the camera controller sical implementation of a mono CC sical implementation of a mono CC sendix 1: Controller schematics wendix 2: Data sheets of the the ma bendix 3: Information about the mid SUBJECT TERMS ARD, Foreign reports, Telescopes	camera controller adapted to commit telescope, deeper di es smaller than that of glass ection of celestial sources. ctions: D CD camera D camera ajor components	gital images can be obtair photographic plates. This	15. NUMBER OF PAGES
ABSTRACT (Maximum 200 words) s document describes a new CCD upted in the focal plane of a large S nera is several orders of magnitude insidt telescopes; i.e., real time det s report contaings the following sec unrements analysis scription of the Loral CCD442A CC cription of the Loral CCD442A CC cription of the camera controller sical implementation of a mono CG sical implementation of a multi CC endix 1: Controller schematics endix 2: Data sheets of the the ma endix 3: Information about the mice SUBJECT TERMS ARD, Foreign reports, Telescopes SECURITY CLASSIFICATION 18.	camera controller adapted to commit telescope, deeper di es smaller than that of glass ection of celestial sources. ctions: D 2D camera D camera ajor components crocontroller and its software SECURITY CLASSIFICATION OF THIS PAGE	gital images can be obtain photographic plates. This 19, SECURITY CLASSIFICAT OF ABSTRACT	15. NUMBER OF PAGES         16. PRICE CODE         10N       20. LIMITATION OF ABSTRACT
ABSTRACT (Maximum 200 words) s document describes a new CCD apted in the focal plane of a large S nega is several orders of magnitude imidt telescopes; i.e., real time det s report contaings the following sec quirements analysis scription of the Loral CCD442A CC scription of the camera controller sical implementation of a mont CC sical implementation of a mont CC sical implementation of a multi CC vendix 1: Controller schematics wendix 2: Data sheets of the the ma endix 3: Information about the mic SUBJECT TERMS ARD, Foreign reports, Telescopes	camera controller adapted to ichmidt telescope, deeper die es smaller than that of glass ection of celestial sources. ctions: D CD camera D camera ajor components crocontroller and its software	gital images can be obtain photographic plates. This 19, SECURITY CLASSIFICAT	15. NUMBER OF PAGES       16. PRICE CODE       10N     20. LIMITATION OF ABSTRACT       UL
ABSTRACT (Maximum 200 words) s document describes a new CCD apted in the focal plane of a large S nera is several orders of magnitude imidt telescopes; i.e., real time det s report contaings the following sec unrements analysis scription of the Loral CCD442A CC scription of the Loral CCD442A CC scription of the camera controller sical implementation of a mono CG sical implementation of a multi CC bendix 1: Controller schematics bendix 2: Data sheets of the the material SUBJECT TERMS ARD, Foreign reports, Telescopes SECURITY CLASSIFICATION 18. DF REPORT 18.	camera controller adapted to commit telescope, deeper di es smaller than that of glass ection of celestial sources. ctions: D 2D camera D camera ajor components crocontroller and its software SECURITY CLASSIFICATION OF THIS PAGE	gital images can be obtain photographic plates. This 19, SECURITY CLASSIFICAT OF ABSTRACT	15. NUMBER OF PAGES         16. PRICE CODE         10N       20. LIMITATION OF ABSTRACT         UL         Standard Form 298 (Rev. 2-89)         Prescribed by ANSI Std. 239-18
ABSTRACT (Maximum 200 words) s document describes a new CCD apted in the focal plane of a large S nera is several orders of magnitude imidt telescopes; i.e., real time det s report contaings the following sec unrements analysis scription of the Loral CCD442A CC scription of the Loral CCD442A CC scription of the camera controller sical implementation of a mono CG sical implementation of a multi CC bendix 1: Controller schematics bendix 2: Data sheets of the the material SUBJECT TERMS ARD, Foreign reports, Telescopes SECURITY CLASSIFICATION 18. DF REPORT 18.	camera controller adapted to commit telescope, deeper di es smaller than that of glass ection of celestial sources. ctions: D 2D camera D camera ajor components crocontroller and its software SECURITY CLASSIFICATION OF THIS PAGE	gital images can be obtain photographic plates. This 19, SECURITY CLASSIFICAT OF ABSTRACT	15. NUMBER OF PAGES         16. PRICE CODE         10N       20. LIMITATION OF ABSTRACT         UL         Standard Form 298 (Rev. 2-89)
ABSTRACT (Maximum 200 words) s document describes a new CCD upted in the focal plane of a large S nera is several orders of magnitude inidit telescopes; i.e., real time det s report contaings the following sec unrements analysis scription of the Loral CCD442A CC scription of the Loral CCD442A CC scription of the camera controller sical implementation of a mono CG sical implementation of a multi CC endix 1: Controller schematics endix 2: Data sheets of the the ma endix 3: Information about the mice SUBJECT TERMS ARD, Foreign reports, Telescopes SECURITY CLASSIFICATION 18. DF REPORT 18.	camera controller adapted to commit telescope, deeper di es smaller than that of glass ection of celestial sources. ctions: D 2D camera D camera ajor components crocontroller and its software SECURITY CLASSIFICATION OF THIS PAGE	gital images can be obtain photographic plates. This 19, SECURITY CLASSIFICAT OF ABSTRACT	15. NUMBER OF PAGES         16. PRICE CODE         10N       20. LIMITATION OF ABSTRACT         UL         Standard Form 298 (Rev. 2-89)         Prescribed by ANSI Std. 239-18
ABSTRACT (Maximum 200 words) s document describes a new CCD upted in the focal plane of a large S nera is several orders of magnitude inidit telescopes; i.e., real time det s report contaings the following sec unrements analysis scription of the Loral CCD442A CC scription of the Loral CCD442A CC scription of the camera controller sical implementation of a mono CG sical implementation of a multi CC endix 1: Controller schematics endix 2: Data sheets of the the ma endix 3: Information about the mice SUBJECT TERMS ARD, Foreign reports, Telescopes SECURITY CLASSIFICATION 18. DF REPORT 18.	camera controller adapted to commit telescope, deeper di es smaller than that of glass ection of celestial sources. ctions: D 2D camera D camera ajor components crocontroller and its software SECURITY CLASSIFICATION OF THIS PAGE	gital images can be obtain photographic plates. This 19, SECURITY CLASSIFICAT OF ABSTRACT	15. NUMBER OF PAGES         16. PRICE CODE         10N       20. LIMITATION OF ABSTRACT         UL         Standard Form 298 (Rev. 2-89)         Prescribed by ANSI Std. 239-18
ABSTRACT (Maximum 200 words) s document describes a new CCD apted in the focal plane of a large S nera is several orders of magnitude imidt telescopes; i.e., real time det s report contaings the following sec unrements analysis scription of the Loral CCD442A CC scription of the Loral CCD442A CC scription of the camera controller sical implementation of a mono CG sical implementation of a multi CC bendix 1: Controller schematics bendix 2: Data sheets of the the material SUBJECT TERMS ARD, Foreign reports, Telescopes SECURITY CLASSIFICATION 18. DF REPORT 18.	camera controller adapted to commit telescope, deeper di es smaller than that of glass ection of celestial sources. ctions: D 2D camera D camera ajor components crocontroller and its software SECURITY CLASSIFICATION OF THIS PAGE	gital images can be obtain photographic plates. This 19, SECURITY CLASSIFICAT OF ABSTRACT UNCLASSIFIED	15. NUMBER OF PAGES         16. PRICE CODE         10N       20. LIMITATION OF ABSTRACT         UL         Standard Form 298 (Rev. 2-89)         Prescribed by ANSI Std. 239-18

....

· .

28.27

# <u>The O.C.A. Schmidt</u> <u>telescope CCD</u> <u>camera controller</u>

## Alain Maury December 1996

This document describes a new CCD camera controller adapted to Schmidt telescopes. It is the final report for EOARD contract ##SPC-93-4007.  $\Im \cup 0076$ 

It contains the following sections :

- Requirements analysis

- Description of the Loral CCD442A CCD

- Description of the camera controller

- Physical implementation of a mono CCD camera

- Physical implementation of a multi CCD camera

The schematics of the controller can be found in Appendix 1, and the data sheets of all the major components in Appendix 2. Information related to the microcontroller and its software can be found in Appendix 3.

Cover image : Comet Hale Bopp near Globular cluster Messier 14, taken with the OCA Schmidt telescope CCD camera, on October 30th 1996. 30 seconds exposure without filter. Alain Maury.

Reproduced From Best Available Copy Copies Furnished to DTIC Reproduced From Bound Originals

AQ F03-05-0610

The main reason leading to the replacement of photographic plates by CCD detectors in wide field telescopes is the progressive discontinuation of photographic plates by Eastman Kodak. The second factor is that the larger and larger CCDs are manufactured, and the price of large CCDs is decreasing. It becomes possible to build a large multi CCD camera for a relatively low price. If several large CCD detectors can be adapted in the focal plane of a large Schmidt telescope, deeper digital images can be obtained. the operating cost of a CCD camera is also several orders of magnitudes smaller than that of glass photographic plates.

This can also open new ways of using Schmidt telescopes, i.e. real time detection of celestial sources. This project has been mainly oriented toward the real time detection of Earth Grazing Asteroids (EGA).

#### **Requirements analysis**

The first step is to determine the different properties of the electronic system ( the "controller" ) required to drive several CCDs at the focal plane of a Schmidt telescope. These are examined in detail in the following paragraphs.

#### Schmidt focal sphere :

A typical "big Schmidt" telescope focal plane is in the order of 30 to 35 cm wide on a side, with a focal length not too different from 3.15 meters, giving a scale of slightly larger than 1 arc minute per mm, or 15 microns per arc second.

In the Schmidt telescope optical design, the focal locus is a sphere, and this means that the usual photographic plates are bent in a special chassis in order to obtain sharp images.

In order to use flat detectors it is necessary to use field flattening optics, unless the detector is itself small enough to intercept a part of the sphere small enough to be considered flat ( typically less than 10 mm wide ).

In our case, the CCDs have a 30.72mm side and this would lead to a defocalisation of +/-37 microns across the CCD diagonal. Such a defocalisation is usually clearly visible in focus plates, and could cause deterioration of image point spread function ( psf ) across the field ( which in turn could give inaccuracies in psf based photometry ).

#### Space requirement :

The small size of CCD detectors, combined with the large size of the camera dewars and electronics have prevented their use inside Schmidt telescopes until now when technology and reduced price has allowed to design multi CCD cameras for smaller telescopes.

The group working at the University of Tokyo is the current leader in the development of multi CCD arrays for wide field telescopes with an array of 8x8 1K CCDs in use at Las Campanas Observatory in Chile. The same group is also involved in the large CCD camera currently built for the Sloan Digital Sky Survey.

Elsewhere, when CCDs have been used with Schmidt telescopes, they have mainly been conventionnal observatory cameras used either at the "newtonian" Schmidt focus, (Brorfelde, CTIO, KPNO) i.e. the camera being mounted on the side the telescope's tube, and the optical path being sent outside the optical tube by a flat mirror at 45° angle, or at the Cassegrain focus (Uppsala), an hyperbolic mirror bringing the optical path behind the main mirror.

A "true" Schmidt CCD camera, i.e. placed directly at the focal plane, can contain many large chips, using very compact electronics and non obstrusive cooling systems. Usual cameras are mounted at the back of the telescope, and space is not a major problem. A typical plate holder is less than 10 centimetres thick, and cannot generate much heat in the optical path without affecting the quality of the images.

The CCDs can be mounted in individual cold boxes, each having its own field flattening lens. They can also be abutted, but these specially made CCD chips and packages are usually more expensive than off the shelf CCDs, and finally the CCDs chips can be mounted on a single silicon substrate. For cost reasons, we have chosen the first approach.

#### Budget requirement :

Because these telescopes are not large telescopes with important budgets, and because of the high price of the technology used, it is important to find ways to substantially lower the price of a multi CCD camera so as to be able to convert the telescope from photography to CCDs. For example, a typical price for a thinned 2048\*2048 pixel chip from SITE/Tektronix is in the order of \$80,000. A typical commercial price for a single camera controller without CCD is in the order of \$20,000 or higher. The complete price of such a multi CCD camera using commercial hardware, not taking into account the price of the associated computer system could easily cost several years of the regular operating budget of these instruments.

Procuring 9 large CCDs may also be a difficult task, mainly if the CCDs are thinned back illuminated models. We chose to use a "catalog" CCD, i.e. one which we knew we could order off the shelf. The Loral CCD442A is such a CCD. While grade 1 versions cost \$20,000 each, grade 4 is only \$2,000 a piece, and we felt we would cover more sky ( i.e. discover more objects ) using 9 grade 4 than a single perfect grade 1 chip. Our experience has shown that most of these grade 4 were quite useable with only a small numbers of defects, except one chip which we will have to replace.

#### Mechanical requirement :

Since flat field correction lenses should be used, it is preferred to place small plano convex lenses in front of each CCD instead of a single large lens which would introduce a much larger chromatic aberration. Flat fielding a Schmidt telescope focal plane using plano convex lenses is a technique developed almost with the invention of the Schmidt telescope. We use silica plano convex lenses of 1040 mm radius of curvature. Simulations made by an optician at the O.C.A.

have shown that distorsion and other aberrations created by such a small lens are negligeable. Because the focal surface of a Schmidt telescope is spherical, each CCD must be positioned precisely tangent to this sphere. This involves a mechanism able to move precisely the CCD in height (focus), local tilt in X and Y, rotation (in order to get the CCD lines oriented in respect of the right ascension and declination), and translation in X and Y in order to place the CCD correctly with respect to the other CCDs in case of a multi CCD camera.

This mechanism has to be relatively compact in order to fit inside the telescope's focal plane. This can be done either during assembly, the CCDs being glued in place, ( preferably the right one ), or the CCDs can be installed on adjustable support, which can be adjusted afterwards if necessary. Test images, similar to focus plates allow to measure the relative positioning of the CCDs and permit precise corrections to be made. An iterative alignment process should be completed in less than a week.



The current camera system is a single CCD module, and tilt adjustments are provided by the focalisation system of the regular photographic plate holder, which uses three separate focussing screws of high precision. The picture above shows the modified plate holder with the camera cold box at its center. The CCD chip is seen under the field flattening lens. A vaccuum valve is seen on the left of the box. A rotation system is seen at the upper left ( tangent arm with adjustment screw and counter spring ). Glycol pipes are seen going out of the night. The "command" and "data acquisition" boards are contained in the small box in the lower right. Not seen here is a filter wheel and shutter assembly which covers the whole unit while inside the telescope.

#### **CCD** arrangement :

In the current camera, the CCD is placed simply at the middle of the field. Off the shelf CCDs are generally not buttable. When and if we will use several CCDs inside the plate holder, the

logical choice will be to use a staggered array design ( see following picture ), which allows independent assembly of each individual CCD camera. 9 CCDs could be used in this camera, giving a vertical field of view of 5 degrees, i.e. compatible with the regular field of view of a Schmidt telescope.

In this design, each CCD is separated from the others in the matrix by exactly one CCD field. This way, a given CCD will image an area of the sky comprised in declination between the one above it and the one below it in the other column with a small overlap.

Dealing with the data flow of such a camera is possible using today's computer technology.

While currently the Loral 442A is the less expensive CCD ( as far as  $cm^2$  ), larger CCDs, while more expensive allow to build cheaper cameras, since less electronics and mechanical hardware is required to use them. The logical choice is always to use the largest possible CCDs available. For example, it would be easier to replace the current CCD in our camera with a newly produced Philips 7x9K chip ( 84x110mm of sensitive area, or almost 10 times the sensitive area of a 2K device ) than to build a multi CCD camera using 9 individual 2K devices requiring complex adjustment systems and several controllers. In this case, another type of relative positioning of the CCD must be decided upon, but the general idea of staggering the CCD eases the non redundant coverage of wide sky areas.







<u>Readout rate</u>: A typical Schmidt telescope has a very fast F/ratio, leading to bright images which are most of the time photon noise limited unless using inteference filters. When a small amount of Moon and cirrus clouds are present in the sky, it becomes very difficult to obtain images which are not saturated. Under these conditions, it can be proven that the readout time

of the CCD must be relatively short. Astronomers tend to read CCDs at a typical 40000 pixels per seconds rate so as to preserve a low readout noise. Increasing this rate increases the readout noise of the camera, but it is necessary to realise that the value which needs to be improved is the final signal to noise ratio (SNR) of the image.

Because of our fast F/ratio, time is better spent collecting photons than reading them with the uttermost precision. The slight loss in SNR is easily compensated by a slightly longer integration, much shorter than would have required a longer readout time.

The total time required for the exposure is the exposure time Te plus the readout time Tr. The readout time is equal to the total number of electrons collected divided by the electron flux per second. This number of electrons is equal to the number of incident photons on the detector times its quantum efficiency in the given passband.

$$T = Te + Tr = \frac{E}{w} + Tr$$
(1)

A simplified expression for the Signal to Noise Ratio of the sky in a given CCD exposure, not taking thermal current into account, is :

(2)

$$SNR = \frac{E}{\sqrt{E + RON^2}}$$

Where RON is the readout noise of a CCD controller. It decreases with the square root of the readout time. If the readout noise has a given value at a given time, the readout noise for another time is given by :

$$RONt = RONo \times \sqrt{\frac{To}{T}}$$
(3)

Squaring equation 2, and inputing equation 3 in order to express E in function of a "reference" readout time gives equation 4 :

$$E^{2} = SNR^{2} \times (E + RONo^{2} \times \frac{To}{T})$$
(4)

Solving equation 4 in E gives equation 5 :

$$E = \frac{SNR^{2} + SNR \times \sqrt{SNR^{2} + 4RONo^{2} \times \frac{To}{T}}}{2} (5)$$

Using equation 1 and 5, we can obtain equation 6 which gives the total exposure time versus the photon flux, the controller "reference" readout noise and the readout time :

$$T = \frac{SNR^2}{2\psi} + \frac{SNR}{2\psi} \times \sqrt{SNR^2 + 4RONo^2} \times \frac{To}{T} + Tr \quad (6)$$

I ran a short simulation using a spreadsheet program using equation 6 with typical values in order to plot the required observing time ( exposure plus readout ) versus readout time for different sky signal to noise ratio. To generate these tables, I used the case of a controller with a readout noise of ten electrons at 35000 pixels per second readout rate ( 28 microseconds per pixel ). This would cause a 2K CCD to be readout in two minutes. From this value, we can extrapolate other readout noise at faster conversion rate.

I chose 3 different electrons fluxes which are representative of the average sky brightnesses at our site in different conditions ( without and with filters, depending of the filter ).

I obtained the data of the fourth plot using the optimum points obtained in each curve of the first three. They show obviously that a good CCD controller should be able to adjust its readout rate with the expected sky flux of the exposure being read. It also means for example that an exposure taken with an optical filter should not use the same readout rate as an unfiltered image, provided that telescope time is considered important or expensive. This optimisation of telescope time should be mandatory on large telescopes. Most modern controllers are able to change their sequencing on the fly, and it is surprising that the adjustment of readout rate is not a widespread technique.







## Scan mode :

In order to decrease the effect of loss of observing time caused by CCD readout periods while covering large sky areas, it is also possible to use the CCD in scan mode. In this mode, the telescope stays at rest, with star images corssing the field of view at a regular pace. Electronic charges are shifted across the CCD in synchronicity with the drift of the stars across the CCD, and a continuous readout is performed. This mode is also called Time Delayed Integration ( TDI ). In order to do this, the CCD needs to be precisely aligned with the direction of the motion of stars (i.e. vertical register exactly perpendicular to the celestial equator).

If the telescope is at rest ( so called sidereal scanning ), the frequency of charge shift is proportional to the pixel scale, and the sky's rotation period divided by the cosine of the declination.

In our case, the field flattened camera has a focal length of 3140mm, one pixel equals 15 microns, or 0.98534 "/pixel, and we find that in order to shift the charges at the right speed, we need a time interval between each line of 65510.06813/cos(declination) microseconds.

From this, we can understand that this scanning frequency is different between the bottom and the top of the telescope field of view which are 5 degrees apart on the sky. Hence, in a multi CCD system, each individual CCD must be clocked at a different rate. Because of the asynchronicity between each detector, great care must be taken in order to avoid crosstalk between each CCD. In order to minimise this problem, the sequencer boards have a special reset and clock circuitry which automatically synchronises all the sequencer boards to a fraction of the microcontroller clocks. Also the master board which controls all the sequencers could generate a pixel synchronisation line on which a sequencer could synchronise its pixel readout. There are other effects which are to be taken into account with the scan technique. The scanning performs a projection of a curved sky onto a flat detector. Two effects occur because of this : <u>differential trailing</u> is caused by the fact that the ideal scanning speed should be different between the top and the bottom of a CCD, and <u>field curvature</u> occurs because at high declination a star will not stay on the same line during its motion across the CCD.

The beginning of the scan image shows a signal <u>ramp</u> caused by the fact that objects have integrated during a time which depended on their position on the chip when the shutter opened. Similarly, there is a ramp down at the end of the scan. The following diagram plots the trailing in arc seconds in the upper part of the CCD when clocked so that the central pixels are correctly drifted with 3140mm of focal length for 3 types of CCDs, i.e. Loral 2K (15 microns pixels, 30.72 mm on a side, 134 seconds of exposure time in sidereal scanning with our telescope ), Kodak 2K (9 microns pixels, 18.4mm, 81 seconds ) and TI 1K (12 microns pixels, 12.3 mm, 54 seconds ).

If a is the field of view of the CCD, d the declination of the image, the trailing in arc second ( if the angles are expressed in degrees ) is :

$$= 3600 \times \alpha \times \cos\left(\delta + \frac{\alpha}{2}\right) \times \left(\frac{1}{\cos\left(\delta + \frac{\alpha}{2}\right)} - \frac{1}{\cos\left(\delta\right)}\right)$$

In practice, with the CCD we use, differential trailing is visible at declinations higher than 10 degrees, and becomes unbearable at declinations higher than 25 degrees, as shown in the following diagram. With smaller CCD, the useable range is much higher, but the limiting magnitude is also much smaller.

Trailing at the north edge of a CCD in scan mode with the OCA Schmidt telescope



In our case, field curvature is not seen at declinations higher than 35 degrees, so is not a real problem.

A big advantage of scanning is related to the fact that since a given pixel in the final image is the average of all the pixels in a given line, images tend to be much cleaner in terms of cosmetic quality.

One of the requirements is that the readout time of a line be shorter than the time interval between two line transferts. One can increase the readout time ( thereby decreasing readout noise ) to the largest possible value. On the other hand, it is possible to move the telescope eastward so that the line transfert interval decreases to line readout time. In our case ( pixel acquisition time of 5.5 microseconds, line readout time of 11.35 milliseconds ), one can scan at the equator at about 5 times higher than sidereal rate, and cover an area of 43 square degrees per hour per CCD, to the expense of course of an integration time reduced to 26 seconds. This mode is very interesting in order to detect fast moving objects, which for longer integration times would have trailed over several pixels. Using 9 CCDs simultaneously, the coverage on the equatorial zone can be of 4600 square degrees in a single 12 hours night, or about 9% of the visible sky. Covering the whole sky twice per run becomes theoritically feasible. The main problem is that the detection software has to be able to handle very large individual files, since we typically obtain 170 megabytes files in a matter of 45 minutes of observing time. The main limitation in our case is the fact that the sky zone which can be scanned is limited in declination around the celestial equator.

In order to avoid these effects there could be three possible solutions :

- Scan along great circle (any circle containing the center of the celestial sphere). This is not possible in our case since the motorisation system of our telescope does not allow continuous motion in declination. Replacing the declination drive for example with a direct motor drive is a possible solution in that respect.

- As shown above, use smaller CCDs, since this will limit the viewing angle of the CCD. This solution is not practical since smaller CCDs provide shorter exposure times.

- Use a faster readout controller, so that the proportion of time spent reading out the CCD in stare mode be relatively small compared to the exposure time. The limit of this system is that readout noise increases with the square root of readout time, and that fast conversion time analog to digital converters of high accuracy are very expensive, bringing the price of the system much higher. I used a compromise by choosing a converter which main application is audio conversion, thereby allowing a low price, fast readout rate (1 pixel / 5 microseconds), and high accuracy (18 bits precision, truncated to 16 with 14 bits of linearity).

In term of time spent, scanning starts to be more efficient with our controller as soon as the length of the sky is larger than 6 degrees. Any speed gain over the converter we have been led to choose would become more expensive by a minimum factor of 6 ( See budget requirements above... ).

#### Reliability :

It seems clear to many users that the most often encountered failures are related to power supplies and to connections inside the camera. The actual design tendency is to limit the number of boards of the camera electronics to the minimum; and to use connectors soldered to the printed circuit board whenever possible.

#### Anti blooming :

Because the field of view of each CCD at our telescope (34 arc minutes) is quite large, and because their limited dynamic range, there are always bright stars in the field of view which end up being saturated. The charges bleed alond the column giving the familiar aspect of bright stars in CCD images.

Apart from the purely cosmetic problem, this may cause bright stars to hide other faint stars, and creates two more serious problems : The detection software will tend to detect fake stars across the blooming. In turn, this fake stars will tend to be aligned in successive frames, which will create fake asteroids detections. The second problem is even more serious : The best astrometric references are those of the Hipparcos catalogue, and are all brighter than the 10th magnitude. These stars are fully bloomed and are not measurable. The second best choice for an astrometric catalogue is the Space Telescope Guide Star Catalog, which is known to have precisions of only 0.3" in the best cases, compared to 0.001" for the Hipparcos stars. These are a few reasons why a Schmidt telescope camera controller must include a provision

for an anti blooming system. Such a system involves using a peculiar clocking pattern of the CCD during integration. This mode, also called partially inverted mode has been invented by Jim Janesick at NASA's Jet Propulsion Laboratory.

Tested thoroughly on Loral CCDs by a group at the University of Bonn led by Dr Reiss, it has also the very interesting property of doubling the potential well of the CCD. The penalty is that the thermal current is multiplied by 8 compared to the regular MPP mode operation.

For simplicity reasons, we chose to run the antiblooming frequency to a frequency just slightly higher than the time taken by a horizontal line readout ( currently approximately 61 Hz ), so that we would not have to invert the vertical lines while the horizontal register is being read. This is a relatively low "pumping" frequency, but it was find to prevent serious blooming from even magnitude 2 stars on a 30 seconds unfiltered exposure. The readout noise has been found to increase from 27 to 35 e-, which is still very adequate taken into account our average sky background signal. This mode has become the standard mode of exposure. Efforts are currently being made in order to use this mode during scanning.

#### Temperature control:

This leads to the last consideration of this "wish list", i.e. that of temperature control. To decrease the CCD thermal current it is necessary to refrigerate it. The rule of thumb is that the



30 seconds exposure with the OCA Schmidt telescope CCD camera using the antiblooming mode.

1 . 100 110 • : .

• • •



Same conditions as previous exposure, but using regular MPP ( non antiblooming ) mode:

thermal current doubles every 7 degrees C. There are two classical ways of cooling a CCD : Thermoelectric cooling and liquid nitrogen cooling. The first technique is able to lower the CCD temperature to -50° in the best cases ( lower temperatures can be obtained with smaller CCDs, but 2K CCDs are relatively large ), and the other is typically used at -100 ° which removes all the problems associated with thermal current, since it is virtually inexistent at such temperatures ( thermal current of 0.8 e-/hours have been measured for partially inverted CCDs at such temperatures ). Whereas thermoelectric cooling is inexpensive, they are limited in their lowest temperature, and the heat generated by the Peltier modules has to be evacuated outside the telescope. In our case, we evaluate that the total wattage per CCD is in the order of 70 watts per module, leading to more than 600 watts to be evacuated from the telescope tube. On the other hand, liquid nitrogen systems are more expensive on the long run ( up to 10 liters of. LN2 may be used per night ), but are very easily temperature regulated. The first mono CCD camera built using this controller is Peltier cooled, and the multi CCD system could be either liquid nitrogen or Peltier cooled.

We can derive from these consideration that a CCD camera controller adapted to a Schmidt telescope has the following properties :

- it has to be very compact :
- it should not generate excessive heat

- it should be able to clock and read its several CCDs in a totally independent manner.

- It should be built so as to minimize the crosstalk between each CCD.

- It should allow stare and scan mode with fast readout (200k pixels/seconds) using dynamic anti blooming mode.

- Finally, it must be relatively inexpensive to build.

### **Description of the Loral CCD442A CCD**

We chose to use Loral 442A CCDs. Their characteristics are listed below

Size	2048*2048
Pixel size	15 microns
Physical size	31.72 mm
Angular field of view	34.5 '
Number of CCDs/5 degrees	9
Pixel scale	0.979 "
Full well potential	220,000 e- in partially inverted mode
Price per sq. mm	\$2.12

These CCDs are produced in Milpitas (CA - USA) by Loral Fairchild.

These CCDs are thick front side illuminated chips, which do not have a good blue sensitivity, but overall provide a quantum leap compared to photography since a 2 minutes exposures detect stars which would have required more than 30 minutes of exposures using a photographic plate.

Price considerations led to the use of grade 4 CCDs. The current price is \$2,000 per chip. They should have a relatively high number of cosmetic defects, but most of these are hot spots ( pixels generating a very high thermal signal ), which disappears when the CCD is cooled down ( lower than  $-30^{\circ}$  C ) and the CCD becomes almost as good as a grade 1 CCD, with only a few defects such as dead lines and the like. However, the price difference is such that 9 grade 4 CCDs are less expensive than a single grade 1 device. In fact the production of these CCDs have made such progresses that most of the chips sold as grade 4 are in fact grade 3 or better. These CCDs have two readout registers, but because of a manufacturing options, only one can be read at a time, i.e. it is not possible to read the CCD as two 1k x 2k CCD. Their amplifiers have a peculiar double stage structure optimised for lower noise at very fast readout time. While the package has 56 pins, a much smaller number needs to be brought out of the vaccuum. In order to simplify connections, we decided to connect the amplifier being used.) is run in parallel with vertical clock #3 ( A3 ). Thus the pins coming out of the cold box and their operating voltages are the following :

Vertical clocks :

Å1 +3 to -8 volts A2 +3 to -8 volts A3 +3 to -8 volts ATG -8 volts Horizontal clocks : +5 to -5 volts Hl H2 +5 to -5 volts H3 +5 to -5 volts OSG +5 to -5 volts Reset gate clock: RG +8 to 0 volts Other voltages : VSS 0 volts VRD 13 volts VRT 3 volts VOG 1 volts VDD 22 volts

This is a total of 14 wires coming out of the CCD cold box ( plus 2 for the temperature control and 4 for the peltier power supply ).

## Description of the camera controller

In order to achieve a fast readout rate, it was decided to use individual low cost controllers for each camera module linked together by a single master board able to give orders to and synchronise each modules. In single CCD mode, the program on the sequencer board interprets the data directly from the PC ( master board not needed ). External backplane:

Each controller is made of four main boards. One contains all the power supplies and bias generation for the CCD and is usually located outside the telescope's tube. Another board is the sequencer board, and is also a Euroboard. These euroboards fits into a double G64 rack having two backplanes. Such backplanes are commercially available. They use DIN40162 connectors. The connection of these backplanes are given in a following figure. A master board, able to interpret orders from the PC and able to send orders to all or a single sequencer can also reside on this backplane.

Connexion to the euroboard backplane.

Pin	Name	New	Pin	Name No	w	· · · · · · · · · · · · · · · · · · ·		\$,500
	<u></u>		· ·					i e e e
1b	GND	GND	. <b>la</b>	GND	GND		1.15	1999 - 1999 1994 - 1999 19
2b	<b>A</b> 8	Reset	2a	<b>A</b> 0	32MHz			1 · · · · · · · · · · · · · · · · · · ·
3b	A9		3a	<b>A1</b>	•	•	·	425
4b	A10		<b>4</b> a	A2	•			
5b	A11		5a	A3		•		1 m
бЬ	A12		6a	A4		N	· •	
7b	A13		7a	A5	, ,			
8b	A14		8a	A6		*.		
9b	A15		9a	A7		•		
10Ъ	*BRQ		10a	BGRT				
11Ъ	*RRQ		11a	RGRT				-1.
12b	*BGACK		12a	*HALT				
13b	Enable		13a	MCLK				•
14b	*RES		14a	*VPA				
15b	*NMI		15a	RDY				
16b	*IRQ		16a	*VMA				
17b	*FIRQ		17a	R/*W		· .	1	
18b	IACK		18a	Halt Ack				2
19b	*D12		19a	*D8				

32b	GND	GND	32a	GND GND	<sup>ن</sup> . ا
31b	+5v	+10v	31a	+5V +10v	
30b	-12v.,	+20v	30a	+12V -20v	
29Ъ	+5 Batt.	30v	29a	- <b>5</b> ₩	
28b	Chain In		<b>28a</b>	Chain Out	
27b	*Berr.	•	27a	*Page	
2бь	*D7		26a	*D3	
25Ъ	*D6		25a	*D2	
24b	*D5		24a	*D1	
23b	*D4		23a	*D0	
22b	*D15		22a	*D11	
21b	*D14		21a	*D10	
20Ъ	*D13		20a	*D9	

Notes : - Pins 1 a and b, 29a, 30,31 and 32 a and b are used for power supplies. Please note the inversion between the polarity of 12->15 volts signals (-12 becomes +15 and +12 becomes 15v)

Sector and point

- Never use pin 28 a and b. In the original G64 bus, they are used as a way to daisy chain signals (i.e. 28b of a given board is connected to 28a of the next one on the backplane and so on ).

- All the other pins can be used to send reset, clocks and communication signals from the master board to the power boards in a multi CCD system ( communication from the master board to the sequencer boards ).

#### Sequencer board:

The sequencer is a 87C750 Philips microcontroller. In the early phases of devlopement of this project, I chose to use an IFX780 Flexiogic circuit made by Intel, but it proved to be not flexible enough to allow on the fly reprogrammation in the different modes required by the camera. Moreover this particular chip is not made anymore The 87C750 is a limited version of the industry standard 80C51 microcontroller, with a master clock running at up to 40 MHz. This allows to clock the I/O ports with pulses as short as 300 ns. It is a small integrated circuit (24 pin DIL), having just the required function for our task. This part and its program is fully described in Appendix 3.

The microcontroller communicates via an asynchronous serial line implemented with 2 of the I/O pins to a PC interface board. In the case of a multi CCD system, these lines would be

replaced by a synchronous line ( already implemented, but currently replaced by a simpler asynchronous line ) generated by a Master board. This board would also be 80C51 based and able to drive up to 15 camera. The communication to the sequencer board can be made either directly through a pair of fiber optics emitter and receiver, or these can be disconnected and orders can be sent directly through the backplane. The connections to the backplane can be made through wire wrapping, allowing to configure the lines used for each particular sequencer board ( allowing to address several sequencer boards independently ).

Other I/O pins generate the timing required by the CCD. Adequate chips are used to send and receive these signals from the sequencer board and on the voltage translator board. A 34 conductor flat ribbon cable connects the sequencer board to a voltage translator board located near the CCD. Signals between those two boards are TTL levels. The connection plan for this cable is given in the following figure.

					`		•	
Con	• • •	34 flat ribbon cal	•					
1	VOD	2	VATG+					
3 -	VRT		RG+			1. <b></b>		
5	VRD	······································	VA3-	e et en anne			• • • •	
7 .	VOG	8	VOSG+					the second second
9	VRG-	10	VH3+	*****	•••	•••	· ·	4 <b>.</b>
11	VOSG-	12	VH3-					*
13	+15Va	14	-15Va	• .				•
15	VA1+	16	GNDa					
17	VH1+	18	VH2-					
19	VH2-	20	VA2+					
21	VH1-	22	VA1-			· •		
23	GNDd	24	VA2-					
25	GNDd	26	+5Vd					•
27	P0-1	28	<b>P0-0</b>					
29	Reset	30	<b>P0-2</b>					
31	GNDd	32	GNDd			÷ +1,		
33	32 MHz	34	GNDd					51 B 1

#### Notes :

The negative voltages ramps of the clock signals all connects to the NC (normally closed) pins of the Max333A analog switches. The positive ones connects to the NO (normally open) pins of the switches.

I/O port assignment :

•		 <b>a</b> .	1 N	 
<u>port 1 :</u>			. 4	Ľ
pin 0 : H1	Horizontal clock 1			1
pin 1 : H2	Horizontal clock 2			l I
pin 2 : H3	Horizontal clock 3			·
pin 3 : OSG	Output Serial Gate			
pin 4: RG	Reset Gate			
pin 5: CL1	First clamp, first channel			
pin 6: CL3	Second clamp, first channel	. *.	•	· .
pin 7 : Casc	Cascade pin	 ••.		· ·

#### Note :

- Pins 3 to 6 of port 1 which are unused are brought to a small header which could be used for various purposes, such as controlling a shutter or rotating a filter wheel.

- Pin 7 is used to put the AD converter in the cascade mode, this allows to send the result of the conversion on both channels as a single 32 bits word. This allows to read channel 2, i.e. perform a temperature read.

<u>port 3 :</u>	
pin 0 : A1	Horizontal clock 1
pin 1 : A2	Horizontal clock 2
pin 2 : A3	Horizontal clock 3
pin 3 : ATGU	Upper Arrray Transfert Gate ( in fact, no connect )
pin 4 : ATGL	Lower Arrray Transfert Gate ( in fact, no connect )
pin 5 : CL2	1st Clamp, second channel ( also used as TRANS )
pin 6 : CL4	2nd Clamp, second channel
pin 7 : STCVT	Start convert

Port 3 drives the three vertical clocks, and port 1 drives all the signals related to horizontal clocks and pixel conversions. In order to avoid jitter, it was decided not to use interrupts in the program. Another reason for this was that the 16 bits timer is too fast for our purpose.

The other bias voltages for the CCD come from the power supply board, and are linked to the CCD via an RC filter. We found out that several ideas we had about the sequencer ( such as using binning modes, windowed modes, and other more exotic modes of operations ) have never been used in practice. Recently, we cleaned up the software and removed all thes unused features. It is likely that if the camera had to be rebuild, a 16 bits solution or higher ( i.e. 16 bits

microcontroller or DSP system ) would be chosen. Having to count higher than 256 ( a line count is 2048 ) is much simpler with a 16 bits system, whereras the 8 bit system requires a double loop whose synchronicity can not be maintained easily.

#### Power supply board:

The power board contains voltage regulators to provide for +5v and +/- 15 volts. It contains also voltage followers to generate adjustable power supplies. This board is inspired by the design of the Palomar controller (Gunn et al 1987) which we have used at the OCA for many years. It contains outputs which can be set between + and - 15 volts, and four others which can be set between 0 to 24 volts. We followed two suggestions by Dr F. Harris at the U.S. Naval Observatory Flagstaff, i.e. instead of using LF347 as in the original design, we use pin/pin compatible OPA470 which have a much lower noise. The higher voltage generators layout have also been slightly modified. The voltage reference is still an LM399. A 64 wire flat ribbon cable connects this power supply board to the voltage translator board (half of the wires are ground signals). No periodic signal which could perturb the CCDs are on this cable.

It is likely that in the future we will build a D/A based voltage board in order to automatically test the CCDs and find the best setting of a given CCD in laboratory. Prices of octuple D/A converters are now so economical that such a board might in fact be less expensive than the current model.

#### Voltage translator board :

The voltage translator board is 60mm x 150mm long. It contains all the electronics receiving the signals from the sequencer boards and driving the CCD. A similar board is mounted piggy back on this one and contains all the acquisition chain ( analog and digital power supplies to the acquisition chain go through the 64pins flat ribbon cable going to the voltage translator board ). Because of the anti blooming mode, it is required that the vertical drivers be relatively slow. This allowed us to use simple analog switches to drive both the vertical and horizontal clocks of the CCD. We chose Max333A quad SPDT switches, which receive both voltage ramps of the CCD clock from the power supply board, a logic signal coming from the 87C750, and drive the CCD pin through an RC filter.

#### Acquisition chain :

The acquisition chain is made of 2 OPA627 operational amplifiers by Burr Brown. A load resistor is connected to the video output of the CCD. Then comes a coupling capacitor hooked to an analog switch to provide an input clamp currently used as a line clamp ( active during vertical time ). The first op amp has a gain which is set around 10. The output of this op amp goes through another clamp active during the first video level. The second op amp is just a voltage follower. The analog switch used for clamping is a Maxim DG445, which we have

replaced recently with a faster, pin to pin compatible DG412 switch from the same manufacturer. The Analog to Digital converter is a Burr Brown part labeled DSP102, and is derived from the PCM1750, except its control is much simpler and its outputs are adapted to Digital Signal Processors (DSP). The DSP 102 is an 18 bits 5 microseconds conversion time and 14 bits linearity double converter. Input level must be between + and - 2.75 volts. We use it as a 15 bits converter. The clamp signals of the acquisition chain as well as the start convert signal are generated by the 87C750. While we have two acquisition channels on our camera system, we also found out we were never using the second one since our CCDs cannot be used with both amplifiers at a time. There is an option called "cascading" which allows reading of both channels and emission of the converted values as a single 32 bit word. We use this mode to read the temperature through a PT100 sensor connected to channel B of the converter. The "cascade" pin which allows this mode is controlled by the 87C750. It activates both the "cascade" feature of the converter and an extra Max333 analog switch in order to connect the temperature system to the input of the A/D converter. The DSP102 requires 8 and 16 Mhz clock to work at its maximum conversion rate. We drive the 87C750 at 32 MHz and use a binary divider (74HCT93) to generate the 16 and 8 MHz from the 32 MHz master clock. The A/D converter requires + and - 5 volts which are locally generated from the + and - 15 volts through low power 78L05 and 79L05 voltage regulators. The three outputs of the converter are emitted through fiber optics emitters made by Toshiba. These parts have the advantage of being directly TTL compatible. This board is actually routed using DIL circuits, but could be rerouted in a much more compact size using Surface Mount Technology versions of the different circuits, except for the microcontroller and the DSP102, which would be purchased in 24 pins flat packages, and the fiber optics drivers which are not available in any other packages than those actually used. It is also likely that if a faster converter becomes available ( but in the same price and quality range than the DSP102 ), it will replace the existing one. Analog Device is said to sell sometimes in 1995 a 16 bits low cost 2.5 microseconds converter which will be called AD7882. Maxim has another interesting A/D converter named Max121 which, while only 14 bits in resolution, is faster (3 microseconds per pixel) and would be an interesting replacement.

#### Connexion to the CCD :

The connection of the controller board to the CCD is made through a regular DB25 connector. The connector on the cold box side is a vaccuum proof 26 pins circular connector. Connexion from the inside of the connector to the CCD is done using thin enameled copper wire.

Connexion c	of the DB25 connec	tor to the CCD head	1996 - Barris Barris - Ba	
Pin number	Signal name	Pin number circular conn.	CCD pin	
DB 25	CCD A1	P	21, 48	
	AI A3 + ATGu	r A	19, 47, 12, 51	
2	OSG	C C	24, 52	
3	· · · ·		1-3, 13-18, 22, 26-31, 41-46, 50	51 56
4	GNDa GNDa	K	idem	, 54-50
5		G	idem	
6	GNDa CNDa	K .		
· · ·	GNDa	· · ·	idem	· ·
8	VATG+ = VATG	•	23, 40	
9	VRT	M	6, 34	•
10	VOG	C	25, 53	
11	NC			
12	GNDa	·		
13	PT100 F-	V	PT100 F-	
14	A2	R	20, 49	• • •
15	ATGU	NC	4 22	
16	RG	D NC	4, 32	
17 18	ATGL H3	T	11, 39	. ,
18	H2	b	10, 38	
20	HI	S	9, 37	
20 .	VOD	N	8, 36	
22	VRD	Z	5, 33	·
23	NC		5, 55	
23 24	PT100 S-	V.	PT100 S-	
24 25	PT100 5-	E	PT100 F+	
23	FIIO FT	L	<b>F 1 100 1</b>	
Video out upp	)er	н		
Video out low		. J	· · ·	
*1000 Out 10%				
Peltier 1		L		
GND Peltier 1		Y		
Peltier 2		F		
GND Peltier 2		W		

Ē

٠..

#### CCD clocking :

It follows the manufacturer's documentation. Please refer to it in Appendix 2 for more information.

The antiblooming mode is done according to the few published papers on the subject. The reference paper is "Preventing blooming in ccd images", J. Janesick. NASA Tech Brief Vol. 16, No 7, Item #71 from JPL Technology report NPO-18363/7886. Another more detailed one has been published by Kohley et al. from the radioastronomy institute of the Bonn University Bonn. our preprint is labeled " operating a large area MPP-CCD with antiblooming.

#### Implementation of a single CCD camera

Using this set of board, we built a single CCD camera. The overall configuration is given in the following figure. The control of the sequencer is done using a PC based interface board connected to its fiber optics transmitter and receiver through a simple TTL to fiber optics interface. This board has an 8.5 megabytes memory buffer large enough for a single 2K image. This interface board sends commands to the sequencer board, which drives the CCD. The video signal is sent through fiber optics to the interface board. When the transfert is done, the interface board memory is dumped into the PC main memory.

## General layout of a single CCD system :



The camera plate holder being installed inside the telescope : The filter wheel and shutter assembly covers the camera body ( this picture is an early assembly, now the electronic board has been mounted at the lower right of the plate holder instead of being located below the camera cold box as shown here ).



The electronic rack located outside the telescope tube :



With the current system, we measured a signal chain gain of 4.6 e-/Data Number and a readout noise of 27 e- using a dual flat/dual dark method ( the reduction method is described page 246

of Volume 22 of the Astronomical Society of the Pacific Conference Series "Astronomical CCD Observing and reduction techniques". CCD Data: The Good, The Bad, and the Ugly by Massey and Jacoby ).

Readout time is currently around 50 seconds.

This camera is currently involved in several programs and since its commissioning, photography is now canceled at the telescope. We are using it 50% of the available time in order to detect Near Earth Asteroids. The detection software has been completed only recently and has enabled us to perform more than 400 detections on 141 individual objects in a 3 nights run (Minor Planet Circulars, December 1996).

### Implementation of a multi CCD camera

A system able to drive several CCDs can be implemented using the following design : <u>CCD control :</u>

Each CCD has its own set of power and controller board located on the external rack, as well as its own voltage translator and acquisition chain. A master board, also on the backplane supplies a synchronous 32 MHz clock to each power board, as well as a general reset and serial interface to each module. It contains an 8051 microcontroller which is driven by an RS232C interface by the control PC. The connection of each module to a given backplane signal is made through wire wrapping connections. On the master board, the clock and reset signals are driven through TTL gates in order to get the required throughput. The clock line of the serial interface is synchronous to all the CCDs hooked to the system and generated by an I/O line of the microcontroller. The data line is generated using the other 15 I/O lines of the master board microcontroller. When the PC sends an order to this master board, it tells whether the order is relevant to a given CCD or to all the CCDs, the master board programs the CCDs adequately and waits for other orders.

Since each command board + acquisition board module is located in a 50x76x165mm box, such a camera would have to be installed in a specially designed holder ( not a regular plate holder ), with electronics board going on the side of the compact CCD cold boxes. The current electronic rack is large enough to contain up to 15 bias generation boards and sequencer board as well as the master board.



್ಷ 🋓

Ē

# Appendix 1 : Electronic Schematics of the controller

The schematics for the camera ave been edited using the Orcad package. The routing of the boards have been made either in Orcad's PCBII or using another package made by Protel. The following figures have been printed using a postcript printer (.ps extension)

For each design, there are several files with different extensions :

.sch -> schematics

.bom -> bill of material, these files have been edited in order to provide information about the manufacturers and/or the adress of the retailer we used.

.net -> netlist

.brd -> Board for Orcad gbr files, including : .tol

.gnd -> ground plane layer 

,top

There are seven orcad based designs related to this controller : CCDSEQ is the sequencer board. It can be used in single camera mode without any master

board or can be slaved to a master board.

CCDMSTER is the master board, which receives order from the PC printer board using a serial

PWM communication protocol, and which gives orders to individual sequencers and provides a synchronisation signal so that eventhough the vertical transferts can be asynchronous, the pixel acquisition stays synchronous.

CCDPOW generates all the bias clock voltages required by the CCD.

CCDACQUI is the board which contains the amplifier chain and the A/D converter. CCDCMDE is the board which receives signals from the sequencer (CCDSEQ) and from the bias generation board ( CCDPOW ) to generate the clocks to the CCD. It also generates its own power supplies.

PELTIER is a schematics for a current regulated power supply in order to use peltier modules. Since the parts are mounted on a large heat sink, there is no printed circuit board for this design.

1

CCDSUP relates to the CCD support, the small printed circuit board that supports the CCD inside its cold box.

These, as well as information related to the programming of the sequencer and its use are also available through anonymous ftp at taranis.obs-azur.fr as a single file called OCACCD.zip. This file will be regularly updated as more functions are programmed into the sequencer.

It is highly recommended to ftp these files rather than to use the files decribed in this report. Also it is better to take contact with us ( maury @ obs-azur.fr ) since we have already have those boards fabricated and that the prices for these boards will be less expensive here since the required tooling fee for their fabrication has already been paid for. This design is going to evolve in the following months, and this is also why the latest version will be available from ftp or from us directly. We will improve it using faster converters, more elaborate sequencers and will implement a multi readout CCD system relatively rapidly now. Also on the drawing board is a low cost EPP ( extended printer port ) interface. We have been able to sustain 2 megabytes transfert rates using this technique. A faster PCI parallel board interface system will also be implemented if we change the camera system to much faster converters ( like 2 MHz converters ).

Following in the following pages are postscript prints of the schematics of the boards composing this camera.





Ē



.

÷.




# <u>Appendix 2 :</u> Data sheets of the main components of the controller

This section contains the data sheets of the components used in this controller. It does omit passive parts, as well as other usual parts as 78xx voltage regulators and the like.

· CCD442A

- 87C750
- MAX333A
- DG445
- OPA627
- DSP102
- TOTX195
- TORX194
- LM399
- OPA470

This information is only available of course in the printed form of this report. In case you fip-ed this file, here are the U.S. addresses of the manufacturers of these parts : - CCD442A

Loral Fairchild Mr Jim Johnson 408 433 2550 1801 Mc Carthy Bd Milpitas - CA95035 USA Fax : 408 433 2508

- 87C750

Philips Semiconductors 811 East Arques Avenue Sunnyvale - CA 94088-3409 1 800 234 7381 Fax : 1 708 296 8556

- MAX333A, DG445

Maxim Integrated products 120 San Gabriel Drive Sunnyvale, CA94086 1 408 737 7600 1 800 998 8800 for litterature and samples in the U.S.A.

- OPA627, DSP102 Burr Brown P.O. Box 11400 Tucson - AZ 85734-1400 Tel : 1 602 746 1111 1 800 548 6132 Fax : 602 741 3895

- TOTX195, TORX194: Toshiba corporate headquarters 9775 Toledo way Irvine CA 92718 Tel: 714 455 2000 - OPA470 Analog Devices One Technology Way P.O. Box 9106 Norwood - MA02062-9106 Tel : 1 617 329 4700 Fax : 1 617 326 8703

.....

Ē



### CCD442A 2048 × 2048 Element Full Frame Image Sensor

#### FEATURES

- # 2048 x 2048 Photosite Array
- 15µm × 15µm Pixei
- 30,72mm × 30,72mm Image Area
- Neer 100% Fill Factor .
- Multi-Pinned Phase (MPP) Option
- = Readout Noise Less Than 7 Electrons at 250k Dixels/sec
- **Dynamic Range 10000:1**
- Three Phase Buried Channel NMOS .

#### GENERAL DESCRIPTION

The CCD442A is a 2048 × 2048 element solid state Charge Coupled Device (CCD) Full Frame area image sensor which is intended for use in high resolution scientific, industrial, and commercial electro-optical systems. The CCD442A is organized as a matrix array of 2048 honzontal by 2048 vertical CCD photosites. The pixel pitch and spacing is 15µm. For dark reference the top and bottom eight rows and the left and right eight columns are covered by a light shield. The available imaging area is thus 2032 rows by 2032 columns.

The imaging array may be operated in one of three modes. Buried Channel or Multi-Pinned Phase (MPP). The Buried Channel operation offers low noise performance and excellent charge transfer efficiencies. An additional implant under one vertical phase creates a virtual well which collects the photoelectrons with all Vertical clocks low during integration. This MPP mode decreases dark current down to 25 pA/cm<sup>2</sup> @ 25°C. Excellent low noise performance is achieved by use of the buried channel CCD structure and a dual stage low noise output amplifier with an output conversion of 3µV/el



Ē

14 y/20

Ĩ

2 D

RE

Ş **NOU** 

> ī 21D

OTE WARCH

DAzuit

-93-465433

Device processing is done using 2.5 micron/design rules. The single metal, triple-poly process allows a photosite layout with smaller pixel geometries and fewer array blemishes.

#### FUNCTIONAL DESCRIPTION

The CCD442A consists of the following functional elements illustrated in the block diagram.

Image Sensing Elements: Incident photons pass through a transparent polycrystalline silicon gate structure creating electron hole pairs. The resulting photo-electrons are collected in the photosites during the integration period. The amount of charge accumulated in each photosite is a linear function of the localized incident illumination intensity and Integration period.



© 1994 Loral Fairchild reserves the right to make changes in the orcultry or specifications at any time without notice. Primed in U.S.A.

Loral Fairchild Imaging Senson. 1801 McCarthy Bivd., Milottas, CA 95035

1 800 325-8975. TWX 910-373-2110. (408) 433-2500



The photosite structure is made up of contiguous CCD elements with no voids or inactive areas. In addition to sensing light, these elements are used to shift image data vertically. Consequently, the device needs to be shuttered during readout.

Vertical Charge Shifting: The Full Frame architecture of the CCD442A provides video information as a single sequential readout of 2048 lines containing 2048 photosite elements. At the end of an integration period the  $\phi V_1$ ,  $\phi V_2$ , and  $\phi V_3$  clocks, are used to transfer charge vertically through the CCD array to the horizontal readout register. Vertical columns are separated by a channel stop region to prevent charge migration.

The imaging area is divided into an Upper and Lower half. Each 1024 × 2048 half may be clocked independently or together. Horizontal Transport registers along the top and bottom permit simultaneous readout of both halves. The CCD442A may be clocked such that the full array is readout the Upper or Lower Transport registers. The backage pinouts are arranged so that the device may be rotated 180° without timing changes.

The Vertical Transfer Gate ( $\phi$  VTG) is the final array gate before charge is transferred to the serial horizontal shift registers. For simplified operation  $\phi$  VTG may be tied to  $\phi$ V<sub>2</sub>

Horizontal Charge Shifting:  $\phi H_1$ ,  $\phi H_2$ , and  $\phi H_3$  are polysillcon gates used to transfer charge horizontally to the output amplifier. The horizontal transport register is twice the size of the photosite to allow for vertical binning. The array can be operated normally at full resolution or some lower resolution with binning.

The transfer of charge into the horizontal register is the result of a vertical shift sequence. This register has 16 additional register cells between the first pixel of each line and the output amplifier. The output from these locations contain no signal and may be used as a dark level reference.

The last clocked gate in the Horizontal registers is twice as large as the others and can be used to horizontally bin charge.

This pate requires its own clock which should be tied to  $\phi H_1$  for normal full resolution readout. The output video is available following the high to low transition of  $\phi SG$ .

The reset FET in the horizontal readout, clocked appropriately with  $\sigma R$ , allows binning of adjacent pixels.

Output Amplifier: The CCD442A has one output amplifier at the and of the horizontal transport registers. They are dual FET floating diffusion amplifiers with a reset MOSFET tied to the input gate.

7

3

Charge packets are clocked to a precharged capacitor whose potential changes linearly in response to the number of electrons delivered. This potential is applied to the input gate of an NMOS amplifier producing a signal at the output Vour pin. The capacitor is reset with  $\phi R$  to a precharge level phor to the annual of the next charge packet except when horizontally binning. It is reset by use of the reset MOSFET.

The output amplifier drain is tied to VDD. The source (Video Out) is connected to an external load resistor to ground. The source constitutes the video output from the device.

Multi-Pinned Phase: MPP is a CCD technology which significantly reduces the dark current generation rate. CCDsc are endowed with this capability by the addition of an implant during the semiconductor manufacturing process.

This implant creates a virtual well in the array which allows charge integration while maintaining pixel integrity with the Vertical clocks in the low state. Leaving the Vertical clocks in the low state during the integration cycle is the method used to implement MPP mode.

A drawback to utilizing the MPP mode is reduced full well capacity. The virtual well created by the MPP implant does not hold as much charge as the normal buried channel operating mode which leaves one Vertical clock in the high state during integration. The CCD442A may be operated in the conventional buried channel mode with increase in charge capacity over the MPP mode.

#### DEFINITION OF TERMS

100/ 01/

Charge-Coupled Device — A charge-coupled device is a monolithic silicon structure in which discrete packets of electron charge are transported from position to position by sequential clocking of an array of gates.

Vertical Transport Clocks  $\phi V_1$ ,  $\phi V_2$ ,  $\phi V_3$ . The clock signals applied to the vertical transport register.

Horizontal Transport Clocks  $\phi H_1$ ,  $\phi H_2$ ,  $\phi H_3$ —The clock signals applied to the horizontal transport registers.

**Reset Clock**  $\phi$ R—The clock applied to the reset switch of the output amplifier.

Dynamic Range—The ratio of saturation output voltage to RMS noise in the dark. The peak-to-peak random noise is 4-6 times the RMS noise output.

Saturation Exposure — The minimum exposure level that produces an output signal corresponding to the maximum photosite charge capacity. Exposure is equal to the product of light intensity and integration time.

Responsivity --- The output signal voltage per unit of exposure.

Spectral Response Range — The spectral band over which the response per unit of radiant power is more than 10% of the peak response.

Photo-Response Non-Uniformity — The difference of the response levels between the most and the least sensitive regions under uniform illumination (excluding blemished elements) expressed as a percentage of the average response.

Dark Signal — The output signal in the dark caused by thermally generated electrons. Dark signal is a linear function of integration time and an exponential function of chip temperature.

Vertical Transfer Gate  $\phi$ VTG — Gate structures adjacent to the end row of photosites and the horizontal transport registers. The charge packets accumulated in the photosites are shifted vertically through the array. Upon reaching the end row of photosites, the charge is transferred in parallel via the transfer gates to the horizontal transport shift registers whenever the transfer gate voltage goes high.

Pixel-Picture element or sensor element also called photoelement or photosite.



CCD442A

يت: 14

CCD442A



**OUANTUM EFFICIENCY ENHANCEMENTS** 

On a custom basis, our large area CCDs can be backside thinned for increased QE. The CCD is bump mated to a fanout and thinned to approximately 15 microns. The incident illumination enters through the backside of the array. Since no photons are absorbed in the polysilicon gale structures, the QE increases. We can also coat frontside illuminated devices with a fluorescent dye that absorbs UV light and fluoresces in the visible range. This provides CCD response at wavelengths less than 400nm.

AG = AS

. 2

E

2

	C VOLTAGES					1
SYMBOL	PARAMETER		RANGE			REMARKS
		MIN	NOM	MAX		
Voo	DC Supply Voltage		20.0	25	<u> </u>	
VAD	Reset Drain Voltage	12	13.0	16 .	· V	
Vog	Output Gate Voltage		1.0		<u>v</u>	
VSS	Substrate Ground		0.0		<u> </u>	
YPICAL CL						
SYMBOL	PARAMETER	Нісн	LOW	UNIT	REMARK	(S
VPH(1,2,3)	Horizontal Multiplexer Clock	+£ *	-5.0	V		
VOV(1,2,3)	Vertical Array Clocks	+3.0	-8.0	V		
VØR	Reset Gate Clock	+8.0	0.0	V ·		
VØVTG	Array Transfer Gate Clock	+3.0	-8.0	V		
DIE VH=400pF				d <u></u>		
ERFORMAN	ΦV-60.000pF				1 (151)7	
ERFORMAN	ΦV=60.00CoF		RANGE	MAX		REMARKS
ERFORMAN	PARAMETER	i MIN		MAX 1200	UNIT	REMARKS
ERFORMAN	PARAMETER		RANGE			
ERFORMAN	PARAMETER	   MIN   300	RANGE	1200	mv	
ERFORMAN SYMBOL	PARAMETER Saturation Output Voltage Full Well Capacity	   MIN   300	RANGE	1200	mV e-	
ERFORMAN SYMBOL /SAT	PV-60.0002F ICE SPECIFICATIONS PARAMETER Saturation Output Voltage Full Well Capacity Output Amp Sensitivity Photo-Response Non-Uniformity	   MIN   300	RANGE	1200 400.000	mV e- μV/e-	
ERFORMAN SYMBOL SAT	#V-60.0002F         ICE SPECIFICATIONS         PARAMETER         Saturation Output Voltage         Full Well Capacity         Output Amp Sensitivity         Photo-Response Non-Uniformity         Peak-to-Peak         Dark Signal Non-Uniformity	   MIN   300	RANGE	1200 400.000 10	mV e- μV/e- %Vsat	
ERFORMAN SYMBOL /SAT PRNU DSNU	PV-60.0002F         ICE SPECIFICATIONS         PARAMETER         Saturation Output Voltage         Full Well Capacity         Output Amp Sensitivity         Photo-Response Non-Uniformity         Peak-to-Peak         Dark Signal Non-Uniformity         Peak-to-Peak	MIN 300 100.000	RANGE	1200 400.000 10 1.0	mV e- μV/e- %Vsat	
DIE VM=400pF	ΦV=60.000pF         ICE SPECIFICATIONS         PARAMETER         Saturation Output Voltage         Full Well Capacity         Output Amp Sensitivity         Photo-Response Non-Uniformity         Peak-to-Peak         Dark Signal Non-Uniformity         Peak-to-Peak         Dark Current	MIN 300 100.000	RANGE NOM 3.0	1200 400.000 10 1.0	mV e- μV/e- %Vsaτ mV nA/cm <sup>2</sup>	

Note 1 Maximum well capacity is achieved operating in Buried Channel Mode minimum capacity is in MPP mode

Hote 2 Values shown are for 25 C. Dark current doubles for every 4 - 6 C.

Note 3 Standard test conditions are nominal MPP clocks and DC operating voltages - 1MHz Horizontal Data Rate - 64Sec Vertical Shift Cycle

ţ



#### COSMETIC GRADING

Device grading helps to establish a ranking for the image quality that a CCD will provide. Blemishes are characterized as spurious pixels exceeding 10% of Vs.r with respect to neighboring elements. Blemish content is determined in the dark, at various illumination levels and for different device temperatures.

The CCD442A is available in various standard grades, as well as custom selected grades. Consult the factory for available grading information and custom selections.

#### WARRANTY

Within twelve months of delivery to the end customer, Loral Fairchild will repair or replace, at our option, any Loral Fairchild camera product if any part is found to be defective in materials or workmanship. Contact factory for assignment of warranty return number and shipping instructions to ensure prompt repair or replacement.

#### CERTIFICATION

Loral Fairchild Division certifies that all products are carefully inspecied and tested at the factory prior to shipmentiand will meet all requirements of the specification under which it is furnished.



Loral Farchild cannot assume responsibility for use of any circuitry described other than circuitry embodied in a Loral Farchild product. No other circuit patent liceness are implied



# Very Low-Noise Quad Operational Amplifier OP-470

#### ATURES

paroneo -		
Very Low Noise	. 5nV/√ Hz @1kHz	: Max
Excellent Input Offset Voltage .		Max
Low Offset Voltage Drift		Max
Very High Gain	1000V/mV	Min
Outstanding CMR	110d8	Min
Slew Rate		; Тур
Gain-Bandwidth Product	6MHz	: Тур
Industry Standard Quad Pinouts	;	
Available in Die Form		

#### RDERING INFORMATION <sup>1</sup>

=+25°C		PACKAGE		OPERATING	
√ <sub>οs</sub> ΜΑΧ (μV)	CERDIP 14-PIN	PLASTIC	100-	TEMPERATURE RANGE	
400	-	-	OP470ARC/883	ML	
400	OP470AY*	-	OP470ATC/883	MIL	
400	OP470EY	<del>-</del> .	-	IND	
800	OP470FY	-	. s 🕳	IND	
1000		OP470GP	· _	XIND	
1000	~	OP470GS <sup>n</sup>	-	XIND	

For devices processed in total compliance to MIL-STD-883; add /883 after part number. Consult factory for 883 data sheet.

Sum-in is available on commercial and industrial temperature range parts in CerDIP, plastic DIP, and TO-can packages.

For availability and burn-in information on SO and PLCC packages, contact your local sales office.

#### NERAL DESCRIPTION

: OP-470 is a high-performance monolithic quad operanal amplifier with exceptionally low voltage noise.  $V/\sqrt{Hz}$  at 1kHz Max, offering comparable performance to I's industry standard OP-27.

e OP-470 features an input offset voltage below 0.4mV, cellent for a quad op amp, and an offset drift under  $2\mu$ V/°C, pranteed over the full military temperature range. Openp gain of the OP-470 is over 1,000,000 into a 10kΩ load

#### APLIFIED SCHEMATIC



gain applications. Input bias current is under 25nA which reduces errors due to signal source resistance. The OP-470's CMR of over 110dB and PSRR of less than  $1.8\mu$ V/V significantly reduce errors due to ground noise and power supply fluctuations. Power consumption of the guad OP-470 is half

2

insuring-excellent gain accuracy and linearity, even in high-

that of four OP-27s, a significant advantage for power con-

**PIN CONNECTIONS** 



#### **OPERATIONAL AMPLIFIERS 2-1005**

Ē

# JP-470

scious applications. The OP-470 is unity-gain stable with a gain-bandwidth product of 6MHz and a slew rate of  $2V/\mu s$ .

The OP-470 offers excellent amplifier matching which is important for applications such as multiple gain blocks, lownoise instrumentation amplifiers, quad buffers, and low-noise active filters.

The OP-470 conforms to the industry standard 14-pin DIP binout. It is pin compatible with the OP-11, LM148/149, HA4741, HA5104, and RM4156 quad op amps and can be used to upgrade systems using these devices.

For higher speed applications the OP-471, with a slew rate of  $3V/\mu s$ , is recommended.

#### ABSOLUTE MAXIMUM RATINGS (Note 1)

Supply Voltage	
Differential Input Voltage (Note 2)	±1.0V
Differential Input Current (Note 2)	
nput Voltage	
Dutput Short-Circuit Duration	
Storage Temperature Range	
P, TC, Y-Package	65°C to +150°C

OP-470A	
OP-470E. OP-470F	25°C to +85°C
OP-470G	40°C to +85°C

PACKAGE TYPE	⊖ <sub>JA</sub> (Note-3)	ejc	UŅIŢS
14-Pin Hermetic DIP (Y)	94 .	10	°CNV
14Pin Plastic DIP (P)	76	33	°C/W
20-Contact LCC (RC)	78	30	°C/W
28-Contact LCC (TC)	70	28	°C/W
16-Pin SOL (S)	88	23	°CAV

NOTES:

1. Absolute maximum ratings apply to both DICE and packaged parts, unless conerwise noted.

 The OP-470's inputs are protected by back-to-back diodes. Current limiting resistors are not used in order to achieve low noise performance. If differential voltage exceeds ±1.0V, the input current should be limited to ±25mA......

 O<sub>A</sub> is specified for worst case mounting conditions, i.e., O<sub>A</sub> is specified for cévice in socket for TO, CerDIP, P-DIP, and LCC packages: O<sub>A</sub> is specified for device soldered to printed circuit board for SO and PLCC packages.

#### ELECTRICAL CHARACTERISTICS at $V_S = \pm 15V$ , $T_A = 25^{\circ}C$ , unless otherwise noted.

•			Ċ	P-470	VΕ		OP-470	F	· C	)P-470	G	
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	MIŊ	TYP	MAX	MIN	TYP	MAX	UNITS
input Offset Voltage	v <sub>os</sub>		_	1.0	04		0.2	C.3		0.4	1.0	mν
oput Offset Current	ICS	₩ <sub>CM</sub> = 0V	_	3	70	_	6	20		72	30	nA
nout Bias Current	18	V <sub>CM</sub> = 0V	_	6	<sup>°</sup> 25	_	15	50	_	25	60	лА
out Noise Voltage	e <sub>np-p</sub>	0.1Hz to 10Hz •Note 1)	_	30	200	_	80	200	_	60	200	nV <sub>2-5</sub>
		: <sub>0</sub> = 10Hz	_	3.8	5.5	_	3.8	6.5		3.8	6.5	
nput Noise	_	: <sub>0</sub> = 100Hz	· –	3.3	5.5	-	3.3	5.5	-	3.3	5.5	-14. 11-
Voltage Density	e <sub>n</sub>	C = 1kHz (Note 2)	· _	3.2	5.0		3.2	5.0	-	3.2	5.0	nV/√ Hz
· · · · · · · · · · · · · · · · · · ·		f <sub>e</sub> = 10Hz	_	17	_	-	1,7	_		1.7	_	
Current Density	t <sub>n</sub>	' <sub>с</sub> = 100Hz	-	07			0.7		. —	07		pA/√Hz
Current Density		<u>ु</u> = 1kHz		0.4		<u> </u>	0,4			0.4	. <u>—</u>	
arge-Signal	Avo	$h_{\rm C} = \pm 10V$ $R_{\rm L} = 10k\Omega$	:000	2300	~	800	1700		800	1700	-	V/mV
Voltage Gain		$R_{L} = 2k\Omega$	500	1200	-	400	909	_	400	900		
nput Voltage Range	IVR	Note 3)	וו <u>ב</u>	= 12	-	±11	± 12 ·	<del></del>	- =11	. = 12	-	· v
utput Voltage Swing	vo	A. ≥ 2kΩ	± 12	= 13	-	= 12	±13	_	= 12	= 13	-	v
ommon-Mode Rejection	CMR	V <sub>CM</sub> = =11V	110	:25	~	100	120		100	120		dB
ower Supply Rejection Ratio	PSRR	V <sub>S</sub> = ≢4.5V to ±18V	-	0.56	31		1.0	5.6	_	10	5.6	µV;∨
iew Rate	SR		: 4	2	-	14	2	_ ·	14	2	_	V/us·

#### ·

### **ECTRICAL CHARACTERISTICS** at $V_S = \pm 15V$ , $T_A = 25^{\circ}C$ , unless otherwise noted. (Continued)

SYMBOL Isy 3BW	CONDITIONS No Load A <sub>V</sub> = -10		9 9	MAX 11	MIN	<u>түр</u> 9	11 MAX	₹ MIN	<u>ТҮР</u> 9	MAX	UNITS
3BW	A <sub>11</sub> = -10			11	· 	9	11		0		
					· · ·				9	11	۸m
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~			6	-		6			6		MHz
	V <sub>O</sub> = 20V <sub>p-p</sub> ' <sub>O</sub> = 10Hz (Note 1)	125	155		125	155		125	155	. –	dB
-IN		· · · · ·	2		-	2			- 2	_	pF
iN		_	0.4	- <b></b>		0.4		'	0.4	·	Mfl
INCM		-	77	·		17			11		GΩ
	$A_v = -1$										
	to 0.1% to 0.01%	-	5.5 6.0	-	-	5.5 6.0			5.5 6.0		μS
lested.										•	· .
									•		
	IN N	$\frac{A_{V} = -1}{100.01\%}$	$\frac{A_{v} = -1}{10 0.01\%}$	$\frac{1}{10} = \frac{10 \text{Hz (Note 1)}}{- 2}$ $\frac{1}{10} = -2$ $\frac{1}{$	$\frac{1}{10} = \frac{10 \text{Hz (Note 1)}}{10} = \frac{1}{125} = \frac{1}{105} = \frac{1}{125}$ $\frac{1}{100} = \frac{1}{100} = $	$\frac{1}{10} = \frac{10 \text{Hz} (\text{Note 1})}{10} = \frac{123}{123} = \frac$	$\frac{1}{10} = \frac{10 \text{Hz} (\text{Note 1})}{10} = \frac{1}{123} = \frac{1}{123} = \frac{1}{123} = \frac{1}{133} =$	$\frac{1}{10} = \frac{10 \text{Hz} (\text{Note 1})}{125 \text{ Hz} (\text{Note 1})} = \frac{1}{125 \text{ Hz} (\text{Hz} (\text{Note 1}))} = \frac{1}{125 \text{ Hz} (\text{Hz} (Hz$	$\frac{1}{10} = \frac{10 \text{Hz} (\text{Note 1})}{123} = \frac{1}{123} = \frac{1}{133} $	$\frac{1}{10} = \frac{10 \text{ Hz}}{100 \text{ Hz}} (\text{Note 1}) = \frac{100 \text{ Hz}}{100 \text{ Hz}} = 100 $	$\frac{1}{10} = \frac{10}{120} (\text{Note 1})$ $\frac{1}{120} = \frac{1}{120} = \frac{1}{100} = \frac{1}$

# ECTRICAL CHARACTERISTICS at $V_S = \pm 15V$ , -55°C $\leq T_A \leq 125$ °C for OP-470A, unless otherwise noted.

			the second se	c	P-470	A	
IAMETER	SYMBOL	CONDITIONS	the logic sector sec	MIN	TÝP	MAX	UNITS
ut Offset Voltage	v <sub>os</sub>	·			0.14	0.6	mV
nrage Input Iset Voltage Drift	TCV <sub>CS</sub>		· · · ·	·	0.4	2	µV/°C
ut Offset Current	los	V <sub>CM</sub> = 0V			5	20	nA
ut Blas Current	1 <sub>9</sub>	V <sub>CM</sub> = 0V			15	50 -	nA
:e-Signal Itage Gain	Avo	$V_{O} \approx \pm 10V$ $R_{L} \approx 10k\Omega$ $R_{L} \approx 2k\Omega$		_750 400	1600 800		V/mV
ut Voltage Range	IVR	(Note 1)		211	±12	-	v
put Voltage Swing	v <sub>c</sub>	$R_{L} \ge 2k\Omega$		=12	±13		v
nmon-Mode ection	CMR	V <sub>CM</sub> = =11V		100	120		dB
er Supply ection Ratio	PSRR	$V_{\rm S} = \pm 4.5V$ to $\pm 18V$		-	1.0	5.6	μV/V
oly Current Amplifiers)	I <sub>SY</sub>	No Load		·	9.2	11	mA

OTE:

#### **OPERATIONAL AMPLIFIERS 2-1007**

E

ē.

OP-470



### TYPICAL PERFORMANCE CHARACTERISTICS





INPUT OFFSET VOLTAGE

**vs TEMPERATURE** 

140



.0

WARM-UP OFFSET VOLTAGE DRIFT



CURRENT NOISE DENSITY





INPUT BIAS CURRENT







INPUT BIAS CURRENT vs COMMON-MODE VOLTAGE





OPERATIONAL AMPLIFIERS 2-1011

Ξ

×

EV. B

### TYPICAL PERFORMANCE CHARACTERISTICS



2

#### NNEL SEPARATION TEST CIRCUIT



### N-IN CIRCUIT



#### **CATIONS INFORMATION**

#### AGE AND CURRENT NOISE

OP-470 is a very low-noise quad op amp, exhibiting a al voltage noise of only  $3.2nV/\sqrt{Hz}$  @ 1kHz. The ptionally low noise characteristics of the OP-470 is in achieved by operating the input transistors at high colr currents since the voltage noise is inversely propor-! to the square root of the collector current. Current e, however, is directly proportional to the square root of collector current. As a result, the outstanding voltage performance of the OP-470 is gained at the expense of int noise performance, which is typical for low noise lifiers.

btain the best noise performance in a circuit it is vital to rstand the relationship between voltage noise  $(e_n)$ , curhoise  $(i_n)$ , and resistor noise  $(e_1)$ .

### TOTAL NOISE AND SOURCE RESISTANCE

The total noise of an op amp can be calulated by:

$$E_n = \sqrt{(e_n)^2 \div (i_n R_S)^2 \div (e_t)^2}$$

where:

En = total input referred noise

en = op amp voltage noise

 $i_n = op amp current noise$ 

et = source resistance thermal noise

Rs = source resistance

The total noise is referred to the input and at the output would be amplified by the circuit gain.

Figure 1 shows the relationship between total noise at 1kHz and source resistance. For  $R_S < 1k\Omega$  the total noise is dominated by the voltage noise of the OP-470. As  $R_S$  rises above





FIGURE 2: Total Noise vs Source Resistance (Including Resistor Noise) at 10Hz



#### OPERATIONAL AMPLIFIERS 2-1013

Ē

E

. в

1k $\Omega$ , total noise increases and is dominated by resistor noise rather than by voltage or current noise of the OP-470. When  $R_S$  exceeds 20k $\Omega$ , current noise of the OP-470 becomes the major contributor to total noise.

Figure 2 also shows the relationship between total noise and source resistance, but at 10Hz. Total noise increases more quickly than shown in Figure 1 because current noise is inversely proportional to the square root of frequency. In Figure 2, current noise of the OP-470 dominates the total noise when  $R_S > 5k\Omega$ .

From Figures 1 and 2 it can be seen that to reduce total noise, source resistance must be kept to a minimum. In applications with a high source resistance, the OP-400, with lower current noise than the OP-470, will provide lower total noise.

Figure 3 shows peak-to-peak noise versus source resistance over the 0.1Hz to 10Hz range. Once again, at low values of  ${\rm R}_{\rm S}$ 

FIGURE 3: Peak-To-Peak Noise (0.1Hz To 10Hz) vs Source Resistance (Includes Resistor Noise)



FIGURE 4: Peak-To-Peak Voltage Noise Test Circuit (0.1Hz To 10Hz)

the voltage noise of the OP-470 is the major contributor to peak-to-peak noise with current noise the major contributor as  $R_S$  increases. The crossover point between the OP-470 and the OP-400 for peak-to-peak noise is at  $R_S = 17k\Omega$ .

The OP-471 is a higher speed version of the OP-470, with a slew rate of  $8V/\mu s$ . Noise of the OP-471 is only slightly higher than the OP-470. Like the OP-470, the OP-471 is unity-gain stable.

For reference, typical source resistances of some signal sources are listed in Table I.

#### TABLE I

DEVICE	SOURCE	COMMENTS
Strain gauge	<500Ω	Typically used in low-frequency applications.
Magnetic tabehead	<1500Ω	Low $I_g$ very important to reduce self-magnetization problems when direct coupling is used. OP-470 $I_g$ can be neglected.
Magnetic phonograph cartridges	< 150011	Similar need for low Ig in direct coupled applications. OP-470 will not introduce any self-magnetization problem.
Linear variable differential transformer	<1500Ω	Used in rugged servo-feedback applications. Bandwidth of interest is 400Hz to 5kHz

For further information regarding noise calculations, see "Minimization of Noise in Op-Amp Applications," Application Note AN-15.

#### 

The circuit of Figure 4 is a test setup for measuring peak-topeak voltage noise. To measure the 200nV peak-to-peak



2-1014 OPERATIONAL AMPLIFIERS

REV. B

2

臣

**6**14

se specification of the OP-470 in the 0.1 Hz to 10 Hz range, ollowing precautions must be observed:

ne device has to be warmed-up for at least five minutes. s shown in the warm-up drift curve, the offset voltage pically changes 5µV due to increasing chip temperature

ter power-up. In the 10-second measurement interval, hese temperature-induced effects can exceed tensof-nanovolts.

or similar reasons, the device has to be well-shielded om air currents. Shielding also minimizes thermocouple Hects.

udden motion in the vicinity of the device can also "feedrough" to increase the observed noise.

URE 5: 0.1Hz To 10Hz Peak-To-Peak Voltage Noise



URE 6: Noise Voltage Density Test Circuit

- 4. The test time to measure 0.1Hz-to-10Hz noise should not exceed 10 seconds. As shown in the noise-tester frequency-response curve of Figure 5, the 0.1Hz corner is defined by only one pole. The test time of 10 seconds acts as an additional pole to eliminate noise contribution from the frequency band below 0.1Hz.
- 5. A noise-voltage-density test is recommended when measuring noise on a large number of units. A 10Hz noisevoltage-density measurement will correlate well with a 0.1Hz-to-10Hz peak-to-peak noise reading, since both results are determined by the white noise and the location of the 1/f corner frequency.
- 6. Power should be supplied to the test circuit by well bypassed low-noise supplies, e.g. batteries. These will minimize output noise introduced via the amplifier supply pins.

#### NOISE MEASUREMENT - NOISE VOLTAGE DENSITY

The circuit of Figure 6 shows a quick and reliable method of measuring the noise voltage density of quad op amps. Each individual amplifier is series-connected and is in unity-gain, save the final amplifier which is in a noninverting gain of 101. Since the ac noise voltages of each amplifier are uncorrelated, they add in rms fashion to yield:

 $e_{OUT} = 101 \left( \sqrt{e_{nA}^2 + e_{nB}^2 + e_{nC}^2 + e_{nD}^2} \right)$ 

The OP-470 is a monolithic device with four identical amplifiers. The noise voltage density of each individual amplifier will match, giving:

$$e_{OUT} = 101 \left(\sqrt{4e_n^2}\right) = 101 (2e_n)$$



FIGURE 7: Current Noise Density Test Circuit



### NOISE MEASUREMENT - CURRENT NOISE DENSITY

The test circuit shown in Figure 7 can be used to measure current noise density. The formula relating the voltage output to current noise density is:

$$h = \frac{\sqrt{\left(\frac{e_{nOUT}}{G}\right)^2 - \left(\frac{40nV}{\sqrt{Hz}}\right)^2}}{R_S}$$

where:

i,

G = gain of 10000 $R_S = 100k\Omega$  source resistance

#### CAPACITIVE LOAD DRIVING AND POWER SUPPLY CONSIDERATIONS

The OP-470 is unity-gain stable and is capable of driving large capacitive loads without oscillating. Nonetheless, good supply bypassing is highly recommended. Proper supply bypassing reduces problems caused by supply line noise and improves the capacitive load driving capability of the OP-470.

In the standard feedback amplifier, the op amp's output restance combines with the load capacitance to form a lowass filter that acds phase snift in the feedback network and reduces stability. A simple circuit to eliminate this effect is shown in Figure 8. The added components. C1 and R3, decouple the amplifier from the load capacitance and provide additional stability. The values of C1 and R3 shown in Figure 8 are for a load capacitance of up to 1000pF when used with the OP-470.

In applications where the OP-470's inverting or noninverting inputs are driven by a low source impedance (under  $100\Omega$ ) or connected to ground, if V+ is applied before V-, or when V- is disconnected, excessive parasitic currents will flow. Most



FIGURE 9: Pulsed Operation



2-1016 OPERATIONAL AMPLIFIERS

2

blications use dual tracking supplies and with the device oly pins properly bypassed, power-up will not present a olem. A source resistance of at least  $100\Omega$  in series with all uts (Figure 8) will limit the parasitic currents to a safe level '- is disconnected. It should be noted that any source stance, even  $100\Omega$ , adds noise to the circuit. Where noise equired to be kept at a minimum, a germanium or Schottky de can be used to clamp the V- pin and eliminate the sitic current flow instead of using series limiting resistors. most applications, only one diode clamp is required per ard or system. -tors is eliminated by using feedback resistors internal to the DAC. Of the four DACs available in the DAC-8408, only two, DACs A and C, actually pass a signal. DACs B and D are used to provide the additional feedback resistors needed in the circuit. If the V<sub>REF</sub>B and V<sub>REF</sub>D inputs remain unconnected the current-to-voltage converters using R<sub>FB</sub>B and R<sub>FB</sub>D are unaffected by digital data reaching DACs B and D.

#### FIGURE 10: Low Noise Amplifier

#### TY-GAIN BUFFER APPLICATIONS

en  $R_f \leq 100\Omega$  and the input is driven with a fast, largeal pulse (>1V), the output waveform will look as shown in .re 9.

ting the fast feedthrough-like portion of the output, the it protection diodes effectively short the output to the it, and a current, limited only by the output short-circuit lection, will be drawn by the signal generator. With  $R_f \ge \Omega$ , the output is capable of handling the current requirets ( $I_L \le 20$ mA at 10V); the amplifier will stay in its active le and a smooth transition will occur.

ten  $R_f > 3k\Omega$ , a pole created by  $R_f$  and the amplifier's input acitance (2pF) creates additional phase shift and reduces se margin. A small capacitor (20 to 50pF) in parallel with helps eliminate this problem.

#### **PLICATIONS**

#### W NOISE AMPLIFIER

mple method of reducing amplifier noise by paralleling differs is shown in Figure 10. Amplifier noise, depicted in cure 11, is around  $2nV/\sqrt{Hz}$  @ 1kHz (R.T.I.). Gain for each calleled amplifier and the entire circuit is 1000. The 200Ω stors limit circulating currents and provide an effective out resistance of 50Ω. The amplifier is stable with a 10nF pacitive load and can supply up to 30mA of output drive.

#### ITAL PANNING CONTROL

ure 12 uses a DAC-8408, a quad 8-bit DAC, to pan a signal tween two channels. The complementary DAC current buts of two of the DAC-8408's four DACs drive current-toage converters built from a single quad OP-470. The plifiers have complementary outputs with the amplitudes rendent upon the digital code applied to the DAC. Figure hows the complementary outputs for a 1kHz input signal digital ramp applied to the DAC data inputs. Distortion of digital panning control is less than 0.01°:

nerror due to the mismatching between the internal DAC der resistors and the current-to-voltage teedback resis-



FIGURE 11: Noise Density of Low Noise Amplifier, G = 1000



#### OPERATIONAL AMPLIFIERS 2-1017

E

# 0P-470

### FIGURE 12: Digital Panning Control Circuit



FIGURE 13: Digital Panning Control Cutput



#### SQUELCH AMPLIFIER

The circuit of Figure 14 is a simple squeich amplifier that uses a FET switch to cut off the output when the input signal falls below a preset limit.

The input signal is sampled by a peak detector with a time constant set by C1 and R6. When the output of the peak detector,  $V_{p}$ , falls below the threshold voltage,  $V_{TH}$ , set by R8. the comparator formed by op amp C switches from V- to V $\div$ . This drives the gate of the N-channel FET high, turning it ON, reducing the gain of the inverting amplifier formed by op amp A to zero.



2-1018 OPERATIONAL AMPLIFIERS

REV. B

# 0P-470

2

Ξ

Ē

E

Ĩ.

BAND LOW NOISE STEREO GRAPHIC EQUALIZER graphic equalizer circuit shown in Figure 15 provides of boost or cut over a 5-band range. Signal-to-noise ratio over a 20kHz bandwidth is better than 100dB referred to a 3V rms input. Larger inductors can be replaced by active inductors but this reduces the signal-to-noise ratio.



**OPERATIONAL AMPLIFIERS 2-1019** 

For Immediate Assistance, Contact Your Local Salesperson



- VERY LOW NOISE: 4.5nV/√Hz at 10kHz
- FAST SETTLING TIME: OPA627—550ns to 0.01% OPA637—450ns to 0.01%
- LOW V<sub>os</sub>: 100µV max
- LOW DRIFT: 0.8µV/°C max
- LOW In: 5pA max
- OPA627: Unity-Gain Stable
- OPA637: Stable in Gain ≥ 5

### DESCRIPTION

The OPA627 and OPA637 **Difet** operational amplifiers provide a new level of performance in a precision FET op amp. When compared to the popular OPA111 op amp, the OPA627/637 has lower noise, lower offset voltage, and much higher speed. It is useful in a broad range of precision and high speed analog circuitry.

The OPA627/637 is fabricated on a high-speed, dielectrically-isolated complementary NPN/PNP process. It operates over a wide range of power supply voltage— $\pm$ 4.5V to  $\pm$ 18V. Laser-trimmed **Difet** input circuitry provides high accuracy and low-noise performance comparable with the best bipolar-input op

- PRECISION INSTRUMENTATION
- FAST DATA ACQUISITION
- DAC OUTPUT AMPLIFIER
- OPTOELECTRONICS
- SONAR, ULTRASOUND
- HIGH-IMPEDANCE SENSOR AMPS
- HIGH-PERFORMANCE AUDIO CIRCUITRY
- ACTIVE FILTERS

High frequency complementary transistors allow increased circuit bandwidth, attaining dynamic performance not possible with previous precision FET op amps. The OPA627 is unity-gain stable. The OPA637 is stable in gains equal to or greater than five.

**Difet** fabrication achieves extremely low input bias currents without compromising input voltage noise performance. Low input bias current is maintained over a wide input common-mode voltage range with unique cascode circuitry.

The OPA627/637 is available in plastic DIP. SOIC and metal TO-99 packages. Industrial and military temperature range models are available.



# Or, Call Customer Service at 1-800-548-6132 (USA Only)

# SPECIFICATIONS

### ELECTRICAL

$T_{\rm A}$ = +25°C, V <sub>s</sub> = ±15V unless otherwise			OPA627B	M/BP/SM	1	OPA677A	M/AP/AU		
			OPA537B	M/BP/SM		OPA637A	WAP/AU	_	10
PARAMETER	CONDITIONS	MI		P M	AX MI	N TY	P MAX		<u> </u>
OFFSET VOLTAGE (*) Input Offset Voltage AP. BP. AU Grades Average Drift AP. BP. AU Grades			40 100 0.4 0.8	0 25 0. 2	50 8	13 28 1.2 2.5	500 500 2	μV μV μV/°C μV/°C	
Power Supply Rejection	$V_{s} = \pm 4.5 \text{ to } \pm 18V$	106	120		100	0 116	; ·	dB	
INPUT BIAS CURRENT # Input Bias Current Over Specified Temperature SM Grade Over Common-Mode Voltage Input Offset Current Over Specified Temperature SM Grade	$V_{CM} = 0V$ $V_{CM} = 0V$ $V_{CM} = 0V$ $V_{CM} = \pm 10V$ $V_{CM} = 0V$ $V_{CM} = 0V$ $V_{CM} = 0V$		1 1 0.5	5 1 50 5 1 50	1	2	10 2 10 2	pA nA nA pA nA nA	FIERS
NOISE Input Voltage Noise Noise Density: f = 10Hz f = 10Hz f = 1kHz f = 10kHz Voltage Noise, BW = 0.1 to 10Hz Input Bias Current Noise Noise Density, f = 100Hz Current Noise, BW = 0.1 to 10Hz			15 8 5.2 4.5 0.6 1.6 30	40 20 8 6 1.6 2.5 60		20 10 5.6 4.8 0.8 2.5 48		nV/HZ nV/HZ nV/HZ nV/HZ µVp-p fA/HZ fAp-p	VAL AMPI IFIER
INPUT IMPEDANCE		1		-					1 Ó
Differential Common-Mode			10'3    8 10'3    7		1			Ω  pF Ω  pF	Ē
INPUT VOLTAGE RANGE Common-Mode Input Range Over Specified Temperature Common-Mode Rejection	V <sub>cu</sub> = ±10.5∨	±11 ±10.5 106	±11.5 ±11 116		100	110		V V dB	<b>DPERATIONAL</b>
OPEN-LOOP GAIN Open-Loop Voltage Gain Over Specified Temperature SM Grade	$V_{0} = \pm 10V; R_{1} = 1k\Omega$ $V_{0} = \pm 10V; R_{1} = 1k\Omega$ $V_{0} = \pm 10V; R_{2} = 1k\Omega$	112 106 100	120 117 114		106 100	116 110		dB dB dB	G
FREQUENCY RESPONSE Siew Rate: OPA627 OPA637 000000000000000000000000000000000000	G = -1, 10V Step  G = -4, 10V Step  G = -1, 10V Step  G = -1, 10V Step  G = -4, 10V Step  G = -4, 10V Step  G = 10  G = 10  G = +1, f = 1kHz	40 100	55 135 550 450 300 16 80 0.00003		•	• • • • •		V/µS V/µS RS RS RS MHZ MHZ	
OWER SUPPLY pecified Operating Voltage perating Voltage Range urrent		±4.5	±15 ±7	±18 ±7.5	•	•		V V mA	•
UTPUT Ditage Output Over Specified Temperature urrent Output nont Circuit Current ubut Impedance, Open-Loop	R <sub>L</sub> = 1κΩ V <sub>o</sub> = ±10V 1MHz	±11.5 ±11 ±35	±12.3 ±11.5 ±45 +70/-55 55	±100	• • •	.ť • • •	•	V mA mA Ω	
EMPERATURE RANGE eccification: AP, BP, AM, BM, AU SM prage: AM, BM, SM AP, BP, AU ; AM, BM, SM AP, BP AU		-25 -55 -60 -40	200 100 160	+85 +125 +150 +125	•	:	•	လာ လာ လာ သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သို သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သိုင် သို သိသိသိ သို သို သိုင် သိုင် သိုင် သိုင် သိုင် သို သို သို သို သို သို သို သို သို သို	

\* Specifications same as \*B\* grade.

BURR - BROWN

NOTES: (1) Offset voltage measured fully warmed-up. (2) High-speed test at T<sub>j</sub> = 25°C. See Typical Performance Curves for warmed-up performance.

The information provided herein is believed to be reliable; however, BURR-BEOWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

Burr-Brown IC Data Book—Linear Products

E

Ē

ŧ

ł

# For Immediate Assistance, Contact Your Local Salesperson

### DICE INFORMATION



#### **OPA627 DIE TOPOGRAPHY**

PAD	FUNCTION	PAD	FUNCTION
1	Offset Trim	5	Offset Trim
2	-in	6	Output
3	+in	. 7	+Vs
. 4	-Vs	8	Substrate
5		NC	No Connection

trate Blas: Dielectrically isolated. See data sheet for connection options.

### ORDERING INFORMATION

MODEL	PACKAGE	TEMPERATURE RANGE
OPA627AP	Plastic DIP	-25°C to +85°C
OPA627BP OPA627AU	Plastic DIP SOIC	-25°C to +85°C
OPA627AM	TO-99 Metal	-25°C to +85°C
OPA627BM	TO-99 Metal	-25°C to +85°C
OPA627SM	TO-99 Metal	-55°C to +125°C
OPA637AP	Plastic DIP	-25°C to +85°C
OPA637BP	Plastic DIP	-25°C to +85°C
OPA637AU	SOIC	-25°C to +85°C
OPA637AM	TO-99 Metal	-25°C to +85°C
OPA637BM	TO-99 Metal	-25°C to +85°C
CPA637SM	TO-99 Metal	-55°C to +125°C

#### PACKAGE INFORMATION®

MODEL	PACKAGE	PACKAGE DRAWING NUMBER
OPA627AP	Plastic DIP	006
OPA627BP	Plastic DIP	006
OPA627AU	SOIC	182
OPA627AM	TO-99 Metal	001
OPA627BM	TO-99 Metal	001
OPA627SM	TO-99 Metal	001
OPA637AP	Plastic DIP	006
OPA637BP	Plastic DIP	006
OPA637AU	SOIC	182
OPA637AM	TO-99 Metal	100
OPA637BM	TO-99 Metal	001
OPA637SM	TO-99 Metal	001

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.



#### **OPA637 DIE TOPOGRAPHY**

#### MECHANICAL INFORMATION

	MILS (0.001")	MILLIMETERS			
Die Size	117 x 80 ±5	2.97 x 2.03 ±0.13			
Die Thickness	20 ±3	0.51 ±0.08			
Min. Pad Size	4 x 4	0.10 x 0.10			
Transistor Count	· · · ·	46			
Backing:	·	None			

See "DICE PRODUCTS" Appendix C in Burr-Brown Data Book, or contact factory for current information.

#### **ABSOLUTE MAXIMUM RATINGS**

	والمحيولة الكاليا التواري المراكبية الأكاكر المواكر المراجع الكريك المراجع
Supply Voltage	±18V
Input Voltage Range	+Vs + 2V to -Vs - 2V
Differential Input Range	
Power Dissipation	
Operating Temperature	· · · · · · · · · · · · · · · · · · ·
M Package	
P, U Package	-40°C to +125°C
Storage Temperature	, <del>"</del>
M Package	
P, U Package	-40°C to +125°C
Junction Temperature	
M Package	+175°C
P, U Package	+150°C
Lead Temperature (soldenng, 10s)	+300°C
SOIC (soldering, 3s)	
SUIC (soldenng, 3s)	+260°C

Burr-Brown IC Data Book-Linear Products





Burr-Brown IC Data Book—Linear Products



2.184

Burr-Brown IC Data Book-Linear Products

# Or, Call Customer Service at 1-800-548-6132 (USA Only)

# TYPICAL PERFORMANCE CURVES (CONT)

 $T_a = 425^{\circ}C$ .  $V_e = \pm 15V$  unless otherwise noted.









### ee Burr-Brown IC Data Book-Linear Products

E.

2 **E** 

E

1.0



Burr-Brown IC Data Book-Linear Products

BE



Burr-Brown IC Data Book-Linear Products

2.187

# For Immediate Assistance, Contact Your Local Salesperson

#### OFFSET VOLTAGE ADJUSTMENT

The OPA627/637 is laser-trimmed for low offset voltage and drift, so many circuits will not require external adjustment. Figure 3 shows the optional connection of an external potentiometer to adjust offset voltage. This adjustment should not be used to compensate for offsets created elsewhere in a system (such as in later amplification stages or in an A/D converter) because this could introduce excessive temperature drift. Generally, the offset drift will change by approximately  $4\mu$ V/°C for 1mV of change in the offset voltage due to an offset adjustment (as shown on Figure 3).



FIGURE 2. Circuits with Noise Gain Equal to or Greater than Five May Use the OPA637.

#### NOISE PERFORMANCE

Some bipolar op amps may provide lower voltage noise performance, but both voltage noise and bias current noise contribute to the total noise of a system. The OPA627/637 is unique in providing very low voltage noise and very low current noise. This provides optimum noise performance over a wide range of sources, including reactive source impedances. This can be seen in the performance curve showing the noise of a source resistor combined with the noise of an OPA627. Above a  $2k\Omega$  source resistance, the op amp contributes little additional noise. Below  $1k\Omega$ , op amp noise dominates over the resistor noise, but compares favorably with precision bipolar op amps.

#### **CIRCUIT LAYOUT**

As with any high speed, wide bandwidth circuit, careful layout will ensure best performance. Make short, direct interconnections and avoid stray wiring capacitance — especially at the input pins and feedback circuitry.

The case connection (pin 8 of TO-99 metal package only) should be connected to an AC ground for lowest possible pickup of external fields. While DC ground would be the most likely choice, pin 8 could also be connected to either power supply. (The case is not internally connected to the negative power supply as it is with most common op amps.) For lowest possible input bias current, the case may be driven as a guard—see Input Bias Current section. Pin 8 of the plastic DIP and SOIC versions has no internal connection,

Power supply connections should be bypassed with good high frequency capacitors positioned close to the op amp





FIGURE 4. Connection of Input Guard for Lowest In.

Burr-Brown IC Data Book-Linear Products

URR-BROWN

### Or, Call Customer Service at 1-800-548-6132 (USA Only)

pins. In most cases  $0.1\mu$ F ceramic capacitors are adequate. The OPA627/637 is capable of high output current (in excess of 45mA). Applications with low impedance loads or capacitive loads with fast transient signals demand large currents from the power supplies. Larger bypass capacitors such as 1µF solid tantalum capacitors may improve dynamic performance in these applications.

#### INPUT BIAS CURRENT

Difet fabrication of the OPA627/637 provides very low input bias current. Since the gate current of a FET doubles approximately every 10°C, to achieve lowest input bias current, the die temperature should be kept as low as possible. The high speed and therefore higher quiescent current of the OPA627/637 can lead to higher chip temperature. A simple press-on heat sink such as the Burr-Brown model 807HS (TO-99 metal package) can reduce chip temperature by approximately 15°C, lowering the I<sub>B</sub> to one-third its warmed-up value. The 807HS heat sink can also reduce lowfrequency voltage noise caused by air currents and thermoelectric effects. See the data sheet on the 807HS for details.

Temperature rise in the plastic DIP and SOIC packages can be minimized by soldering the device to the circuit board. Wide copper traces will also help dissipate heat.

The OPA627/637 may also be operated at reduced power supply voltage to minimize power dissipation and temperature rise. Using  $\pm 5V$  power supplies reduces power dissipation to one-third of that at  $\pm 15V$ . This reduces the I<sub>B</sub> of TO-99 metal package devices to approximately one-fourth the value at  $\pm 15V$ .

Leakage currents between printed circuit board traces can easily exceed the input bias current of the OPA627/637. A circuit board "guard" pattern (Figure 4) reduces leakage effects. By surrounding critical high impedance input circuitry with a low impedance circuit connection at the same potential, leakage current will flow harmlessly to the lowimpedance node. The case connection (TO-99 metal pack-





SURR - BROWNE

age only) may also be driven at guard potential to minimize any leakage which might occur from the input pins to the case. The case is not internally connected to  $-V_s$ .

Input bias current may also be degraded by improper handling or cleaning. Contamination from handling parts and circuit boards may be removed with cleaning solvents and deionized water. Each rinsing operation should be followed by a 30-minute bake at 85°C.

Many FET-input op amps exhibit large changes in input bias current with changes in input voltage. Input stage cascode circuitry makes the input bias current of the OPA627/637 virtually constant with wide common-mode voltage changes. This is ideal for accurate high input-impedance buffer applications.





#### PHASE-REVERSAL PROTECTION

The OPA627/637 has internal phase-reversal protection. Many FET-input op amps exhibit a phase reversal when the input is driven beyond its linear common-mode range. This is most often encountered in non-inverting circuits when the input is driven below -12V, causing the output to reverse into the positive rail. The input circuitry of the OPA627/637 does not induce phase reversal with excessive commonmode voltage, so the output limits into the appropriate rail.

#### OUTPUT OVERLOAD

When the inputs to the OPA627/637 are overdriven, the output voltage of the OPA627/637 smoothly limits at approximately 2.5V from the positive and negative power supplies. If driven to the negative swing limit, recovery takes approximately 500ns. When the output is driven into the positive limit, recovery takes approximately 6µs. Output recovery of the OPA627 can be improved using the output clamp circuit shown in Figure 5. Diodes at the inverting input prevent degradation of input bias current.

OPERATIONAL AMPLIFIERS

627

Ā

О

E



# For Immediate Assistance, Contact Your Local Salesperson

### CAPACITIVE LOADS

As with any high-speed op amp, best dynamic performance can be achieved by minimizing the capacitive load. Since a load capacitance presents a decreasing impedance at higher frequency, a load capacitance which is easily driven by a slow op amp can cause a high-speed op amp to perform poorly. See the typical curves showing settling times as a function of capacitive load. The lower bandwidth of the OPA627 makes it the better choice for driving large capacitive loads. Figure 6 shows a circuit for driving very large load capacitance. This circuit's two-pole response can also be used to sharply limit system bandwidth. This is often useful in reducing the noise of systems which do not require the full bandwidth of the OPA627.

### INPUT PROTECTION

The inputs of the OPA627/637 are protected for voltages between  $+V_s + 2V$  and  $-V_s - 2V$ . If the input voltage can exceed these limits, the amplifier should be protected. The diode clamps shown in Figure 7a will prevent the input voltage from exceeding one forward diode voltage drop beyond the power supplies-well within the safe limits. If the input source can deliver current in excess of the maximum forward current of the protection diodes, use a series resistor. R<sub>5</sub>, to limit the current. Be aware that adding resistance to the input will increase noise. The 4nV/VHz theoretical thermal noise of a  $1k\Omega$  resistor will add to the 4.5n V/VHz noise of the OPA627/637 (by the square-root of the sum of the squares), producing a total noise of  $6nV/\overline{Hz}$ . Resistors below  $100\Omega$  add negligible noise.

Leakage current in the protection diodes can increase the total input bias current of the circuit. The specified maximum leakage current for commonly used diodes such as the 1N4148 is approximately 25nA-more than a thousand



FIGURE 7. Input Protection Circuits.

times larger than the input bias current of the OPA627/05 Leakage current of these diodes is typically much lower may be adequate in many applications. Light falling on the junction of the protection diodes can dramatically increase leakage current, so common glass-packaged diodes should be shielded from ambient light. Very low leakage can achieved by using a diode-connected FET as shown. The 2N4117A is specified at 1pA and its metal case shields junction from light.

Sometimes input protection is required on I/V convenent inverting amplifiers (Figure 7b). Although in normal open tion, the voltage at the summing junction will be near zero (equal to the offset voltage of the amplifier), large int transients may cause this node to exceed 2V beyond the · · · ·

e ge



-10

### Or, Call Customer Service at 1-800-548-6132 (USA Only)

power supplies. In this case, the summing junction should be protected with diode clamps connected to ground. Even with the the low voltage present at the summing junction, common signal diodes may have excessive leakage current.

Since the reverse voltage on these diodes is clamped, a diode-connected signal transistor can be used as an inexpensive low leakage diode, (Figure 7b).



FIGURE 10. OPA637 Dynamic Response, G = 5.

2.191

E

# For Immediate Assistance, Contact Your Local Salesperson



FIGURE 11. Settling Time and Slew Rate Test Circuit.



FIGURE 12. High Speed Instrumentation Amplifier, Gain = 100.







FIGURE 14. Composite Amplifier for Wide Bandwidth.

Burr-Brown IC Data Book—Linear Products

SURR - BROWN



Anaioo 18-Bit Sampling ADC Input Channel B Channel B on DSP102 Only

Mailing Address: PO Box 11400 - Tucson, AZ 85734 - Street Address: 6730 S. Tucson Blvd. International Airport industrial Park Tucson, AZ 85706 Tel: (602) 746-1111 . Twz: 910-952-1111 Teler: 066-6491 FAX: (602) 889-1510 Immediate Product Info: (800) 548-6132 Cable: BBRCORP

Composition Corporation

PDS-1068B

Printed in U.S.A. December, 1991

Sit Clock

Cascade

Channel B Data

Channel B User Tag In

E

Е

E

# SPECIFICATIONS

### ELECTRICAL

 $r_{A} = 0^{\circ}$ C to 70°C, ±2.75V input signal, sampling frequency (f<sub>5</sub>) = 200kHz, V<sub>A</sub> + • V<sub>5</sub> = +5V, V<sub>A</sub> - • -5V, 16MHz external clock on OSC1, CLKOUT tied to CLKIN, 8MHz tata transfer clock on XCLK, data analysis band-limited to 20kHz, unless otherwise specified.

51.7

		DSP101JP DSP102JP			DSP101KP + DSP102KP			
PARAMETER	CONDITIONS	MIN	TYP		MIN	TYP	MAX	UNITS
RESOLUTION				18			•	Bits
ANALOG INPUT Voltage Range Impedance Capacitance			±2.75\ 1 20	<b>/</b> :			· · ·	V kQ pF
THROUGHPUT SPEED Complete Cycle Throughput Rate	Acquisition + Conversion	200		5	•		•	µs kHz
AC ACCURACY <sup>(1)</sup> Signal to (Noise + Distortion) Rat Total Harmonic Distortion Spurious-Free Dynamic Range Signal to Noise Ratio (SNR)	$f_{N} = 1 \text{ kHz}$ $f_{N} = 1 \text{ kHz} (-60 \text{ dB})$ $f_{N} = 25 \text{ kHz}$ $f_{N} = 1 \text{ kHz}$ $f_{N} = 1 \text{ kHz}$ $f_{N} = 1 \text{ kHz}$	63 - 69 - 84	86 32 82 -90 92 88	-86	86 92 87	88 91 94 89	-89	dB <sup>rz</sup> dB dB dB dB dB dB
DC ACCURACY Sain Error Sain Error Mismatch Integral Linearity Differential Linearity Error Differential Linearity Error No Missing Codes Bipolar Zero Error <sup>(a)</sup> Bipolar Zero Mismatch <sup>(a)</sup> Power Supply Sensitivity	DSP102 Channels ±2.75V Input Range ±2.75V Input Range ±0.7V Input Range ±0.7V Input Range ±0.7V Input Range DSP102 Channels -5.25V < V < -4.75V +4.75V < V_+ + < +5.25V					icy Specification cy Specification		% % % вія т Я 8 8 8 8 8 8 8
SAMPLING DYNAMICS Aperture Delay Aperture Jitter Transient Response Overvoltage Recoverv			30 100 1 5					ns ps.ms us us
DIGITAL INPUTS Logic Levels (Except OSC1) V V OSC1 Clock Frequency	i. = ≈10uA i <sub>µ.</sub> = ≈10µA	0 -24		+0.8 +5 74HC C 16			•	V V MHz
Data Transfer Clock (XCLK) Frequency Duty Cycle Conversion Clock (CLKIN) Frequency Duty Cycle		0.1 40 0.5 25	50 33	12 60 5.33	•			MHZ % MHZ
DIGITAL OUTPUTS Format Coding	· · · · · · · · · · · · · · · · · · ·	:	:		and Cascade o's Compleme	d 32-bit Mode	•	
Logic Levels (Except OSC2) Va Va OSC2 Conversion Clock (CLKOUT) Drive Capability	i <sub>sax</sub> ≈ 4mA i <sub>sounce</sub> = 4mA	0 -2.4	Can on	+0.4 +5 IV be used t	o drive crysta	l oscillator.		V V mA
POWER SUPPLIES Rated Voltage V_+ V V_s Power Consumption Supply Current I_+ I	XCLK = OSC1 = 12MHz XCLK = OSC1 = 12MHz	+4.75 -5.25 +4.75	+5 -5 -5 250 30 -18	+5.25 -4.75 +5.25 +25 45 -25	•			V V mW mA mA
1 <sub>5</sub> TEMPERATURE RANGE Specification Storage		C 65	5	+70 +125	:		:	mA ℃ ℃

NOTES: (1) All dynamic specifications are based on 2048-point FFTs, using tour-term Blackman-Harris window. (2) All specifications in dB are referred to a fullscale input, ±2.75Vp-p. (3) Adjustable to zero with external potentiometer.


# TYPICAL PERFORMANCE CURVES

At  $T_A = +25^{\circ}C$ ,  $V_A + = V_0 + = +5V$ ,  $V_A - = V_0 - = -5V$ , Sampling Frequency  $I_5 = 200$ kHz; External Clock Input at OSC1 = 80 $I_5 = 16$ MHz, XCLK = 40 $I_5 = 8$ MHz; Using 2048 Point FFT; Data analysis limited to 0 to 20kHz band; Unless otherwise specified.

SINAD means Signal-to-(Noise + Distortion) Ratio. SNR means Signal-to-Noise Ratio excluding harmonics thru the 8th. THD means Total Harmonic Distortion thru 8th harmonic. SFDR means Spurious Free Dynamic Range, including harmonics.



DSP101/102

E

BROV

# TYPICAL PERFORMANCE CURVES (CONT)

At  $T_x = +25^{\circ}C$ ,  $V_x + = V_5 + = +5V$ ,  $V_x - = V_5 - = -5V$ , Sampling Frequency  $I_x = 200$ kHz; External Clock Input at OSC1 = 80 $I_x = 16$ MHz, XCLK = 40 $I_x = 8$ MHz; Using 2048 Point FFT; Data analysis limited to 0 to 20kHz band; Unless otherwise specified.

.,



DSP101/102



**TYPICAL DSP102 FFT SETUP** 



5

E

E

20

DSP101/102



## ABSOLUTE MAXIMUM RATINGS

b	V,+ to Analog Common	1
l	V- to Analog Common7V	ŧ
h	V to Digital Common	Ł
1	Analog Common to Digital Common	١.
	Control Inputs to Digital Common	ļ
	Analog Input Voltage	
	Maximum Junction Temperature	
	Internal Power Dissipation 825mW	
	Lead Temperature (soldering, 10s)	
	Thermal Resistance, 0, Plastic DIP	

### **DSP101 PIN CONFIGURATION**



#### **DSP101 PIN ASSIGNMENTS**

PIN	# [	NAME	DESCRIPTION	
1		VPOT	Trim Reference Out. 10µF Tantalum to AGND.	
3 1		VIN	Analog In.	
		MSB	MSB Adjust In.	
4		VOS	VOS Adjust In.	
5 V <sub>A</sub> - 6 V <sub>A</sub> +			-5V Analog Power.	
			+5V Analog Power.	
-	7 DGND		Digital Ground.	•
			Digital Ground.	
		AL PRINT	+5V Digital Power. Conversion Clock In.	
•••				i
11 CLKOUT			DSP101/DSP102s to synchronize conversion.	
12		SSF	Select Synch Format In. If HIGH, SYNC will be	
			active High. If LOW, SYNC will be active Low.	ļ
			See timing diagram (Figure 1).	1
13		DSC1	Oscillator Point 1 Input/External Clock In. If using	1
			external clock, drive with 74HC logic levels.	ł
			Connect to DGND if not used.	I
14 OSC2		SC2	Oscillator Point 2 Output. Provides drive for	l
	- { · · ·		crystal oscillator. Make no electrical connection if	ł
	1		using external clock.	ſ
15	s	YNC	Data Synchronization Out. Active High when SSF	ł
		ļ	is HIGH; active Low when SSF is LOW.	Í.
16	X	CLK	Data Transfer Clock In.	
17	1		No Internal Connection.	ĺ
18	T	AG	User Tag In. Data clocked into this pin is	
			appended to the conversion results on SOUT.	
			See timing diagram (Figure 1).	
19		~	No Internal Connection.	
20	SC	υτi	Serial Data Out. MSB first, Binary Two's	
			Complement format.	
21	co	NV 1	Convert Command In. Falling edge puts converter	
	1		into hold state, initiates conversion, and transmits	
			previous conversion results to DSP IC with	
	1	ľ	appropriate SYNC pulse.	
22	DG	ND	Digital Ground.	
23	1	1	No internal Connection.	
24		[	No Internal Connection.	
25			No Internal Connection.	
26	CA		Bypass Capacitor, 10µF Tantalum to AGND.	
27 28	RE AGI		Reference Bypass. 0.1µF Ceramic to AGND.	-
20	AGI	VU	Analog Ground.	

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes to responsibility for the use of this information, and all use of such information shall be entirely at the user's own nsk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

DSP101/102

#### DSP102 PIN CONFIGURATION



#### ORDERING INFORMATION

MODEL	NUMBER OF CHANNELS	SIGNAL-TO- (NOISE + DIST.) RATIO d8 min
DSP101JP	1	83
DSP101KP	1	86
DSP102JP	2	83
DSP102KP	2	86

#### DSP102 PIN ASSIGNMENTS

PIN #		NAN	LE DESCRIPTION
	-	VPO	
'			AGND.
2		VIN	
3		MSB	
		vos.	
5 V- 6 V+ 7 DGND 8 DGND 9 V <sub>2</sub> 10 CLKIN 11 CLKOUT 12 SSF			+5V Analog Power.
		DGN	D Digital Ground.
			+5V Digital Power.
			DSP102s to synchronize conversion.
		SSF	Select Synch Format In. If HIGH, SYNC will be active High. If LOW, SYNC will be active Low. See timing diagram (Figure 1).
13		OSC1	Oscillator Point 1 Input / External Clock In. If using external clock, drive with 74HC logic levels. Connect to DGND if not used.
14		OSC2	Oscillator Point 2 Output. Provides drive for crystal oscillator. Make no electrical connection if using external clock.
15		SYNC	Data Synchronization Out. Active High when SSF is HIGH; active Low when SSF is LOW.
16 XC		XCLK	Data Transfer Clock In.
17		SOUTB	Channel B Serial Data Out. MSB first, Binary Two's Complement format.
18		TAGA	Channel A User Tag In. Data clocked into this pin is appended to the conversion results of SOUTA. See timing diagram (Figure 1).
19		TAGB	Channel B User Tag In. Data clocked into this pin is appended to the conversion results of SOUTB. See timing diagram (Figure 1).
20	IO SOUTA		Channel A Serial Data Out, MSB first, Binary Two's Complement format, if CASC is HIGH, 32 bits of data output, with first 16 bits being Channel A data.
21	ir P		Convert Command In. Falling edge puts converter into hold state, initiates conversion, and transmits previous conversion results to DSP IC with appropriate SYNC pulse.
22		CASC	Select Cascade Mode In. If HIGH. DSP102 transmits a 32-bit word on SOUTA, with the first 16 bits being data on Channel A. If LOW, DSP102 transmits data for both channels simultaneously.
<b>Z</b> 3		OSB	Channel B VOS Adjust In.
24	-	ISBB	Channel B MSB Adjust In.
25 26		/INB POTB	Channel B Analog In. Channel B Trim Reference Out. 10µF Tantalum to I AGND.
27	F	REF	Reference Bypass. 0.1 µF Ceramic to AGND.
28		GND	Analog Ground.

DSP101/102



sa.

E



# THEORY OF OPERATION

The DSP101 and DSP102 are sampling analog-to-digital converters optimized for handling dynamic signals. They have complete logic interface circuitry for ease of use with standard digital signal processing ICs, and transmit data words in a serial stream. The successive approximation conversion architecture is combined with an inherently sampling switched capacitor array to provide maximum user flexibility over sampling and conversion timing.

The DSP101 and DSP102 are pipelined internally. When the user gives a convert command at time (t), two actions are initiated. First, the internal sample/holds are switched to the hold state, and a conversion cycle is initiated. At the same time, the DSP101 or DSP102 transmits a synchronization pulse and starts shifting out the conversion results from the previous convert command at (t-1) using the system bit clock. The data from the conversion at time (t) is shifted out of the converter after the next convert command is received.

Both the DSP101 and the DSP102 are 18-bit A/Ds internally. When the DSP IC is programmed to accept 16-bit word lengths, the processor will ignore the last two data bits transmitted from the DSP101 or DSP102. A Cascade Mode on the DSP102 can be invoked to transmit data for both conversion channels over a single serial line as a 32-bit word. In this mode, the first 16 bits of data transmitted after the Sync pulse contain data from channel A, followed by 16 bits of information from channel B, allowing a single 32-bit word to contain data for both channels. A unique Tag feature allows additional digital data to be appended to the conversion results, so that a single data word contains conversion results plus other signal information, such as gain settings or multiplexer channel settings in front of the converter.

The DSP101 and DSP102 are high-resolution A/D converters complete with sampling capability and on-board references. They can acquire and convert analog signals at up to a 200kHz sampling rate. Both operate from  $\pm 5V$  supplies, and have full-scale analog input ranges of  $\pm 2.75V$ .

## **BASIC OPERATION**

Figure 2 shows the minimum connections required to operate the DSP101. The falling edge of a convert command on pin 21 puts the internal sampling capacitor array into the hold state. The falling edge on pin 21 also starts the process to initiate a conversion and transmit data from the previous conversion, synchronizing both appropriately to the 10MHz clock input on pin 13. Figure 1 shows the timing relationship between the convert command, the output data, and the synchronization pulse.

In this basic system, the 10MHz clock is used both to generate a 3.33MHz conversion clock and as the data transfer bit clock for outputting data. Per Figure 1, there must be at least 72 clock pulses on pin 13 between convert commands, so that this circuit can sample and convert at up to 138kHz.



FIGURE 2. DSP101 Basic Operation.

URR-BROWNS

363

E

DSP101/102

-

**1**5.

The convert command at pin 21 causes a Sync pulse to be output on pin 15, followed by the data from the previous conversion output on pin 20. The Sync pulse will be HIGH for one bit clock cycle, since pin 12 is tied HIGH. (A LOW Sync pulse will be output on pin 15 if pin 12 is tied LOW.) Data is serially transmitted in an MSB-first data stream, in Binary Two's Complement format. Both the Sync pulse (pin 15) and the data stream (pin 20) are synchronized to the bit clock (at pins 13 and 16), with the timing relationships shown in Figure 1.

After the 18 bits of data from the previous conversion have been transmitted, pin 20 will continue to clock out LOWs until a new convert command restarts the process, since pin 18 (the Tag input) is grounded. If pin 18 is tied HIGH, pin 20 will clock out HIGHs between conversion cycles.

#### CONVERSION

A falling edge on pin 21 (CONV) puts the internal sampling capacitors in the hold state with minimum aperture jitter, initiates a conversion synchronized to the conversion clock, and outputs the data from the previous conversion with an appropriate Sync pulse. On the DSP102, a single convert command simultaneously samples both channels. The timing relationship between the convert command, Sync and the output data is shown in Figure 1. Both Sync and the output data are synchronized to XCLK, the system bit clock. Following a convert command falling edge, pin 21 must be held LOW at least 50ns.

Convert commands can be sent to the DSP101 and DSP102 completely asynchronous to other clocks in the system. This allows external events to be used to trigger conversions.

From Figure 1, it can be seen that two different clocking conditions must be considered in determining the minimum acceptable time between convert commands. First, there need to be a minimum of 24 XCLK periods between convert commands, to allow internal synchronization and transmission of Sync and the data. (In the Cascade Mode on the DSP102, there need to be at least 40 XCLK periods between convert commands, to allow transmission of the 32-bit data words.) When used with DSP processors programmed for data words longer than 16-bits, the transmission time to the processor may determine the minimum time between convert commands.

The second limitation on convert commands is the requirement that the internal analog-to-digital converter be given enough time to complete a conversion, shift the data to the output register, and acquire a new sample. This condition is met by having a minimum of 24 CLKIN periods between convert commands, or a minimum of 72 clock cycles on OSC1, if it is used to generate the conversion clock (CLKOUT driving CLKIN).

#### SIGNAL ACQUISITION

After a conversion is completed, the DSP101 or DSP102 will switch back to the sampling mode. With at least 24

CLKIN periods between convert commands, the A/D will have had sufficient time to acquire a new input sample to full rated accuracy.

#### DATA FORMAT AND INPUT LEVELS

The DSP101 and DSP102 output serial data, MSB first, in Binary Two's Complement format. In the Cascade Mode on the DSP102, the serial data will first contain 16 bits of data for channel A, MSB-first, followed by channel B data, again MSB-first. The analog input levels that generate specific output codes are shown in Table I.

As with all standard A/Ds, the first output transition will occur at an analog input voltage 1/2 LSB above negative full scale (-2.75V + 1/2 LSB) and the last transition will occur 3/2 LSB below positive full scale (+2.75V - 3/2 LSB.) See Figure 3.





		DIGITARY TWO	AL OUTPU S COMPI	-
DESCRIPTION	ANALOG INPUT	BINARY CODE	16-BIT WORDS (HEX)	18-BIT WORDS (HEX)
Least Significant Bit	1.1.1.1.1.1	-	j	.17
$(LSB = \frac{5.5V}{2^{n}})$				
16-bit Words	64uV		1	
18-bit Words	. 21µV			
Input Range	=2.75V			
+ Full Scale (2.75V-1LSB)	+2.749916V +2.749979V	011111	7FFF	IFFFF
Bipolar Zero (Midscale)	ćv	000000	0000	00000
One LSB below Bipolar Zero	8-4αV 21μV	111111	FFFF	3FFFF
- Full Scale	-2.75V	100000	8000	20000

TABLE I. Ideal Input Voltage vs Output Code.





FIGURE 4. Output Structure of DSP102.

#### DATA TRANSFER

The internal A/Ds generate 18 bits of data, transmitting the data MSB first. When read by a DSP IC programmed to accept 16 bits of data, the first 16 MSB bits of data from the DSP101, or each channel of the DSP102, will be shifted into the processor's input shift register, and the last two least significant bits of data from the A/D will be ignored, although they will still be present on the serial data line. When the DSP processor is programmed to accept words of more than 16-bit length (typically 24-bit or 32-bit), the DSP101 and DSP102 will transmit the full 18-bit conversion results, after which the information input on the TAG input (or TAGA and TAGB on the DSP102) will be appended to the output word. (See Tag Feature below.)

In the Cascade Mode, the DSP102 will first transmit the 16 MSBs from channel A, followed by the full 18-bits from channel B. although DSP processors programmed to accept 32 bits of data will ignore the final two bits of information on Channel B. See the DSP102 Cascade Mode section below for details of the Cascade mode.

#### DATA SYNCHRONIZATION

A convert command both initiates a conversion and starts the process for transmitting data from the previous conversion. Convert commands can come at any time, completely asynchronous to the conversion clock or the bit clock, and the conversion clock may also be independent of the bit clock. The DSP101 and DSP102 internally synchronize the output data, Sync pulse, and Tag inputs to the bit clock.

While the convert command, conversion clock and bit clock can be asynchronous, system performance is usually enhanced by synchronizing all of them to a system master clock, whenever the application permits. This minimizes changes in digital loads and currents when the critical S/Htransition and A/D bit decisions are occurring. Within the DSP101 and DSP102 themselves, running asynchronous convert commands, conversion clocks and bit clocks typically degrades performance only several dB, as shown in the various typical performance curves, but the system board design can easily have more effect.

When a convert command is received, the internal logic generates an appropriate Sync pulse, synchronized to XCLK, as shown in Figure 1. The output Sync pulse will be active High or active Low depending on whether a HIGH or a LOW, respectively, is input at SSF (pin 12).

The convert command also causes the conversion results from the previous conversion to be loaded into the output shift register, synchronous to XCLK. Figure 4 shows the operation of the internal data shift registers on the DSP102. The DSP101 is basically similar, but includes only the top of the figure, showing the SOUTA path.



1.2

Ē

During the internal successive approximation conversion process, the conversion results are shifted into the input shift registers of the output stage on the DSP102. A new convert command latches that data into the 18-bit parallel latches shown. The internal signal that also generates the Sync pulse, labeled "Shift/Load" in Figure 4, synchronously loads the conversion data into the output shift register on the rising edge of XCLK. The conversion results are then clocked out of the shift register on subsequent rising edges of XCLK.

#### DATA TRANSFER CLOCK

XCLK is the data transfer clock, or bit clock, for the system, and is an input for the DSP101 or DSP102. This input is TTL- and 74HC-level compatible. The serial data and SYNC outputs are synchronized internally to this clock, with data valid on the rising edge of XCLK, per the timing shown in Figure 1. Data input on pin 18 (TAG) on the DSP101, or on pins 18 and 19 on the DSP102 (TAGA and TAGB), will be clocked into the output shift register on the rising edge of XCLK, as discussed in the Tag Feature section.

#### **CONVERSION CLOCK**

The analog-to-digital converter sections in the DSP101 and DSP102 were designed to provide accurate conversions under worst case conditions of supplies, temperatures, etc. In order to achieve a full 200kHz sampling capability, they were designed to use a 33% duty cycle conversion clock (CLKIN on pin 10) as shown in Figure 1. The clock is LOW long enough for internal analog circuitry to settle sufficiently between bit decisions to insure rated accuracy. Bit decisions in the A/D are then made on the rising edge of CLKIN.



#### FIGURE 5. DSP101 or DSP102 Conversion Clock Circuit.



When a convert command is received, the DSP101 or DSP102 immediately switches the sampling capacitors to the hold state, and then internally gates the conversion clock to the A/D appropriately. Allowing a minimum of 24 CLKIN pulses between conversions insures that there is sufficient time for complete, accurate conversions, and allows the input sampling capacitor to fully acquire the next sample, regardless of the timing between the convert command and CLKIN.

In most applications, CLKIN (pin 10) can be driven from a 50% duty cycle clock without performance degradation. During characterization of the DSP101 and DSP102, the performance of a number of parts was measured under various conditions with a 4.8MHz, 50% duty cycle input to CLKIN at a full 200kHz conversion rate without noticeable degradation.

#### OSCILLATOR INPUTS AND CLKOUT

The DSP101 or DSP102 can generate a 33% duty cycle conversion clock output on CLKOUT (pin 11). This is accomplished by dividing by three a clock from either an external 74HC-level clock or from a crystal oscillator. CLKOUT can deliver  $\pm 2mA$ , and can be used to drive multiple DSP101 or DSP102 CLKINs. See Figure 1 for the timing relationship between OSC1 and CLKOUT.

To use an external 74HC-level clock, drive the clock into OSCI (pin 13), and leave OSC2 (pin 14) unconnected.

To use a crystal oscillator to generate the conversion clock, refer to Figure 5. Connect the oscillator between OSC1 and OSC2. OSC2 provides the drive for the crystal oscillator. This pin cannot be used elsewhere in the system.

If CLKOUT is not used, both it and OSC2 should be left unconnected, and OSC1 should be grounded.

#### TAG FEATURE

Figure 4 shows the implementation of the TAG feature on the DSP101 and DSP102. When a convert command is received, the internal Shift/Load signal loads conversion result data into the output shift register synchronous to XCLK. Between convert commands, the information input on TAG (on the DSP101) or on TAGA and TAGB (on the DSP102) will be clocked into the output shift register on the rising edges of XCLK. Since this is an 18-bit shift register, the data input on the Tag lines will be output on SOUT (DSP101) or SOUTA and SOUTB (DSP102) delayed by 18 bit clocks.

The Tag Feature can be used in various ways. The Tag inputs can be tied HIGH or LOW to differentiate between two converters in a system. As discussed in the Applications section below, the Tag feature can be used to append to the serial output data word information on multiplexer channel address, or other digital data related to the input signal (such as the setting on a programmable gain amplifier.) Another option would be to daisy-chain multiple DSP101 or DSP102 converters. linking the serial output of one to the Tag input of the next. This can simplify the transmission of data from multiple A/Ds over a single optical isolation channel.

#### DSP102 CASCADE MODE

If pin 22 (CASC) is tied HIGH, the DSP102 will be in the Cascade Mode. In this mode, when a convert command is received, the DSP102 will transmit a 32-bit data word on pin

DSP101/102

E

24



20 (SOUTA) containing data for both input channels in two 16-bit words. Referring to Figure 1, the first 16 bits of data will be the results for channel A, followed by 16 bits of information for channel B. The data will be transferred MSB first. A convert command at time (t) will initiate the transmission of the results of the conversion initiated at time (t - 1).

From the descriptions above of the internal shift registers shown in Figure 4, it can be seen that the DSP102 in the Cascade Mode actually continues to shift out data after the 32nd bit of the data word. The next two bits clocked out will be the last two data bits from the full 18-bit conversion on channel B, after which the information output on SOUTA will be the information clocked into TAGB 35 bit clock cycles earlier.

In the Cascade mode on the DSP102, SOUTB will still output channel B conversion data and tag data as usual.

# ANALOG PERFORMANCE

#### LINEARITY

The DSP101 and DSP102 are optimized for signal processing applications with wide dynamic range requirements. Linearity is trimmed for best performance in the range around 0V, which is critical for handling low amplitude signals. The DSP101 and DSP102 typically have integral and differential non-linearity below  $\pm 0.003\%$  in the input range of  $\pm 0.7V$ , with there being no missing codes at the 14bit level in this range. Over the full  $\pm 2.75V$  input range, the largest non-linearities are centered around the bit #2 transition points at +1.375V and -1.375V levels.

#### NOISE AND BIPOLAR ZERO ERROR

The equivalent input noise and bipolar zero error of the DSP101 and DSP102 is shown in the typical performance section for both channels on a DSP102. The inputs to both channels were grounded, and the results of 5,000 conversions was recorded. The data-shown is binned at the 16-bit level. The noise results from all sources in the circuit, including clocks, reference noise, etc.

In a theoretically ideal converter with no offset and no noise, the results of all 5,000 conversion for each channel would lie in the bin corresponding to bipolar zero, code 0000. The typical DSP101 or DSP102 will have offset errors in the range of I to 2mV, and the two channels on the DSP102 will be matched closer than 2mV. The DSP102 shown in the typical performance section has the worst offset, -0.8mV, on channel A, with channel B being less than 1mV different, and the three sigma noise on either channel being less than 250µV.

#### INPUT BANDWIDTH

From the typical performance curves, it can be seen that there is very little degradation in Signal-to-(Noise + Distortion) for input signals up to 100kHz. The wideband sampling input typically maintains a 60dB Signal-to-(Noise + Distortion) Ratio undersampling 500kHz input signals.

#### LAYOUT CONSIDERATIONS

Because of the high resolution, linearity and speed of the DSP101 and DSP102, system design problems such as ground path resistance, contact resistance and power supply quality become very important.



FIGURE 8. DSP101 or DSP102 Optional MSB and Offset Adjust.



Optimal dynamic performance is achieved by soldering the parts directly into boards, to keep the A/Ds as close as possible to ground. The use of sockets will often degrade AC performance. Zero-Insertion-Force sockets are particularly poor because longer lead lengths create inductance.

Short traces on the board, and bypass capacitors as close as possible to the A/D, will further improve dynamic performance.

#### GROUNDS

To achieve the maximum performance from the DSP101 or DSP102, care should be taken to minimize the effect of changes in current flowing in the system grounds, particularly while bit decisions are being made in the successive approximation converter's comparator. Pin 28 (AGND) on both the DSP101 and the DSP102 is the most critical, and care should be taken to make this pin as close as possible to the same potential as the system analog ground.

Whenever possible, it is strongly recommended that separate analog and digital ground planes be used. With an LSB level of  $84\mu$ V at the 16-bit level, and one-quarter of that at the 18bit level, the currents switched in a typical DSP system can easily corrupt the accuracy of the A/Ds unless great care is taken to analyze and design for current flows.

#### POWER SUPPLY DECOUPLING

All of the supplies should be decoupled to the appropriate grounds using tantalum capacitors in parallel with ceramic capacitors, as shown in Figure 6. For optimum performance of any high resolution A/D, all of the supplies should be as clean as possible. If separate digital and analog supplies are available in a system, care should be taken to insure that the difference between the analog and the digital supplies is not more than 0.5V for more than a few hundred milliseconds, as may occur at power  $\neg$ .

#### INPUT SIGNAL CONDITIONING

To avoid introducing distortion, the DSP101 and DSP102 analog inputs must be driven by a source with low impedance over the input bandwidth needed in the application. Op amps such as the NE5532 or Burt-Brown's OPA2604 work well over audio bandwidths. Figure 7 shows an appropriate input driver circuit. The 150 $\Omega$  and 220pF shown on the input help reduce the dynamic load on the input signal conditioning amp in front of the A/D, since all switched capacitor array architectures exhibit fast changes in input current load as the input sampling switch is opened and closed. These dynamic changes in the load can affect any signal conditioning circuit at the input. Other R and C combinations can be



15

FIGURE 9. Driving a 16-bit Parallel Port from the DSP101.

DSP101/102



E

5

E

used, but the resistor should not exceed 200 $\Omega$ , or the output settling time of the signal conditioning amplifier may be too long.

#### EXTERNAL ADJUSTMENTS

All of the specifications for the DSP101 and DSP102, plus the typical performance curves, are based on the performance of these A/Ds without external trims. In most applications, external trims are not required.

#### OFFSET ADJUST

Where required by specific applications, offsets can be adjusted using Figure 8. When not adjusted, VOS (pin 4) on the DSP101, and VOSA (pin 4) and VOSB (pin 23) on the DSP102, should be left open. If these pins are connected to traces on the board, they should be bypassed to ground with 0.01µF capacitors, as close as possible to the A/D.

To trim offset, one alternative is to ground the analog input while converting continually. Then adjust the trimpot (on VOS for the DSP101, on VOSA and VOSB for the DSP102) until the output code is toggling between the codes FFFF and 0000 (Hex) at the 16-bit level (3FFFF and 00000 at the 18bit level.) This will center the offset at 1/2 LSB below 0V, which is respectively  $-42\mu V$  or  $-10\mu V$  at the 16- and 18-bit levels.

The offset can also be adjusted by providing a sine wave to the A/D input. Using FFT, even simple averaging of several thousand conversion results at a time, the trimpots can be adjusted until there is no DC offset of the signal.

Grounding the input, or providing the sine wave, as far in front of the A/D as possible allows offset from intervening signal conditioning components to be also corrected by this procedure.

#### **MSB ADJUST**

In most applications, adjustment of the Most Significant Bit weight will not be required. When not adjusted, MSB (pin 3) on the DSP101, and MSBA (pin 3) and MSBB (pin 24) on the DSP102, should be left open. If these pins are connected to traces on the board, they should be bypassed to ground with  $0.01\mu$ F capacitors, as close as possible to the A/D.

MSB (pin 3) on the DSP101, and MSBA (pin 3) and MSBB (pin 24) on the DSP102, are internally connected to a resistor divider network that is used to laser-trim the weight of the MSB capacitor in the CDAC. These pins are nomi-



FIGURE 10. A Complete Eight-Channel Analog Input System Using the DSP202 and the HI-508A.



nally at +100mV after laser-trimming during manufacturing. They can handle external inputs up to about one diode drop below ground (-0.6V) before internal clamping circuitry is triggered.

Figure 8 shows an appropriate circuit for adjusting the weight of the most significant bit to minimize differential non-linearity at the critical major-carry transition. To adjust, provide a small amplitude sine wave to the selected A/D input pin while converting continually, and adjust for maximum Signal-to-(Noise + Distortion) ratio, using appropriate signal analysis software.

#### GAIN ADJUST

If circuit gain needs to be adjusted in hardware, rather than in system software, appropriate trimpots should be included in the analog signal conditioning section in front of the DSP101 or DSP102. No specific gain adjust circuitry is included in the parts.

# APPLICATIONS

#### INTERFACING DSP101 TO PARALLEL PORTS

Figure 9 shows a circuit for converting the serial output data from the DSP101 into 16 bits of parallel data, within the timing constraints of the serial bit-stream from the DSP101. In many applications, this circuit can be easily incorporated into gate arrays or other programmed logic circuits already used in the system, since the extra gate count is not high.

This circuit adds an additional pipeline delay to the conversion data, so that the parallel data from a conversion at time (t) is valid one conversion cycle plus 17 XCLK clocks later (at t+1 plus 17 times XCLK). A convert command at time (t+1) generates a Sync and begins transmitting serial data from SOUT. The serial data is shifted into the 74HC594 shift registers, and Sync is shifted through the 74HC164 shift registers. The Q1 output of the 74HC74 dual D-type flip-flops clocks the conversion data into the output register of the 74HC594s, and triggers a data valid signal on its Q2 output. The user can then read the data at any time before the next conversion is started, and the Read signal will reset the data valid output from Q2.

ĩ

E

Ē

BURR-BROWNG

3

EBE

In many systems, galvanic isolation of signals is required. Using opto-couplers on the serial data lines in Figure 9 allows a fully isolated system to be built using a DSP101 and only three couplers across the barrier (for serial data, XCLK and SYNC.)

#### **MULTIPLEXING INPUTS TO THE DSP101**

Figure 10 shows a complete circuit for sequentially scanning eight analog input channels with a single DSP101, and using the Tag feature on the DSP101 to append the multiplexer channel address to the serial output conversion results.

The circuit in Figure 10 includes the required digital logic and timing logic. The 74HC163 counter provides the scan sequence to the Burr-Brown HI-508A analog multiplexer. In order to allow the HI-508A enough time to switch to the next channel and settle before the DSP101 begins a conversion, a 74HC221 one-shot introduces a 3µs delay for the DSP101 convert command input.

The Burr-Brown OPA627 provides a low impedance source for the DSP101, buffering it from the output impedance of

DSP101/102





the multiplexer. This unity-gain buffer minimizes distortion, taking full advantage of the resolution and bandwidth of the DSP101.

The 74HC574D register delays the multiplexer address data by one conversion before appending the channel data to the serial conversion results from the DSP101. This attaches the channel address to the correct conversion results. Since the channel scanning shown in Figure 10 is sequential, this delay latch could be left out and software could recognize that the time (t) conversion results have the MUX address from the time (t-1) conversion appended. However, for systems using non-sequential scan lists, this delay latch is essential to maintain the conversion data and channel address integrity.

The 74HC166 synchronous loading shift register loads the channel address tag data into the shift register on the rising edge of the bit clock, in conjunction with the Sync output of the DSP101. The channel address tag data is then clocked into the DSP101 Tag input (pin 18) by the bit clock, while the conversion data is clocked out the other end of the

DSP101 shift register (discussed in another section of this data sheet.)

Figure 10 was developed and tested using a Burr-Brown ZPB34 DSP board, which contains an AT&T DSP32C, so that the SYNC output is programmed to be active LOW. The circuit needs to be modified for DSP processors from ADI, TI, and Motorola, which use active HIGH Sync pulses. For these processors, tie SSF (pin 12) on the DSP101 HIGH, and use a 74HC04 hex inverter to invert the Sync signal to the 74HC574 and 74HC166.

The same basic circuit can be duplicated to drive two channels in a DSP102, or can be easily modified for more or less than eight channels of analog input.

#### USING DSP101 AND DSP102 WITH TEXAS INSTRUMENTS DSP ICS

Figures 11 thru 17 show various ways to use the DSP101 and DSP102 with DSP ICs from the Texas Instruments TMS320Cxx series. For simplicity, all of these circuits are



based on using the TME320Cxx in the mode where SSF (Select Synch Format, pin 12) is tied HIGH, so that there is an active High synchronization pulse generated by the DSP101 or DSP102 after receiving a convert command. The synchronization pulse can be changed to active Low simply by making SSF LOW, where appropriate, without changing the basic operation of the A/Ds.

In all cases, the DSP101 and DSP102 will transmit data MSB-first, and the TMS320Cxx needs to be programmed for this.

Figure 11 shows a circuit for using the TMS320C25 or TMS320C30 in a complete analog input and analog output system using the DSP101 along with the Burr-Brown DSP201 D/A.

2



#### USING TMS320C31 TO GENERATE ALL CONTROL SIGNALS

Figure 17 shows a circuit for using the TMS320C31 with a DSP102 and a Burr-Brown DSP202 D/A to provide a two channel analog I/O system. The flexibility of the TMS320C31 allows it to generate the data transfer clock (XCLK) and the Convert Command, minimizing additional circuitry and synchronizing the timing signals to the processor's master

clock. In this circuit, the DSP102 and DSP202 are used in their Cascade modes, transmitting and receiving two channels of data in a single 32-bit word. (See the Cascade Mode section above.)

Table II shows how to set up the circuit in Figure 17 for a 44.1kHz conversion rate for both channels of the DSP102 A/D and both channels of the DSP202 D/A. Both inputs and outputs will be simultaneously converted.



FIGURE 16. Using DSP101 with TMS320C25.



FIGURE 17. Two Channel Analog I/O Using TMS320C31.



TABLE II. TMS320C31 Register Settings for 44.1kHz Conversion Rate in Figure 17.



#### USING DSP101 AND DSP102 WITH MOTOROLA DSP ICS

Figure 18 shows how to use the DSP101 with a Motorola DSP56001. Using the DSP102 requires using two DSP56001s. The DSP56001 needs to be programmed to receive data MSB-first with SYNC in the Bit Mode.

SSF (pin 12) needs to be tied HIGH for using either the DSP101 or the DSP102 with DSP56001s. This will cause the DSP101 or DSP102 to transmit an appropriate active High synchronization pulse on SYNC (pin 15) after a convert command is received by the A/D. Timing is shown in Figure 1.

# USING DSP101 AND DSP102 WITH AT&T DSP ICS

Figures 11, 19, 20, and 21 show how to use the DSP101 and

DSP102 with the DSP16 and DSP32C in different modes. The AT&T processors need to be programmed to accept data MSB-first, and the DSP101 or DSP102 needs to have SSF (pin 12) tied LOW, so that an appropriate active Low synchronization pulse will be transmitted by the A/D after a convert command is received.

Figures 19 and 20 show the DSP32C and DSP16 respectively used with the DSP101 to handle a single analog input channel.

Figure 21 shows how to transmit to a single DSP32C conversion results from both DSP102 channels in a single 32-bit word, using the Cascade mode on the A/D.

Figure 11 indicates how to build a complete analog input and analog output system using a DSP32C or DSP16 with a DSP101 and a Burr-Brown DSP201 D/A.







FIGURE 19. Using DSP101 with DSP32C.

DSP101/102



......

#### USING DSP101 AND DSP102 WITH ADI DSP ICS

When using the DSP101 or DSP102 with the fixed-point ADSP21xx series, the processors need to be programmed to receive data MSB-first.

Figure 22 shows how to use the DSP102 with an ADSP2101 to provide a two-channel simultaneous sampling system.

Figure 23 shows the connections required to generate an analog input channel using an ADSP2105 with the DSP101.

The same basic circuit can be used to connect a DSP101 to the ADSP2101.

Figure 11 indicates how to build a complete analog I/O system using either the ADSP2101 or the ADSP2105 with a DSP101 and a Burr-Brown DSP201 D/A.

The two serial ports on the ADSP2101 can also be used with the DSP102 and the Burr-Brown DSP202 D/A to make two complete analog I/O channels, as indicated in footnote 2 of Figure 14.





DSP101/102







FIGURE 23. Using DSP101 with ADSP-2105.

#### DEM-DSP102/202 EVALUATION BOARD

An evaluation fixture, the DEM-DSP102/202, is available to simplify evaluation of the DSP101 and DSP102, and the companion digital-to-analog converters, the single DSP201 and dual DSP202. The DEM-DSP102/202 comes complete with a socketed DSP102 and DSP202, a breadboard area. TTL L/O headers and differential line drivers for data trans-

fer options, a complete clocking circuit for the conversion clock and bit clock, and analog filter modules. The board makes it easy to go from design concept to working prototype of a DSP-based system, offering two complete analog I/O channels.

Contact your local Burr-Brown representative for a full data sheet on the DEM-DSP102/202.

E

1

Product specification **Philips Semiconductors Microcontroller Products** CMOS single-chip 8-bit microcontrollers 83C750/87C750 PIN CONFIGURATIONS FEATURES DESCRIPTION The Philips 8XC750 offers the advantages of 80C51 based architecture the 80C51 architecture in a small package P3.4/A4 1 24 VCC Wide oscillator frequency range—up to and at low cost. P3.3/A3 2 23 P3.5/A5 40MHz The 8XC750 Microcontroller is fabricated with P3.2/A2/A10 3 22 P3.6/A6 Small package sizes Philips high-density CMOS technology. Philips epitaxial substrate minimizes CMOS - 24-pin DIP (300 mil "skinny DIP") P3.1/A1/A9 4 21 P3.7/A7 latch-up sensitivity. - 28-pin PLCC 20 P1.7/T0/D7 P3.0/A0/A81 5 CERAMIC AND The 87C750 contains a  $1k \times 8$  EPROM, a 19 P1.6/INT1/D6 • 87C750 available in erasable quartz lid or P0.2Npp PLASTIC DUAL IN-LINE 64 × 8 RAM, 19 I/O lines, a 16-bit one-time programmable plastic packages P0.1/0E-PGM 7 18 P1.5/INTO/D5 auto-reload counter/timer, a five-source, PACKAGE Low power consumption: " fixed-priority level interrupt structure and an PO.OASEL 8 17 P1.4/D4 on-chip escillator. - Normal operation: less than 11mA @ 5V. RST 9 16 P1.3/D3 12MHz 15 P1.2/D2 X2 [10 - Idle mode X1 111 14 P1.1/D1 - Power-down mode VSS 📴 13 P1.0/D0 1k x 8 EPROM (87C750) • 64 x 8 EAM 26 16-bit auto reloadable counterrtimer 50 725 PLASTIC LEADED CHIP CARRIER Bootean processor CMOS and JTL compatible 11 • Well suited for logic replacement. 12 18 consumer and industrial applications Pin Function P1.020 P1.1/D1 P1.2/D2 P1.3/D3 P1.4/D4 P1.5/INT0/D5 N.C. P1.5/INT1/D6 P1.7/T0/D7 P3.7/A7 P3.6/A6 P3.5/A5 ۶m Function Function P3.4/A4 P3.3'A3 LED drive outputs 15 16 17 P3.2/A2/A10 3 P3.1/A1/A9 18 19 N.C. P3.0/A0/A8 P0.2/Vap P3.1/0E-PGM 6 7 8 9 10 11 12 13 14 20 21 22 23 24 25 26 27 28 PO D'ASEL N.C. PST X2 X1 vss vcc ORDERING INFORMATION

ROM	EPROM <sup>1</sup>		TEMPERATURE RANGE 'C AND PACKAGE	FREQUENCY	DRAWING NUMBER 0586B	
	PE7C750EBF FA	UV	0 to +70, Ceramic Dual In-line Package	1.3.5 to 16MHz		
, ,	P87C750EFF FA	UV	-40 to +85. Ceramic Dual In-line Package	3.5 to 16MHz	0586B	
P83C750EBP N	P87C750EBP N	OTP	0 to +70. Plastic Dual In-line Package	3.5 to 16MHz	0410D	
P83C750EFP N	P87C750EFP N	OTP	-40 to +85, Plastic Dual In-line Package	3.5 to 16! *- z	0410D	
P83C750EBA A	P87C750EBA A	OTP	0 to +70, Plastic Lead Chip Carrier	3.5 to 16MHz	0401F	
PE3C750EFA A	P87C750EFA A	OTP	-40 to +85. Plastic Lead Chip Carrier	3.5 to 16MHz	0401F	
PE3C750PBP N	P87C750PBP N	OTP	0 to +70, Plastic Dual In-line Package	3.5 to 40MHz	0410D	
P83C750PFP N	PB7C750PFP N	OTP	-40 to +85, Plastic Dual In-line Package	3.5 to 40MHz	0410D	
P83C750PBA A	P87C750PBA A	OTP	0 to +70. Plastic Lead Chip Carrier	3.5 to 40MHz	0401F	
P83C750PFA A	PB7C750PFA A	OTP	-40 to +85. Plastic Lead Chip Carrier	3.5 to 40MHz	0401F	
	P87C750PBF FA	UV	0 to +70, Ceramic Dual In-line Package	3.5 to 40MHz	0586B	
	P87C750PFF FA	UV I	-40 to +85. Ceramic Dual In-line Package	3.5 to 40MHz	0586B	

NOTE:

1. OTP = One Time Programmable EPROM. UV = UV Erasable EPROM.

February 11, 1994

1006

853-1683 12185

Product specification

E

27

E

**1**2.

CMOS single-chip 8-bit microcontrollers

# 83C750/87C750



February 11, 1994

1007

. .

CMOS single-chip 8-bit microcontrollers

Product specification

# 83C750/87C750

•

¥

#### PIN DESCRIPTIONS

	PI	N NO.		
MNEMONIC	C DIP/ SSOP		TYPE	NAME AND FUNCTION
V <sub>SS</sub>	12	14	1	Circuit Ground Potential
Vcc	24	28	1	Supply voltage during normal, idle, and power-down operation.
P0.0-P0.2	8-6	9-7	1/0	Port 0: Port 0 is a 3-bit open-drain, bidirectional port. Port 0 pins that have 1s written to them float, and in that state can be used as high-impedance inputs. These pins are driven low if the port register bit is written with a 0. The state of the pin can always be read from the port register by the program.
				P0.0 and P0.1 are open drain bidirectional I/O pins with the electrical characteristics listed in the tables that follow. While these differ from "standard TTL" characteristics, they are close enough for the pins to still be used as general-purpose I/O. Port 0 also provides alternate functions for programming the EPROM memory as follows:
	6	7	N/A	V <sub>PP</sub> (P0.2) – Programming voltage input.
	7	S		OE/PGM (P0.1) - Input which specifies verify mode (output enable) or the program mode. OE/PGM = 1 output enabled (verify mode). OE/PGM = 0 program
	8	9		ASEL (P0.0) - Input w indicates which bits of the EPROM address are applied to port 3. ASEL = 0 low address byte available on port 3. ASEL = 1 high address byte available on port 3 (only the three least significant bits are used).
P1.0-P1.7	13-20	15-20. 23, 24	VO	Port 1: Port 1 is an 8-bit bidirectional I/O port with internal pull-ups. Port 1 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 1 pins that are externally pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics: $I_{\rm H}$ ). Port 1 serves to output the addressed EPROM contents in the verify mode and accepts as inputs the value to program into the selected address during the program mode. Port 1 also serves the special function features of the 80C51 family as listed below:
	18 19	20 23		INTO (P1.5): External interrupt. INTT (P1.6): External interrupt.
e <sup>2</sup>	20	24		TO (P1.7): Timer 0 external input.
P3.0-P3.7	5-1. 23-21	4-1. 6. 27-25		Port 3: Port 3 is an 8-bit bidirectional I/O port with internal pull-ups. Port 3 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 3 pins that are externally being pulled low will source current because of the pull-ups. (See DC Electrical Charactenstics: IL). Port 3 also functions as the address input for the EPROM memory location to be programmed (or verified). The 10-bit address is multiplexed into this port as specified by P0.0/ASEL.
RST	9	11	t	Reset: A high on this pin for two machine cycles while the oscillator is running, resets the device. An internal diffused resistor to $V_{SS}$ permits a power-on RESET using only an external capacitor to $V_{CC}$ . After the device is reset, a 10-bit serial sequence, sent LSS first, applied to RESET, places the device in the programming state allowing programming addless, data and $V_{PP}$ to be applied for programming or ventication purposes. The RESET serial sequence must be synchronized with the K1 input.
1	11	13		Crystal 1: Input to the inverting oscillator amplifier and input to the internal clock generator circuits. (1 also serves as the clock to strobe in a serial bit stream into RESET to place the device in the programming state.
2	10	12	0 0	Crystal 2: Output from the inverting oscillator amplifier.

. . . . . .

February 11, 1994

## CMOS single-chip 8-bit microcontrollers

#### OSCILLATOR CHARACTERISTICS

X1 and X2 are the input and output, respectively, of an inventing amplifier which can be configured for use as an on-chip oscillator.

To drive the device from an external clock source, X1 should be driven while X2 is left unconnected. There are no requirements on the duty cycle of the external clock signal, because the input to the internal clock circuitry is through a divide-by-two flip-flop. However, minimum and maximum high and low times specified in the data sheet must be observed.

#### RESET

A reset is accomplished by holding the RST pin high for at least two machine cycles (24 oscillator penods), while the oscillator is running. To insure a good power-up reset, the RST pin must be high long enough to allow the oscillator time to start up (normality a few milliseconds) plus two machine cycles. At power-up, the voltage on  $V_{CC}$  and RST must come up at the same time for a proper start-up.

#### IDLE MODE

In idle mode, the CPU puts itself to sleep while all of the on-chip peripherals stay active. The instruction to invoke the idle mode is the last instruction executed in the normal operating mode before the idle mode is activated. The CPU contents, the on-chip RAM, and all of the special function registers remain intact during this mode. The idle mode can be terminated either by any enabled interrupt (at which time the process is picked up at the interrupt service routine and continued), or by a hardware reset which starts the processor in the same manner as a power-on reset.

#### POWER-DOWN MODE

In the power-down mode, the oscillator is stopped and the instruction to invoke power-down is the last instruction executed. Only the contents of the on-chip RAM are preserved. A hardware reset is the only way to terminate the power-down mode, the control bits for the reduced power modes are in the special function register PCON.

Table 1.	External Pin Status
	During Idle and
	Power-Down Modes

	MODE	Port 0	Port 1	Port 2
٠İ	ldie	Data	Data	Data
	Power-down	Data	Data	Data

#### DIFFERENCES BETWEEN THE 8XC750 AND THE 80C51

#### **Program Memory**

On the BXC750, program memory is 1024 bytes long and is not externally expandable, so the 80C51 instructions MOVX, LJMP, and LCALL are not implemented. The only fixed locations in program memory are the addresses at which execution is taken up in response to reset and interrupts, which are as follows:

ag	
	Program Memory
Event	Address
Reset	000
External INTO	003
Counter/timer 0	COB
External INT1	013

#### Counter/Timer Subsystem

The 87C750 has one counter/timer called timer/counter 0. Its operation is similar to mode 2 operation on the 80C51, but is extended to 16 bits with 16 bits of autoload. The controls for this counter are centralized in a single register called TCON.

#### Interrupt Subsystem – Fixed Priority

The IP register and the 2-level interrupt system of the 80C51 are eliminated. Simultaneous interrupt conditions are resolved by a single-level, fixed priority as follows:

Highest priority: P

Pin INTO Counter/timer flag 0 Pin INTT

#### Special Function Register Addresses

Special function registers for the 8XC750 are identical to those of the 80C51, except for the changes listed below:

80C51 special function registers not present in the 8XC750 are TMOD (89), P2 (A0) and IP (B8). The 80C51 registers TH1 and TL1 are replaced with the 87C750 registers RTH and RTL respectively (refer to Table 2).

February 11, 1994

1009

# Product specification

2

1

s

É.

83C750/87C750

CMOS single-chip 8-bit microcontrollers

Product specification

#### 83C750/87C750 -11

per papelo

	Table 2	. 87C750 Specia	I Function	Regis	sters		J ,	C	• 			
	SYMBO	DESCRIPTION	DIRECT	B MSB		ess, sym	BOL, OR	ALTERNA	TIVE POR	T FUNCTI	ON LSB	RESET
7	ACC*	Accumulator	EOH	,Ξ7		85	Ξ4	E3	E2	E1	E0	00H
1	E.	B register	=0H	<b>F</b> 7	F6	F5 <sup>°</sup>	F4	F3	F2	- F1	FO	бон
7		Data pointer (2 bytes)										
	DPH DPL	High byte Low byte	33H 32H								- <b></b>	00H 00H
				AF	AE	AD	AC	AB	AA	A9	A8	]
ſ	IE*#	Interrupt enable	A8H	ΞA	-	-	-	1 -	EX1	ET0	EX0	00Н
•		· · ·					_		52	81	80	
4	P0*#	Port 0	30H -				-	-	-	<b>—</b>		xxxxx111B
				97	96	95	94	93	92	91	90	
1	P1*	Port 1	BOH	701	INTI	INTO	-		-	-	-	FFH ·
×	P3*	Port 3	зон	B7	B6	<b>E</b> 5	B4	B3	B2	B1	B0	FFH
		•	ſ						•			
·?	PCON#	Power control	37H			_	<del></del> .		-	PD	IDL	xxxxxx00B
		-	ſ	· .								
				D7	D6	D5	D4	D3	D2	D1	D0	
1	PSW-	Program status word	рон [	CY	AC	=0	RS1	RS0	ov	-	Р	00H
	SP	Stack pointer	31H					··· • · ·				07H
	•••		· [	8F	8E	8D	8C	8B	8A	89	88	1 I
	TCON"#	Timer/counter control	SSH	GATE	сл	TF	TR	IE0	110	IE1	IT1	оон
								,			]	· · · ·
	TL=	Timer low byte	SAH									оон.
-	T∺=	Timer high byte	зсн								:	оон
1	<b>πL</b> ≠ [	Timer low reload	SBH								· · · · •	оон
1	नरम=	Timer high reload	EDH							5 - 2 Z	· / ¥	юн

SFRs are bit addressable.

SFRs are modified from or added to the 80C51 SFRs. 2

#### ABSOLUTE MAXIMUM RATINGS<sup>1,2</sup>

	PARAMET	ER			RATING	UNIT
Storage temperature range	· · ··	-			65 to +150	°C
Voltage from V <sub>CC</sub> to V <sub>SS</sub>	• ••• •.				0.5 to +6.5	V
Voltage from any pin to VSS texcept Ve	,					V
Power dissipation	~~	· ·	11 (A. 16)		····· 1.0	w
Voltage on Vee pin to VSS	····· · · · · · · · · · · · · · · · ·		يهم م مع		0-to +13.0	V
Maximum IoL per I/O pin				· · · · ·	10	mA

NOTES:

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any conditions other than those described in the AC and DC Electrical Characteristics section

c) this specification is not imclied.
 2. This product includes circuitry specifically designed for the protection of its internal devices from the damaging effects of excessive static charge. Nonetneless, it is suggested that conventional precautions be taken to avoid applying greater than the rated maxima.

February 11, 1994

#### Product specification

# CMOS single-chip 8-bit microcontrollers

#### 83C750/87C750

ł

#### DC ELECTRICAL CHARACTERISTICS

 $= 0^{\circ}C$  to  $+70^{\circ}C$  or  $-40^{\circ}C$  to  $+85^{\circ}C$ . Vec  $= 5V \pm 10\%$ . Vec  $= 0V^{1}$ 

		TEST	LI	AITS	
SYMBOL	PARAMETER	CONDITIONS	MİN	- MAX	UNIT
V <sub>IL</sub> V <sub>IH</sub> V <sub>IH</sub>	Input low voltage Input high voltage, except X1, RST Input high voltage, X1, RST		-0.5 0.2V <sub>CC</sub> +0.9 0.7V <sub>CC</sub>	0.2V <sub>DD</sub> -0.1 V <sub>CC</sub> +0.5 V <sub>CC</sub> +0.5	V V V
V <sub>CL</sub> V <sub>CL1</sub>	Output low voltage, ports 1 and 3 Output low voltage, port 0	$l_{OL} = 1.6mA^2$ $l_{OL} = 3.2mA^2$		0.45 0.45	V V
V <sub>CH</sub>	Output high voltage, ports 1 and 3	l <sub>OH</sub> = -60μA l <sub>OH</sub> = -25μA l <sub>OH</sub> = -10μA	2.4 0.75V <sub>CC</sub> 0.9V <sub>CC</sub>		V V
С	Capacitance	- · ·		10	сF
น ณ ม	Legical 0 input current, ports 1 and 3 Legical 1 to 0 transition current, ports 1 and 3 <sup>3</sup> Input leakage current, port 0	$V_{IN} = 0.45V$ $V_{IN} = 2V (0 \text{ to } +70^{\circ}\text{C})$ $V_{IN} = 2V (-40 \text{ to } +85^{\circ}\text{C})$ $0.45 < V_{IN} < V_{CC}$		-50 -650 -750 =10	μА μΑ μΑ μΑ
Rest	Internal pull-down resistor		25	175	kΩ
20	Pin capacitance	Test freq = 1MHz, $T_{amb} = 25^{\circ}C$		10	pF
PD D	Power-down current <sup>4</sup>	V <sub>CC</sub> = 2 to V <sub>CC</sub> max		50	μA
oP	V <sub>PP</sub> program voltage	$V_{SS} = 0V$ $V_{CC} = 5V \pm 10\%$ $T_{amb} = 21^{\circ}C \text{ to } 27^{\circ}C$	12.5	13.0	· v
D	Program current	Vop = 13.0V		50	. mA
c	Supply current (see Figure 2)5.6				

NOTES:

1. Parameters are valid over operating temperature range unless otherwise specified. All voltages are with respect to V<sub>SS</sub> unless otherwise noted.

2. Under steady state (non-transient) conditions. I<sub>OL</sub> must be externally limited as follows: Maximum I<sub>OL</sub> per port pin: 10mA (NOTE: This is 85°C spec.) Maximum I<sub>OL</sub> per 8-bit port: 26mA

AC ELECTRICAL CHARACTERISTICS

 

 Onder steady state (non-nariotan) control of (0) may (NOTE: This is 85°C spec.)

 Maximum Io\_L per 8-bit port;

 26mA

 Maximum total I<sub>C</sub> for all outputs:

 67mA

 If IoL exceeds the test condition, V<sub>OL</sub> may exceed the related specification. Pins are not guaranteed to sink current greater than the listed

test conditions.

 Fins of ports 1 and 3 source a transition current when they are being externally driven from 1 to 0. The transition current reaches its maximum value when V<sub>IN</sub> is approximately 2V. Power-down I<sub>CC</sub> is measured with all output pins disconnected; port 0 = V<sub>CC</sub>; X2, X1 n.c.; RST = V<sub>SS</sub>.

5. Active I<sub>CC</sub> is measured with all output prix disconnected; X1 driven with I<sub>CLCH</sub>, I<sub>CHCL</sub> = 5ns. V<sub>IL</sub> =  $V_{SS}$  + 0.5V, V<sub>IH</sub> =  $V_{CC}$  = 0.5V; X2 n.c.; EST = por 0 = V<sub>CC</sub>. I<sub>CC</sub> will be slightly higher if a crystal oscillator is used.

Idle I<sub>CC</sub> is measured with all output pins disconnected; X1 driven with  $t_{CLCH}$ .  $t_{CHCL} = 5ns$ .  $V_{IL} = V_{SS} + 0.5V$ ,  $V_{IH} = V_{CC} - 0.5V$ ; X2 n.c.; port 0 =  $V_{CC}$ : RST =  $V_{SS}$ . <del>6</del>.

#### $T_{amb} = 0^{\circ}C$ to +70°C or -40°C to +85°C, $V_{CC} = 5V \pm 10\%$ , $V_{SS} = 0V^{1,2}$ VARIABLE CLOCK SYMBOL PARAMETER -MIN MAX MIN MAX UNIT 3.5 16 3.5 40 Oscillator frequency: MHz 1.toLoL External Clock (Figure 1) 20 t<sub>CHCX</sub> High time 10 ns 20 ICLCX Low time 10 ns 20 20 LCLCH Rise time ns 20 Fall time 20 **ICHCL** ns NOTES:

1. Parameters are valid over operating temperature range unless otherwise specified. All voltages are with respect to V<sub>SS</sub> unless otherwise noted.

2. Load capacitance for ports = 80pF.

February 11, 1994

1011

52

E



# CMOS single-chip 8-bit microcontrollers

#### 87C750 PROGRAMMING CONSIDERATIONS

#### **EPROM Characteristics**

The 87C750 is programmed by using a modified Quick-Pulse Programming algorithm similar to that used for devices such as the 87C451 and 87C51. It differs from these devices in that a serial data stream is used to place the 87C750 in the programming mode.

Figure 3 shows a block diagram of the programming configuration for the 87C750. Port pin P0.2 is used as the programming voltage supply input (Vpo signal). Port pin P0.1 is used as the program (PGM) signal. This pin is used for the 25 programming culses.

Port 3 is used as the address input for the byte to be programmed and accepts both the high and low components of the eleven bit address. Multiplexing of these address components is performed using the ASEL input. The user should drive the ASEL input high and then drive port 3 with the high order bits of the address. ASEL should remain high for at least 13 clock cycles. ASEL may then be driven low which latches the high order bits of the address internally, the high address should remain on port 3 for at least two clock cycles after ASEL is driven low. Port 3 may then be driven with the low byte of the address. The low address will be internally stable 13 clock cycles later. The address will remain stable provided that the low pyte placed on port 3 is held stable and ASEL is kept low. Note: ASEL needs to be pulsed high only to change the high byte of the address.

Port 1 is used as a bidirectional data bus during programming and verify operations. During programming mode, it accepts the byte to be programmed. During verify mode, it provides the contents of the EPROM location specified by the address which has been supplied to Port 3.

The XTAL1 pin is the oscillator input and receives the master system clock. This clock should be between 1.2 and 6MHz.

The RESET pin is used to accept the serial data stream that places the 87C750 into various programming modes. This pattern consists of a 10-bit code with the LSB sent first. Each bit is synchronized to the clock input, X1.

#### Programming Operation

Figures 4 and 5 show the timing diagrams for the program/verity cycle. RESET should

initially be held high for at least two machine cycles. P0.1 (PGM) and P0.2 (Vpp) will be at Vou as a result of the RESET operation. At this point, these pins function as normal guasi-bidirectional I/O ports and the programming equipment may pull these lines low. However, prior to sending the 10-bit code on the RESET pin, the programming equipment should drive these pins high (VIH). The RESET pin may now be used as the serial data input for the data stream which places the 87C750 in the programming mode. Data bits are sampled during the clock high time and thus should only change during the time that the clock is low. Following transmission of the last data bit, the RESET oin should be held low.

Next the address information for the location to be programmed is placed on port 3 and ASEL is used to perform the address multiplexing, as previously described. At this time, port 1 functions as an output.

A high voltage  $V_{PP}$  level is then applied to the  $V_{PP}$  input (P0.2). (This sets Port 1 as an input port). The data to be programmed into the EPROM array is then placed on Port 1. This is followed by a series of programming pulses applied to the PGM/ pin (P0.1). These pulses are created by driving P0.1 low and then high. This pulse is repeated until a total of 25 programming pulses have occurred. At the conclusion of the last pulse, the PGM/ signal should remain high.

The  $V_{PP}$  signal may now be driven to the  $V_{OH}$  level, placing the 87C750 in the venty mode. (Port 1 is now used as an output port). After four machine cycles (48 clock periods), the contents of the addressed location in the EPROM array will appear on Port 1.

The next programming cycle may now be initiated by placing the address information at the inputs of the multiplexed buffers. driving the Vpp pin to the Vpp voltage level, providing the byte to be programmed to Port1 and issuing the 26 programming pulses on the PGM/ pin, bringing Vpp back down to the V<sub>C</sub> level and verifying the byte.

#### Programming Modes

The 87C750 has four programming features incorporated within its EPROM array. These include the USER EPROM for storage of the application's code: a 16-byte encryption key array and two security bits. Programming and verification of these tour elements are selected by a combination of the senal data stream applied to the RESET pin and the voltage levels applied to port pins P0.1 and

# P0.2. The various combinations are shown in Table 3.

#### **Encryption Key Table**

The 87C750 includes a 16-byte EPROM array that is programmable by the end user. The contents of this array can then be used to encrypt the program memory contents during a program memory verify operation. When a program memory verify operation is performed, the contents of the program memory location is XNOR'ed with one of the bytes in the 16-byte encryption table. The resulting data pattern is then provided to port 1 as the verify data. The encryption mechanism can be disable, in essence, by leaving the bytes in the encryption table in their erased state (FFH) since the XNOR product of a bit with a logical one will result in the original bit. The encryption bytes are mapped with the code memory in 16-byte groups, the first byte in code memory will be encrypted with the first byte in the encryption table; the second byte in code memory will be encrypted with the second byte in the encryption table and so forth up to and including the 16the byte. The encryption repeats in 16-byte groups; the 17th byte in the code memory will be encrypted with the first byte in the encryption table, and so forth.

#### Security Bits

Two security bits, security bit 1 and security bit 2, are provided to limit access to the USER EPROM and encryption key arrays. Security bit 1 is the program inhibit bit, and once programmed performs the following functions:

- 1. Additional programming of the USER EPROM is inhibited.
- 2. Additional programming of the encryption key is inhibited.

200

- 3. Verification of the encryption key is inhibited.
- Verification of the USER EPROM and the security bit levels may still be performed.

(If the encryption key array is being used, this security bit should be programmed by the user to prevent unauthorized parties from reprogramming the encryption key to all logical zero bits. Such programming would provide data during a verify cycle that is the logical complement of the USER EPROM contents).

Security bit 2, the verify inhibit bit, prevents verification of both the USER EPROM array and the encryption key arrays. The security bit levels may still be verified.

# 83C750/87C750

#### Product specification

# CMOS single-chip 8-bit microcontrollers

## 83C750/87C750

#### Programming and Verifying Security Bits

Security bits are programmed employing the same techniques used to program the USER EPROM and KEY arrays using serial data streams and togic levels on port pins indicated in Table 3. When programming either security bit, it is not necessary to provide address or data information to the 87C750 on ports 1 and 3.

Verification occurs in a similar manner using the RESET serial stream shown in Table 3. Port 3 is not required to be driven and the results of the verify operation will appear on ports 1.6 and 1.7. Ports 1.7 contains the security bit 1 data and is a logical one if programmed and a logical zero if erased. Likewise, P1.6 contains the security bit 2 data and is a logical one if programmed and a logical zero if erased.

#### **Erasure Characteristics**

Erasure of the EPROM c :: ins to occur when the chip is exposed to light with wavelengths shorter than approximately 4,000 angstroms. Since sunlight and fluorescent lighting have wavelengths in this range, exposure to these light sources over an extended time (about 1 week in sunlight, or 3 years in room level fluorescent lighting) could cause inadventent erasure. For this and secondary effects, it is recommended that an opaque label be placed over the window. For elevated temperature or environments where solvents are being used, apply Kapton tape Flourless part number 2345-5 or equivalent.

The recommended erasure procedure is exposure to ultraviolet light (at 2537 angstroms) to an integrated dose of at least  $15W-s/cm^2$ . Exposing the EPROM to an ultraviolet lamp of  $12,000\mu$ W/cm<sup>2</sup> rating for 20 to 39 minutes, at a distance of about 1 inch, should be sufficient.

Erasure leaves the array in an all 1s state.

#### Table 3. Implementing Program/Verify Modes

OPERATION	SERIAL CODE	P0.1 (P.GM/)	P0.2 (V <sub>PP</sub> )	
Program user EPROM	296H	_1	Vpp	
Venity user EPROM	296 <del>H</del>	V <sub>IH</sub> ·	VIH	
Program key EPROM	292H	_1	Vpp	
Verify key EPROM	292H	V <sub>IH</sub>	V <sub>IH</sub>	
Program security bit 1	29AH	1	VPP	
Program security bit 2	298H	<b>1</b>	Vpp	
Verify security bits	29AH	VIH	ViH	

NOTE:

1. Pulseo from Visit to VIL and returned to VIH.

#### EPROM PROGRAMMING AND VERIFICATION

#### $T_{amb} = 21^{\circ}C$ to $\mp 27^{\circ}C$ : $V_{CC} = 5V \pm 10\%$ , $V_{SS} = 0V$ . SYMBOL PARAMETER MIN MAX UNIT 1/tolou Oscillator/clock-frequency. 1.2 ô MHZ 10us + 241CLCL Address setup to P0.1 (PROG-) low LAVGL Address hold after P0.1 (PROG-) high GHAX 481CLCL Data setup to P0.1 (PROG-) low 3StCLCL TOVGL Data setup to P0.1 (PROG-) low 3StcLc: lovGL Data hold after P0\_1 (PROG-) high <sup>t</sup>GHDX 36tcLCL Vpp setup to P0.1 (PROG-) low ISHGL 10 us Vpp hold after P0.1 (PROG-) <sup>t</sup>GHSL 10 นร P0.1 (PROG-) width 90 toc GH 110 μs Ves low (VCC) to data valid LAVOV-48tclcl P0.1 (PROG-) high to P0.1 (PROG-) low 10 **IGHGL** шS P0.0 (sync pulse) low ISYNL 4tclcl P0.0 (svnc pulse) high 1<sub>SYNH</sub> StCLCL ASEL high time IMASEL 13tCLCL Address hold time MAH\_C 21CLCL Address setup to ASEL HASET 13t<sub>CLCL</sub> Low address to valid data IADSTA 481CLCL

NOTES:

1. Address should be valid at least 24t<sub>CLCL</sub> before the rising edge of P0.2 (V<sub>PP</sub>).

2. For a pure venty mode, i.e., no program mode in between, tavov is 141cLcL maximum,

February 11, 1994



Philips Semiconductors 80C51-Based 8-Bit Microcontrollers

80C51 Family

# 80C51 family programmer's guide and instruction set

.....

#### 80C51 FAMILY INSTRUCTION SET

		Instru		Affect Flag Settings	5 <sup>(1)</sup>	
		Instruction	Flag	Instruction	Flag	
			Č OV AC		C OV AC	
		ADD ADDC	$\begin{array}{ccc} X & X & X \\ X & X & X \end{array}$		0 . X	
		SUBB	x x x	L C.bit	<b>X</b> .	
			0 X 0 X	ANL CJ/bit ANL C.bit	X X	
		DA	Х	ORL C./bit	Х	
			X X	MOV C,bit CJNE	X	
		SETB C	1			
1)Note that op	erations on SFR byte	e address 208 or bit ac	dresses 209	)-215 (i.e., the PSW	or bits in the PSW) will	I also affect flag settings.
		Notes on in	struction se	t and addressing π	nodes:	Tu tu
Rn	Register R7-R	0 of the currently selec	ted Register	Bank.	•	· · · · ·
direct		ata location's address. , status register, etc. (1		e an Internal Data R	AM location (0-127) or	a SFR [i.e., I/O port,
© Ri	8-bit internal da	ata RAM location (0-25	5) addressed	t indirectly through r	egister R1 or R0.	
≠data	8-bit constant ir	ncluded in the instructi	on.			
≂data 16	i 16-bit constant	included in the instruct	tion		•	
			uon		and the second second	
addr 16		on address. Used by L		MP. A branch can b	e anywhere within the	64k-byte Program
addr 16 addr 11	16-bit destination Memory addres	on address. Used by Liss space. In address. Used by A	CALL and LJ	IMP. The branch will	· · · · ·	
addr 11	16-bit destinatio Memory addres 11-bit destinatio program memor	on address. Used by Liss space. In address. Used by Ai In as the first byte of th	CALL and LJ CALL and AJ ne following in	IMP. The branch will Instruction.	be within the same 2k	-byte page of
	16-bit destination Memory addres 11-bit destination program memor Signed (two's co	on address. Used by Liss space. In address. Used by A	CALL and LJ CALL and AJ he following in it byte. Used t	IMP. The branch will Istruction. by SJMP and all cor	be within the same 2k	-byte page of
addr 11	16-bit destination Memory addres 11-bit destination program memor Signed (two's co bytes relative to	on address. Used by Li is space. In address. Used by Ai ry as the first byte of th complement) 8-bit offse:	CALL and LJ CALL and AJ he following in t byte. Used thing instruction	IMP. The branch will nstruction. by SJMP and all cor n.	be within the same 2k	-byte page of
addr 11 rel bit	16-bit destination Memory addres 11-bit destination program memor Signed (two's co bytes relative to	on address. Used by Liss space. on address. Used by Airy as the first byte of the omplement) 8-bit offset o	CALL and LJ CALL and AJ he following in t byte. Used thing instruction	IMP. The branch will nstruction. by SJMP and all cor n. al Function Register	be within the same 2k	-byte page of
addr 11 rel bit	16-bit destination Memory addres 11-bit destination program memor Signed (two's co bytes relative to Direct Addresse	on address. Used by Liss space. on address. Used by Airy as the first byte of the omplement) 8-bit offset o	CALL and LJ CALL and AJ ne following ir It byte. Used to ing instruction RAM or Speci	IMP. The branch will nstruction. by SJMP and all cor n. al Function Register	be within the same 2k nditional jumps. Range r.	-byte page of is –128 to +127 OSCILLATOR
addr 11 rel bit MI	16-bit destination Memory addres 11-bit destination program memor Signed (two's co bytes relative to Direct Addresse	on address. Used by Liss space. on address. Used by Airy as the first byte of the omplement) 8-bit offset o	CALL and LJ CALL and AJ ne following ir It byte. Used to ing instruction RAM or Speci DESCRIPT	IMP. The branch will nstruction. by SJMP and all cor n. al Function Register	be within the same 2k nditional jumps. Range r.	-byte page of is –128 to +127 OSCILLATOR
addr 11 rel bit MI RITHMETIC O DD A	16-bit destination Memory addres 11-bit destination program memore Signed (two's conducted bytes relative to Direct Addresse NEMONIC	on address. Used by Liss space. on address. Used by Ai ny as the first byte of th omplement) 8-bit offse first byte of the followi d bit in Internal Data F	CALL and LJ CALL and AJ he following in t byte. Used to ing instruction RAM or Speci DESCRIPT Accumulator	IMP. The branch will Instruction. by SJMP and all cor n. al Function Register	be within the same 2k nditional jumps. Range r. BYTE	-byte page of is -128 to +127 OSCILLATOR PERIOD
addr 11 rel bit RITHMETIC O DD A DD A	16-bit destination Memory addres 11-bit destination program memor Signed (two's conducted bytes relative to Direct Addresse NEMONIC	Add register to A	CALL and LJ CALL and AJ ne following ir t byte. Used to ing instruction RAM or Speci DESCRIPT Accumulator	IMP. The branch will hstruction. by SJMP and all cor n. ial Function Register FION	be within the same 2k nditional jumps. Range r. BYTE	-byte page of is -128 to +127 OSCILLATOR PERIOD 12
addr 11 rel bit RITHMETIC O DD A DD A DD A	16-bit destination Memory addres 11-bit destination program memory Signed (two's conducted bytes relative to Direct Addresse NEMONIC	on address. Used by Li as space. In address. Used by Ai ry as the first byte of the omplement) 8-bit offse first byte of the following d bit in Internal Data F Add register to A Add direct byte t	CALL and LJ CALL and AJ ne following ir t byte. Used t ing instruction RAM or Speci DESCRIPT Accumulator to Accumulator M to Accumul	IMP. The branch will hstruction. by SJMP and all cor n. al Function Register TON	be within the same 2k inditional jumps. Range r. BYTE 1 2	-byte page of is -128 to +127 OSCILLATOR PERIOD 12 12
addr 11 rel bit RITHMETIC O DD A DD A DD A DD A	16-bit destination Memory addres 11-bit destination program memory Signed (two's conductive bytes relative to Direct Addresse NEMONIC PPERATIONS A,Rn A,direct A,@Ri	on address. Used by Liss space. on address. Used by Ai ry as the first byte of the omplement) 8-bit offset first byte of the following d bit in Internal Data F Add register to A Add direct byte the Add indirect RAM	CALL and LJ CALL and AJ ne following in t byte. Used I ing instruction RAM or Speci DESCRIPT Accumulator to Accumulator M to Accumulator data to Accum	IMP. The branch will hstruction. by SJMP and all cor n. hal Function Register TION Dor hator hulator	be within the same 2k nditional jumps. Range r. BYTE 1 2 1	-byte page of is –128 to +127 OSCILLATOR PERIOD 12 12 12
addr 11 rel bit RITHMETIC O DD A DD A DD A DD A DD A DD A	16-bit destination Memory addres 11-bit destination program memory Signed (two's conducted bytes relative to Direct Addresse NEMONIC OPERATIONS A,Rn A,direct A,@Ri A,#data	on address. Used by Liss space. In address. Used by Address space. Ty as the first byte of the complement) 8-bit offset first byte of the following d bit in Internal Data F Add register to A Add direct byte the Add indirect RAM Add immediate c	CALL and LJ CALL and AJ ne following in t byte. Used to ing instruction RAM or Speci DESCRIPT Accumulator to Accumulator M to Accumulator data to Accumu	IMP. The branch will hstruction. by SJMP and all cor n. al Function Register FION FION for lator nulator with carry	be within the same 2k nditional jumps. Range r. BYTE 1 2 1	-byte page of is -128 to +127 OSCILLATOR PERIOD 12 12 12 12 12
addr 11 rel bit RITHMETIC O DD A DD A DD A DD A DD A DD A DD A	16-bit destination Memory addres 11-bit destination program memory Signed (two's conducted bytes relative to Direct Addresse NEMONIC PERATIONS A,Rn A,direct A,@Ri A,#data A,Rn	on address. Used by Li as space. In address. Used by Ai ry as the first byte of the complement) 8-bit offset first byte of the following d bit in Internal Data F Add register to A Add direct byte the Add indirect RAM Add immediate of Add register to A	CALL and LJ CALL and AJ ne following ir t byte. Used t ing instruction RAM or Speci DESCRIPT Accumulator to Accumulator data to Accumu Accumulator w o Accumulator	IMP. The branch will hstruction. by SJMP and all cor n. al Function Register TON TON or lator nulator with carry or with carry	be within the same 2k inditional jumps. Range r. BYTE 1 2 1 2 1 2 1	-byte page of is -128 to +127 OSCILLATOR PERIOD 12 12 12 12 12 12 12
addr 11 rel bit RITHMETIC O AD A DD A DD A DD A DD A DD A DD A DD	16-bit destination Memory addres 11-bit destination program memor Signed (two's co bytes relative to Direct Addresse NEMONIC PERATIONS A,Rn A,direct A,& Ri A,Rn A,direct A,Rn A,direct	on address. Used by Less space. on address. Used by Ail ry as the first byte of the complement) 8-bit offset first byte of the following ad bit in Internal Data F Add register to A Add direct byte the Add indirect RAM Add immediate of Add register to A Add direct byte to	CALL and LJ CALL and AJ ne following in t byte. Used t ing instruction RAM or Speci DESCRIPT Accumulator to Accumulator M to Accumulator Accumulator w o Accumulator M to Accumulator	IMP. The branch will hstruction. by SJMP and all cor n. al Function Register TON TON or lator nulator with carry or with carry ator with carry	be within the same 2k inditional jumps. Range r. BYTE 1 2 1 2 1 2 1	-byte page of is -128 to +127 OSCILLATOR PERIOD 12 12 12 12 12 12 12 12 12
addr 11 rel bit RITHMETIC O DD A DD A DD A DD A DD A DD A DD A DD	16-bit destination Memory addres 11-bit destination program memory Signed (two's conditional two's conditional two is conditi	on address. Used by Less space. on address. Used by Ai ry as the first byte of the omplement) 8-bit offse offirst byte of the following add register to A Add register to A Add indirect RAM Add indirect RAM Add indirect byte to Add direct byte to Add direct byte to Add direct byte to	CALL and LJ CALL and AJ ne following in t byte. Used I ing instruction RAM or Speci DESCRIPT Accumulator to Accumulator M to Accumulator Accumulator w o Accumulator M to Accumulator M to Accumulator M to Accumulator M to Accumulator	IMP. The branch will Instruction. by SJMP and all corn ial Function Register TION Dr lator nulator with carry ator with carry ator with carry ith carry	be within the same 2k nditional jumps. Range r. BYTE 1 2 1 2 1 2 1 2 1 2	-byte page of is -128 to +127 OSCILLATOR PERIOD 12 12 12 12 12 12 12 12 12 12 12
addr 11 rel bit RITHMETIC O DD A DD A DD A DD A DD A DD A DDC A DDC A DDC A DDC A DDC A DDC A	16-bit destination Memory addres 11-bit destination program memory Signed (two's co bytes relative to Direct Addresse NEMONIC PERATIONS A,Rn A,direct A,Rn A,direct A,Rn A,direct A,Rn A,direct A,Rn A,direct A,Rn A,direct A,Rn A,direct A,Rn A,direct A,Rn A,direct A,Rn A,direct A,Rn A,direct A,Rn A,direct A,Rn A,direct A,Rn A,direct A,Rn A,direct A,Rn A,direct A,Rn A,direct A,Rn A,direct A,Rn A,direct A,Rn A,direct A,Rn A,direct A,Rn A,direct A,Rn A,direct A,Rn A,direct A,Rn A,direct A,Rn A,direct A,Rn A,direct A,Rn A,direct A,Rn A,direct A,Rn A,direct A,Rn A,direct A,Rn A,direct A,Rn A,direct A,Rn A,direct A,Rn A,direct A,Rn A,direct A,Rn A,direct A,Rn A,direct A,Rn A,direct A,Rn A,direct A,Rn A,direct A,Rn A,direct A,Rn A,direct A,Rn A,direct A,Rn A,direct A,Rn A,direct A,Rn A,direct A,Rn A,direct A,Rn A,direct A,Rn A,direct A,Rn A,direct A,Rn A,direct A,Rn A,direct A,Rn A,direct A,Rn A,direct A,Rn A,direct A,direct A,direct A,direct A,direct A,direct A,direct A,direct A,direct A,direct A,direct A,direct A,direct A,direct A,direct A,direct A,direct A,direct A,direct A,direct A,direct A,direct A,direct A,direct A,direct A,direct A,direct A,direct A,direct A,direct A,direct A,direct A,direct A,direct A,direct A,direct A,direct A,direct A,direct A,direct A,direct A,direct A,direct A,direct A,direct A,direct A,direct A,direct A,direct A,direct A,direct A,direct A,direct A,direct A,direct A,direct A,direct A,direct A,direct A,direct A,direct A,direct A,direct A,direct A,direct A,direct A,direct A,direct A,direct A,direct A,direct A,direct A,direct A,direct A,direct A,direct A,direct A,direct A,direct A,direct A,direct A,direct A,direct A,direct A,direct A,direct A,direct A,direct A,direct A,direct A,direct A,direct A,direct A,direct A,direct A,direct A,direct A,direct A,direct A,direct A,direct A,direct A,direct A,direct A,direct A,direct A,direct A,direct A,direct A,direct A,direct A,direct A,direct A,direct A,direct A,direct A,direct A,direct A,direct A,direct A,direct A,direct A,direct A,direct A,direct A,direct A	on address. Used by Liss space. In address. Used by Address space. Ty as the first byte of the complement) 8-bit offset first byte of the following d bit in Internal Data F Add register to A Add direct byte to Add indirect RAM Add immediate d Add indirect RAM Add indirect RAM	CALL and LJ CALL and AJ ne following ir t byte. Used t ing instruction RAM or Speci DESCRIPT Accumulator to Accumulator to Accumulator from Acc with	IMP. The branch will Instruction. by SJMP and all corn. ial Function Register TON from or lator nulator with carry or with carry ator with carry ith carry ith carry	be within the same 2k nditional jumps. Range r. BYTE 1 2 1 2 1 2 1 2 1 2	-byte page of is -128 to +127 OSCILLATOR PERIOD 12 12 12 12 12 12 12 12 12 12 12 12 12
addr 11 rel bit RITHMETIC O DD A DD A DD A DD A DD A DD A DD A DD	16-bit destination Memory addres 11-bit destination program memory Signed (two's conditional two's conditional two series and two series conditional two series conditional two series conditional two series conditional two series conditional two series conditional two series conditional two series conditional two series conditional two series conditional two series conditional two series conditional two series conditional two series conditional two series conditional two series conditional two series conditional two series conditional two series conditional two series conditional two series conditional two series conditional two series conditional two series conditions and two series conditional two series conditional two series conditions and two series conditional two series conditions and two series conditions and two series conditions and two series conditions and two series conditions and two series conditions and two series conditions and two series conditions and two series conditions and two series conditions and two series conditions and two series conditions and two series conditions and two series conditions and two series conditions and two series conditions and two series conditions and two series conditions and two series conditions and two series conditions and two series conditions and two series conditions and two series conditions and two series conditions and two series conditions and two series conditions and two series conditions and two series conditions and two series conditions and two series conditions and two series conditions and two series conditions and two series conditions and two series conditions and two series conditions and two series conditions and two series conditions and two series conditions and two series conditions and two series conditions and two series conditions and two series conditions and two series conditions and two series conditions and two series conditi	on address. Used by Less space. In address. Used by Ail by as the first byte of the complement) 8-bit offset first byte of the following ad bit in Internal Data F Add register to A Add direct byte the Add indirect RAM Add immediate d Add indirect RAM Add indirect RAM Add indirect RAM	CALL and LJ CALL and AJ ne following in t byte. Used t ing instruction RAM or Speci DESCRIPT Accumulator to Accumulator M to Accumulator	IMP. The branch will instruction. by SJMP and all corn ial Function Register TON or lator nulator with carry or with carry ator with carry ith carry ith carry with borrow	be within the same 2k inditional jumps. Range r. BYTE 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2	-byte page of is –128 to +127 OSCILLATOR PERIOD 12 12 12 12 12 12 12 12 12 12 12 12 12
addr 11 rel bit RITHMETIC O DD A DD A DD A DD A DD A DD A DD A DD	16-bit destination Memory addres 11-bit destination program memory Signed (two's conditional two's conditional two is condi	on address. Used by Less space. on address. Used by Ai ry as the first byte of the omplement) 8-bit offset offirst byte of the following add the first byte of the following add the following add the following add register to A Add direct byte to Add indirect RAM Add indirect RAM Add direct byte to Add direct byte to Add indirect RAM Add indirect RAM	CALL and LJ CALL and AJ ne following in t byte. Used I ing instruction RAM or Speci DESCRIPT Accumulator to Accumulator to Accumulator to Accumulator to Accumulator to Accumulator to Accumulator to Accumulator to Accumulator to Accumulator to Accumulator from Acc wi yte from Acc	IMP. The branch will Instruction. by SJMP and all corn ial Function Register TION Dr lator nulator with carry ator with carry ator with carry ith carry with borrow with borrow cc with borrow	be within the same 2k inditional jumps. Range r. BYTE 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2	-byte page of is -128 to +127 OSCILLATOR PERIOD 12 12 12 12 12 12 12 12 12 12 12 12 12
addr 11 rel bit RITHMETIC O DD A DD A DD A DD A DD A DD A DD A DD	16-bit destination Memory addres 11-bit destination program memory Signed (two's co bytes relative to Direct Addresse NEMONIC PERATIONS A,Rn A,direct A,Rn A,direct A,Rn A,direct A,Rn A,direct A,Rn A,direct A,Rn A,direct A,Rn A,direct A,Rn A,direct A,Rn A,direct A,Rn A,direct A,Rn A,direct A,Rn A,direct A,Rn A,direct A,Rn A,direct A,Rn A,direct A,Rn A,direct A,Rn A,Rn A,direct A,Rn A,Rn A,direct A,Rn A,Rn A,direct A,Rn A,Rn A,Rn A,direct A,Rn A,Rn A,direct A,Rn A,Rn A,direct A,Rn A,Rn A,direct A,Rn A,Rn A,direct A,Rn A,Rn A,direct A,Rn A,Rn A,direct A,Rn A,Rn A,direct A,Rn A,Rn A,direct A,Rn A,Rn A,direct A,Rn A,Rn A,direct A,Rn A,Rn A,direct A,Rn A,Rn A,direct A,Rn A,Rn A,direct A,Rn A,Rn A,direct A,Rn A,Rn A,Rn A,direct A,Rn A,Rn A,Rn A,Rn A,Rn A,Rn A,Rn A,Rn	on address. Used by Less space. In address. Used by Address space. Ty as the first byte of the complement) 8-bit offset first byte of the following d bit in Internal Data F Add register to A Add direct byte to Add indirect RAM Add indirect RAM Add direct byte to Add direct byte to Add direct byte to Add indirect RAM Add immediate d Subtract Register Subtract direct by Subtract indirect	CALL and LJ CALL and AJ ne following in t byte. Used t ing instruction RAM or Speci DESCRIPT Accumulator to Accumulator to Acc	IMP. The branch will Instruction. by SJMP and all corn ial Function Register TION Dr lator nulator with carry ator with carry ator with carry ith carry with borrow with borrow cc with borrow	be within the same 2k inditional jumps. Range r. BYTE 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1	-byte page of is –128 to +127 OSCILLATOR PERIOD 12 12 12 12 12 12 12 12 12 12 12 12 12

----

All mnemonics copyrighted © Intel Corporation 1980

March 1994

Philips Semiconductors 60C51-Based 8-Bit Microcontrollers

# 80C51 Family

# 80C51 family programmer's guide and instruction set

z

able 7.	MNEMONIC	ion Set Summary (Continued) DESCRIPTION	BYTE	OSCILLATOR PERIOD
DITHMET	IC OPERATIONS (Cor	ntinued)	_	12
INC	direct	Increment direct byte	2	
	@Ri	Increment indirect RAM	1	12
	A.	Decrement Accumulator	1	12
DEC	An	Decrement Register	. 1	12
DEC		Decrement direct byte	2	12
DEC	direct	Decrement indirect RAM	1	12
DEC	3 Ri	Increment Data Pointer	1.	24
INC	DPTR	Multiply A and B	1	48
MUL	AB	Divide A by B	1	48
DIV	AB	Decimal Adjust Accumulator	1	12
)A	А	Decimal Adjust Accumulator		
OGICAL	OPERATIONS		· 1	12
ANL	A.Rn	AND Register to Accumutator	2	12
ANL	A, direct	AND direct byte to Accumulator	<b>1</b> .	· 12 · · ·
ANL	A, © Ri	AND indirect RAM to Accumulator	2	12
ANL	A,#data	AND immediate data to Accumulator	2	12
ANL	direct.A	AND Accumulator to direct byte	3	24
ANL	cirect.#data	AND immediate data to direct byte	-	12
ORL	A.Rn	OR register to Accumulator	2	12
ORL	A.direct	OR direct byte to Accumulator	<u>د</u>	12
ORL	.A.@Ri	CR indirect RAM to Accumulator	2	. 12
ORL	A.#data	CR immediate data to Accumulator	2	12
ORL	direct.A	CR Accumulator to direct byte	2	24
ORL	cirect.#data	OR-immediate data to direct byte	1	12
XRL .	A.Bn	Exclusive-OR register to Accumulator	2	12 -
KAL	A.direct	Exclusive-OR direct byte to Accumulator	··· 5	12
KAL	A.@Ri	Exclusive-OR indirect RAM to Accumulator	2	12
KRL	A.#data	Exclusive-OR immediate data to Accumulato:	2	12
XRL	direct.A	Exclusive-OR Accumulator to direct byte	2	24
XAL	direct.#data	Exclusive-OR immediate data to direct byte	· .1	12
CLR	A	Clear Accumulator		12
CPL	A	Complement Accumulator	1	.12
RL	A	Sotate Accumulator left	- 1	12
RLC	A	Rotate Accumulator left through the carry	1	12
RR	A	Rotate Accumulator right	.1	1 - 14
RRC	A	Rotate Accumulator right through the carry	- 1	12
SWAP	A	Swap nibbles within the Accumulator	1	12
DATA TRA	• •		,	
	A,Rn	Move register to Accumulator	.1	12
MOV	A,direct	Move direct byte to Accumulator	2	12
MOV MOV	A, CRI	Total a state of commulator	1 1	12 yrighted © Intel Corporation 198

March 1994

86

189°-

÷

£

14

-22

5

80C51 Family

# 80C51 family programmer's guide and instruction set

Table 7.	80C51 Instruction Set Summary (Continued)
----------	-------------------------------------------

	MNEMONIC	DESCRIPTION	BYTE	OSCILLATOR PERIOD
DATA TR	ANSFER (Continued)			
MOV	A,#data	Move immediate data to Accumulator	2	12
MOV	Rn.A	Move Accumulator to register	1	12
MOV	Rn,direct	Move direct byte to register	2.	24
MOV	RN,#data	Move immediate data to register	2	12
MOV	direct,A	Move Accumulator to direct byte	2	12
MOV	direct.Rn	Move register to direct byte	2	24
MOV	direct, direct	Move direct byte to direct	3	24
MOV	direct,@Ri	Move indirect RAM to direct byte	2	24
MOV	cirect.#data	Move immediate data to direct byte	3	24
MOV	<b>⊜</b> Ri,A	Move Accumulator to indirect RAM	1	12
MOV	@Ri,direct	Move direct byte to indirect RAM	2	24
MOV	@Ri,#data	Move immediate data to indirect RAM	2	12
MOV	DPTR,#data16	Load Data Pointer with a 16-bit constant	3	24
MOVC	A,@A+DPTR	Move Code byte relative to DPTR to A <sub>CC</sub>	1	24
MOVC	A,@A+PC	Move Code byte relative to PC to ACC	ť	24
XVON	A,@Ri	Move external RAM (8-bit addr) to Acc	1	24
NOVX	A, ØDPTR	Move external RAM (16-bit addr) to A <sub>CC</sub>	1	24
NOVX	A,@Ri,A	Move A <sub>CC</sub> to external RAM (8-bit addr)	1	24
NOVX	@DPTR.A	Move A <sub>CC</sub> to external RAM (16-bit addr)	1	24
PUSH	direct	Push direct byte onto stack	2	24
POP	direct	Pop direct byte from stack	2	24
СН	A.Rn	Exchange register with Accumulator	1	12
СН	Aldirect	Exchange direct byte with Accumulator	2	12
СН	A, @Ri	Exchange indirect RAM with Accumulator	~ <b>1</b>	12
CHD	A.ØRi	Exchange low-order digit indirect RAM with A <sub>CC</sub>	1	12
DOLEAN	ARIABLE MANIPULAT	ION		
LR	С	Clear carry	1	12
LR	bit	Clear direct bit	2	12
ETB	c	Set carry	1	12
ЕТВ	bit	Set direct bit	2	12
PL	С	Complement carry	1	12
ະ	bit	Complement direct bit	2	12
۹Ľ	C.bit	AND direct bit to carry	2	24
₩.	C./bit	AND complement of direct bit to carry	2	24
RL	C,bit	OR direct bit to carry	2	24
<b>٦</b> ٢.	C,/bit	OR complement of direct bit to carry	2	24
OV .	C.bit	Move direct bit to carry	2	12
2V	bit.C	Move carry to direct bit	2	24
;	rel	Jump if carry is set	2	24
C	rel	Jump if carry not set	2	24

.

All mnemonics copyrighted © Intel Corporation 1980

March 1994

nilips Semiconductors 80C51-Based 8-Bit Microcontrollers

# 80C51 family programmer's guide and instruction set

\*

I.

÷.

쁥

ŝ

Ē

S

E

80C51 Family

ł

able 7.	80C51 Instruction	n Set Summary (Continued) DESCRIPTION	BYTE	OSCILLATOR PERIOD
		rion (Continued)		24
BOOLEAN	VARIABLE MANIPULAT	Jump if direct bit is set	2	
JB	ret	Jump if direct bit is not set	2	24
JNB	rel	Jump if direct bit is set and clear bit	3	24
JEC	bit,rel	Jump if direct bit is set and creat		
PROGRAM	BRANCHING		2	24
ACALL	addr11	Absolute subroutine call	3	24
LCALL	addr16	Long subroutine call	t -	24
RET		Return from subroutine	. 1	24
RETI		Return from interrupt	2	24
	addr11	Absolute jump	3	24
AJMP	addr16	Long jump	2	24
LJMP	rel	Short jump (relative addr)		24
SJMP	@A+DPTR	Jump indirect relative to the DPTR	1 1	.24
JMP		Jump if Accumulator is zero	2	.24
JZ	rel	Jump if Accumulator is not zero	2	24
JNZ	rei	Compare direct byte to Acc and jump if not equal	3	24 .
CJNE .	A, direct, rel	Compare immediate to Acc and jump if not equal	3	-
CJNE	A,#data.rel	Compare immediate to register and jump if not	3	24
CJNE	AN.#data.rel	equal	З	24
CJNE	@Ri.#data.rel	Compare immediate to indirect and jump if not equal	-	24
	De rol	Decrement register and jump if not zero	2	24
DJNZ	Rn.rel	Decrement direct byte and jump if not zero	3	. 12
DJNZ	direct.rel		1	ghted © Intel Corporation 19




TOSHIBA SEMICONDUCTOR TECHNICAL DATA TOTX195	5. Precautions for operation. (1) The absolute waximum ratings thows the limits which must not be exceeded even momentarily repardless of the external condition.	uperation beyond the limit of the absolute maximum ratings may cause failure of the device. (2) Please he sure to solder Pins No. 5 and NO.6 of folx195 to pc board.	(3) Power supply voltage.	34         01          134         Recomminded           94         01          4.13         V         104           104          4.13         V         104	(4) Do not use acld or situatine soldering fulx cleaner solvent. Please be careful not inject the solvent into module through the fiber optic connector holt. If some solvent happens to be injected into the module juipe off mith a cotton bolt. The recommended cleaner solvent is thichrolethane.	(5) When not using the module always provide an allached protective cap to 11.			
~í.5	1. <sup>2</sup>				• • • • •		· · ·	<b></b>	101X195-5 1990-10-10 1990-10-10 1004110A CORPORATIC
SEMICONDUCTOR TECHNICAL DATA TOTX195	3. Connection Hellied. Few Oxis converse	Namen 540 Saland to Conference Musica PC tour Control 11100000 Musica PC tour		Hole*** Select a resistor value as follows:	Transmission Distance         Resistor           (2)         (1)         (1)           0.2         10         11.8         N           10         10         30         6.2         K	4. Applicable optical fiber with fiber optic connectors. 10CP100-++H8. [OCP155-++H8, ]OCP100P-++H8, ]OCP155P-++H8.			

i

TOSHIBA SEMICONDUCTOR TECHNICAL DATA TORX194	<b>1. literirital</b> and Opt least Enracteriation <b>DistributionDistributionDistributionDistributionDistributionDistributionDistributionDistributionDistributionDistributionDistributionDistributionDistributionDistributionDistributionDistributionDistributionDistributionDistributionDistributionDistributionDistributionDistributionDistributionDistributionDistributionDistributionDistributionDistributionDistributionDistributionDistributionDistributionDistributionDistributionDistributionDistributionDistributionDistributionDistributionDistributionDistributionDistributionDistributionDistr</b>	1081191-7 1990-10-30 1990-10-30 1990-10-30
SEMICONDUCTOR Liber Obtle Receiving Hodule 15 TORXI94 Mail FE		The infration coursed here is presend just a rule for the positions of our product the required to the state and the State State State and the induction present a state failure of house performance and the state of the position of the state of state user are individual present or justs rules at TOSIIBA CORORATION of states. TOBHIDA CORPORATION of states and are are individual present or justs rules of TOSIIBA CORORATION of states. TOBHIDA CORPORATION





COSHIBA SEMICONDUCTOR TECHNICAL DATA TOIX194	14/15	TOSHIBA SEMICONDUCTOR TOSHIBA TECHNICAL DATA TORX194
3. Connection Nethod		5. Precautions for operation
FLAI Opec Corverce Internes Solo CIID 0		(1) The absolute maximum ratings show the timits which must not be exceeded even momentarity regardless of the external condition. Operation beyond the limit of the absolute maximum rating may cause failure of the device.
		(2) Pins Nu.5 and No.6 of IORX194 are ground pins of housiny. No housing 45 made of conductive plastic for shielding purpose. Please he sure to pround these pins for efficient shielding.
1901con Va-1		(3) Additional precaution is necessary to ensure that conductive housing dose not touch other potential patterns.
4. Aphlicable optic conneal fiber with fiber optic connectors.		(1) Power summity voltage
10СР100-++H8, 10СР155-++H8, 10СР100Р-++H8, 10СР155Р-++H8(АРГ). 10СР1000-++H8, 10СР1500-++H8, 10СР1010-++H8, 10СР1510-++H8, 10СР1564-++H8(РСГ) 10СР100X-++H8, 10СР150X-++H8, 10СР101X-++H8, 10СР151X-++H8, 10СР155X-++H8(РСГ)		1 OH Noi lo 11 1 V Recommended 1 OH 131 V V(1 1 V) 0011000 1 OH 131 V V(1 1 V) 10011
		(5) Do not use acid or alkaline soldering flux cleaner solvent. Please be careful not inject the solvent into module through the fiber optic
	•	connector hole. It some solvent happens to be injected into the module.wipe it oif mith a cotton ball. The recommended cloaner solvent is thichrolethane.
		4 (6) When not using the module always provide an attached protective cap to it.
	<u>104119-1</u> 1 <u>990-10-30</u> говнва сояренати	

	IBA SEMICONDUCTOR TECHNICAL DATA TORX194	149 149 149 149 149 140 140 140 140 140 140 140 140	Perm lec Vou	Right fevel output when optical flux is received for level output when optical flux is not received. Optical flux is not received. <sup>1,1</sup> All Plastic fiber (900/1000 $\mu$ m) with polished surface. <sup>1,2</sup> Plastic clad silica fiber (200/300 $\mu$ m) with polished surface. <sup>1,1</sup> Between input of a fiber optic transmission module and output of 108x1 <sup>1,2</sup> BfR $\leq 10^{-5}$ , valued by peak.	*	ITANU I-10871	
	liber Dolle Receiving Hodule S TONX194 TONX194 TOSHIBA		1 Output 2 GKD 1 3 Vcc 4 GKD 2 5 Caso		es -10 10 85 °C e -0.5 10 7 V u -1 BA w -1 BA 3 seconds.	function of the second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second se	
• • •	OSHIBA SEMICONDUCTUR TECHNICAL DATA	Simplex Diplial signal transmission. - Data rate : DC to 10 H H/SIAR? Code). - Transmission distance : Up to 50 H(AF). : Up to 1000 n(PCI). - 111 Interface. - ATC(Automatic Hureshold Control) Circuit 15 Used for Stabilized output at a wide range of optical power fevel	Variation of the versulation of	Addressed Haxinum Ratings(1a-25 C) 1. Absolute Haxinum Ratings(1a-25 C) 1. Absolute Haxinum Ratings(1a-25 C) 51Fage Leaperature 1.	UBERALING READERALURE Tour Supply Voltage Vec- Low Level Output Current 1.4. High Level Output Current 1.4. Soldering Reaperature frya Role *** Soldering Rae 2 3 3	O The before the more and here & privated with a post for the sobilitions of our product. Not represented to the wird post Tostilla CORFOR TORY for for our information and our products or other calculated by wird postery with any multi lood to with before the and the before and are other water are recidential preserve ar other relate of Tostilla CORFORATION or other are other water and recidential preserve ar other relate of Tostilla A CORFORATION or other are other water and are also and are also and and are also and and are also are other water are recidential preserve are other relate of Tostilla A CORFORATION or other are also and and are also and are also and are also and are also and are also and are also are also and are also are also and are also are also and are also are also are also and are also and are also are also and are also and are also and are also are also are a	

All information in this data sheet is preliminary and subject to change.

# Precision, Quad, SPDT, CMOS Analog Switch

## General Description

The MAX333A is a precision, quad, single-pole double-throw (SPDT) analog switch. The four independent switches operate with bipotar subplies ranging from  $\pm 4.5$ V to  $\pm 20$ V, or with a single-ended subpty between  $\pm 10$ V and  $\pm 30$ V. The MAX333A offers low on resistance (less than 35Ω), guaranteed to match within 2Ω between channels and to remain flat over the full analog signal range ( $\Delta 3\Omega$  max). It also offers break-before-make switching (10ns typical), with turn-off times less than 145ns and turn-on times less than 175ns. The MAX333A is ideal for portable operation since quiescent current runs less than 1 $\mu$ A with all inputs hign or low.

This monoiithic, quad switch is fabricated with Maxim's new improved silicon-gate process. Design improvements guarantee extremely low charge injection (10pC), low cower consumption (25µW), and electrostatic discharge (ESD) greater than 2000V.

Logic inputs are TTL- and CMOS-compatible and guaranteed over a +0.8V to +2.4V range, regardless of supply vottage. Logic inputs and switched analog signals can range anywhere between the supply voltages without damage. This upgraded part is a replacement for a DG211/DG212 pair when used as a quad SPDT switch, or two DG403 dual SPDT switches.

#### Applications

Test Equipment Communications Systems PEX, PABX Heads-Up Displays Portable Instruments



Features

 Upgraded Replacement for a DG211/DG212 Pair or Two DG403s

MAXIM

- + Low On Resistance < 220 Typical (350 Max)
- Guaranteed Matched On Resistance Between Channels < 20.</li>
- + Guaranteed Flat On Resistance over Full Analog Signal Range ∆3Ω Max
- + Guaranteed Charge Injection < 10pC
- + Guaranteed Off-Channel Leakage < 6nA at +85°C
- + ESD Guaranteed > 2000V per Method 3015.7
- Single-Supply Operation (+10V to +30V) Bipotar-Supply Operation (±4.5V to ±20V)
- TTL-/CMOS-Logic Compatibility
- + Rail-to-Rail Analog Signal Handling Capability

#### . Ordering Information

PART	TEMP. RANGE	PRIPACKAGE
MAX333ACPP	0°C to +70°C	20 Plastic DIP
MAX333ACWP	0°C to +70°C	20 Wide SO
MAX333AC/D	0°C 10 +70°C	Dice
MAX333AEPP	-40°C to +85°C	20 Plastic DIP
MAX333AEWP	-40°C to +85°C	20 Wide SO
MAX333AMJP	-55°C to +125°C	20 CERDIP

Contact factory for dice specifications.



Maxim Integrated Products 1-17

MIXIM

Call toll free 1-800-998-8800 for free samples or literature.

DG444/445 Monolithic Quad SPST		incorporated	p	I Billeonia Incorporated FUNCTIONAL BLOCK DIAGRAM PIN CONFIGURATION	PIN CONFIGURATI	NO		DG444/4/	1/4/
CIVIUS Analog Switches	3S			•				to h the Person	
FEATURES     BENEFITS       • ± 15 Volt Input Rango     • .Vida Dynamic Ranga       • 014 Rosistanco < 80 (1)	mlc Renge Errors end utacing	APPLICATIONS • Sampla and Hold circuits • Data Acquisition • Automatic Tori Equipmont	I	DG445 Four 6PST swliches per Package Truth Taile	, - <b>L</b>				
torr × curis • T1L, CIAOS Compatibla • 66211/106212 Upgrades • ESDS Protection > ±4000 V		<ul> <li>Audia and Viduo Switching</li> <li>Communication Systems</li> <li>Aatlary Operated Systems</li> </ul>	I	tonic switch		2 2 4 6 7 9 HHIHHI To View Order Number: Dad45DY		لي لي الم الم الم الم الم الم الم الم الم الم الم الم الم الم الم	
DESCRIPTION The DG444 sories of monolithic qued analog whiches was dosigned to provide high apeed, low		Each switch conducts equally well in both diractions when ON, and blocks up to 30 volts pask to poek	[ • ×	ABSOLUTE MAXIMIM BATUCO			Orde D	Top View Order Numbere: Da445DJ	
error switchling of enelog signels. Combining tow power (< 35 microwetts) with high speed (ton < 150 ns). The DO444/445 is idonlin entired for			= •	Voltages Referenced to V-		Onerathg Tempe	Operating Temperature (D Surfact		
upgraving DG211/DG212 sockets. Charge Injection has been minimized on the drain for use in eample-end-hold circula. To echive high-volues reliqos and auparior to echive high-volues the DG444 autos was built on Siliconize high-volues etilicon-gete process. An optietial layer prevents leachup.	·	The two dovices in this eorles are differentiated by the type of switch action as shown in the functional block diagrams for each. Packaping options include the 18-pin plastic and ambit outline. The parformance grade for this sailes is the industrial, D suiflik (-40 to 05°-C) temporature range.		41 V V V V V V V V V V V V V V V V V V V	4 V 4 V 4 V 4 V 4 V 4 V 4 V 4 V		rr Makipalon (Perhaga) h Makipalon (Perhaga) h Sorre A land ward variation (PC Board Derate 7.6 mW/Cc Boow 75°C. Sonale on 5%, DX, or Hr anceading Ve or V- with Storale of 5%, DX, or Hr anceading Ve or V- with Storal (10 maximum current rating).	100 PC Board. 10 PC Board. 10 PC Board. 10 PC Board. 10 PC Board.	ard. ••••••••••••••••••••••••••••••••••••
FUNCTIONAL BLOCK DIAGRAM AND PIN CONFIGURATION	IGURATION		1 1	ÉLECTRICAL CHARACTENISTICS	ics •				:
		Paul In-Line Parago			L	Test Conditions Unless Otherwise Epecified:		LIMITB	H
DG444	•••			PARAMETER	BYMRO!	V4 = 15 V V = 5 V QND = 0 V	3-9-0 9-9-0		U
Four BPBT Bullohee per Package Truth Tath	вваяна,		• •	WITCH STATES			TEMP TYP	TYP MIN MAX U	5 X
LOGIC SWITCH	18.15 15 12 12 12 10 0			Analog Signal Range	VNIACO				
	BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB			Drah-Source ON Resistance	[ D8(014)	Is10 mA, V <sub>D</sub> + 1 8.6 V V+ - 13.6 V, V13.6 V	2~		38
I	Tes Vert Order Hierther: DOI 11 DY		. · · · ·	Switch OFF Leakage Current	lejorej	Vi - 16.5 V. Vi16.6 V	- ~	-0.25 0.	0.26
•		too Veen Order Numbers			<u> </u>	Va*1 15.6 V. Va*1 15.6 V	- 9	-0.25 0.	0.26 20 6
		rannoa		Contrast ON Leakage Currant	folowi Islowi	Ve = 18.6 V, V- + -16.5 V Va = Vo = 115.5 V		4 0 9 1	
			1						-

1 > Preliminary

5-274 í

Preliminary

쁥

4

DG444/445 5-277 (UNIPOLAR SUPPLY) UNIT ΎΗ, õ ĉ Vo le the steady state output with the switch ON. Feedurough is funtch capacitande may result in spikes at the leading and traffing adde of the output waveform. 2. Net to PROCESS OPTION FLOWCLIANT for adminust information.
3. Net to PROCESS OPTION FLOWCLIANT for adminust information.
4. The adjustation on vehicle the most headlese value is a materiary and the most positive a maximum. Is used to our data attent to adding the control of the output of the control of the output of the control of the output of the vehicle is a materiary and the adjust is a materiary like most headle. To product on the output of the control of the output of the output of the output of the output of the output of the output of the output of the output of the output of the output of the output of the output of the output of the output of the output of the output of the output of the output of the output of the output of the output of the output of the output of the output of the output of the output of the output of the output of the output of the output of the output of the output of the output of the output of the output of the output of the output of the output of the output of the output of the output of the output of the output of the output of the output of the output of the output of the output of the output of the output of the output of the output of the output of the output of the output of the output of the output of the output of the output of the output of the output of the output of the output of the output of the output of the output of the output of the output of the output of the output of the output of the output of the output of the output of the output of the output of the output of the output of the output of the output of the output of the output of the output of the output of the output of the output of the output of the output of the output of the output of the output of the output of the output of the output of the output of the output of the output of the output of the output of the output of the output of the output of the output of the output of the output of the output of the output of the output of the output of the output of the output of the out For load scontilions, 8 as Electrical Characteristics C. (Includes Harlury and silvey capacity anoa) 0 01/FFIX -40 to 85°C MIN MAX 1 **6** 200 ę Prepetitions for Chill, 3, 4 ę 77 77. LIMITS Vo • Ve Rt • 105(04) TEMP TYP 3 0.11.0 ģ -2 -2 - 2 -2 :: () م ... --স zĹ 0 awicu Test Conditions Unless Otherwise Opeoliled; CL = 10 nF V = 6.26 V Vom = 8.6 V Apr = 0.0 RL = f k. O. C. = 35 pF Steffores Va=6 V Vi = 12 V Vi = 0 V Vi = 6 V Vi = 24, 0.8 V V1 = 13.2 V VN = 0 or 6 V VL = 6.25 V Ver = 0 or 5 V VN = 0 or 6 V VN = 0 or 6 V NOTEL Logici kont waveluin la kmarted ka Briticies ihai have ihe upporte equi SYMBOL fun 11480 M 101 ĕ σ -4 - 101 -ELECTRICAL CHARACTERISTICS SWITCHING TIME TEST CIRCUIT 40x -Purifice o v - / / Preliminary SUPPLY MARKED Negalive Supply Current Positive Supply Current Incorporator Logió Supply Currens PWTCH VI -1000 3.0 V 20 Charge Injection<sup>a</sup> **Ground Current** Turn-OFF Three PARAMETER DYNAMIC Tum-ON Time Incorporated Preliminary UNIT UNIT ۲H (UNIPOLAR SUPPLY) ۲ı đ õ ¢. > Stifrix -10 to 05°C MIN<sup>b</sup> MAX<sup>b</sup> SUFFIX -10 to 05°C MIN\* MAX 160 200 0.6 2 0.E 160 2 £ - - - ---**9**.0 -0.6 0**1**-77 7 17 • LIMITS LIMITS TYP " TEMP TYP 1.25°C 2.06°C 3.-10°C 1-23'C 2-85'C 3-40'C ----2 1.2 . \_\_\_\_ ---,~ - ~ - 2 -Test Conditions Uniess Otherwise Bpecified: Test Canditions United Specified: 1. -- 10 mA, Vo - 3 V, 6 V V. -- 10.8 V, V<sub>6</sub> - 6.25 V V++ 16 5 V. V- - 18.5 V V++ 0 01 5 V RL = 1 k AL. CL = 5 pF See Floure 1 V6 = 110 V V<sub>N</sub> Under Test = 0.6 V At Other = 2.4 V CL - 10 nF, Va - 0 V Vpm - 0 V, Rpm r 0 D V+ 12 V V+ 4 V V+ 2.4.0.6 V Vri linder Test = 2.4 V Al Ollier = 0 8 V V. 15 V V. - 15 V V. - 6 V V. - 2.4. 0.6 V and the second second BYMBOL **100FIYS** VANADO (DB(ON) l cro (or i Į OF σ i --" 2 ELECTRICAL CHARACTERISTICS ELECTRICAL CHARACTERISTICS SWITCH A LEAST DYNAMIC DG444/445 Hegelive Supply Current ; Positive Supply Current Input Current with Ver hour Current with Ver Anelog Signal Range Logic Supply Current Charge Mjection Turn-OFF The Ground Current Drah-Source ON Resistance PARAMETER PARAMETER Turn-ON Three VJadus INPUT 5.276





# <u>Appendix 3 :</u> 87C750 based sequencer software

فوألبه ويعتده ودله وا . - - - -• • • • والمراجع المرجعة المتعجيجة المراجع and the second - 46 - 2 - 5 - 62 ••• . . . . . . . . . . .

In order to write this software, I used an 8051 public domain assembler which was found on Internet. It can be found at several nodes, including for example at csd4.csd.uwm.edu in the directory /pub/8051. Its author can be reached at markh@csd4.csd.uwm.edu. It seemed to us one of the best packages in its category. The distribution includes a complete documentation on the use of this assembler, and we had no problems what so ever with it. We also purchased a Ceibo DS750 devlopement system in order to program, simulate and emulate the 87C750.In order to run the camera at the telescope we wrote a data acquisition program, of course not described here which allows to take images, while supporting the standard astronomical image standard FITS. We started to develop this program in 1992 under DOS, using a home made graphical environment. This is now quite old, and a new data acquisition program is being currently written under Windows NT and Visual C++. A typical data acquisition screen is seen above :



### Listing of the current sequencer code :

;; ;; CCD sequencer program - V1.0 Version du 28/04/1996 ;; Alain Maury - Herve Viot ;; December 1994 -> November 1996 ;; 27 This version of the controller program is asynchronous, i.e. ;; it is not synchronised using the pixel clock coming from the ;; master board. It is to be used only in single CCD cameras. 27 ;; ;; ;; Always remember to increase the table limit when including. ;; new functions in the program ;; ;; ;; Definition of terms . 11 *:;;* ;; NYI = Not Yet Implemented ;; CDL = Comment Debug Lines 1992 - L. . . **..** 27 ;; Definition of the I/O port bits References and the second second second second second second second second second second second second second s . . . . 2.2 . . •• : •• •• - N. 47 u. i . P0.0 RECV . equ 20.2 CLOCK P0.1 ... equ • equ SYNC ·, -P1.0 H1 equ H2 equ P1.1 HЗ P1.2 equ OSG P1.3 equ RG equ P1.4 ;; First clamp, first channel CL1 equ P1.5 P1.6 ;; Second clamp, first channel CL3 equ CASC P1.7 equ **A1** equ P3.0 P3.1 A2 equ A3 ·· P3.2 equ ATGU P3.3 equ ATGL equ P3.4 CL2 P3.5 equ CL4 equ P3.6 CONV P3.7 equ TRANS P3.6 ;; Fiber optic emitter equ ;; Variables stored in Ram ;; ;; 17 ;; These are preloaded inside the functions ;; or by the serial link at the start of an exposure seg data at 0 RAM equ 30 ;; At reset, the stack is at \_07 . In order to avoid conflicts between ;; the stack and this memory table, it is shifted as high as possible Ram ;; Current Line Number C Ln 1 equ equ Ram + 1C Ln 2

.....

2.1

 $\sim$ 

Sec. .

C Cn 1	equ	Ram + 2 ;; Current Column Number
CCn2	eou	• Ram + 3 *
C Er 1	equ	Ram + 4 ;; Current Counter erase
CEr 2	equ	· Ram + 5
C R I	equ	Ram + 6 ;; Current Column Read
CR2	equ	$\operatorname{Ram} + 7$
CDELAY	equ	Ram + 8 ;; Constant used during vertical delays
c Id 1	equ	Ram + 9 ;; Delay for vertical inversion
	equ	Ram + 10
Scan Counter 3	equ	Ram + 11 ;; Scan High level bit counter
Scan Counter 2	equ	Ram + 12 ;; Scan Middle level bit counter
Scan_Counter_1	equ	Ram + 13 ;; Scan Low level bit counter

2

ş

d,

seg code at 0

;; . 77 ;; ;; INITIALISATION ROUTINE ;; Function which load the ports with their initial values ;; ( camera at rest ). ;; It waits also that the data communication port goes low. ;; • ... \* . : • *ji* ;; Data in parameters : ;; none ;; يوقيه والمراجع والمراجع . . . ;; Data out parameters : ;;; ;;; none ;; А : . . . . . 1.1 Registers used ۰. : ;; R0 : ;; Rl : ;; R2 ;; R3 ;; R4 : ;; R5 : ;; R6 : ;; R7 : ;; ;; ;; ε. Init: ;; Interrupts disabled
;; Initialise OUTPUT port IE, #0x00 MOV MOV P0, #0x07 ;; P0.0 & 1 as Input ;; P0.2 as Output = 1 P1, #01100011B ;; CL1, CL3, H1 and H2 high. P3, #10000000B ;; vertical lines at zero, conv active MOV MOV low ;; Debug test de la nouvelle carte horloge ;; ;;Debug\_Clock: ;; H1 High SETB H1 ;; Vt\_Tempo · ACALL ;; ;; H1 & H2 High SETB H2 ;; Vt\_Tempo ACALL ;; ;; H2 High CLR H1 ;; ACALL Vt Tempo ;; ;; everybody Low H2 CLR ;; ACALL Vt Tempo ;; Debug\_Clock AJMP ;;

Init1:

.÷.,

;; Wait the Initialisation of the PC Wait\_Zero ;; This high level is

not a command

;; ;; ;;

;;

;;

;;

;;

;; ;; ;; ;;

;;

;; ;;

;;

: 14

;;

:: ;;

;;

;;

;;

;;

;;

;;

ACALL

۰.

- <u>-</u> - - -

;; MAIN ROUTINE

Function which waits for a command executes it when it is recognised - waits another when not recognised.

If A > table\_length, AJMP Start, table length is set in memory to be 9

..

2.5.5 .

Data in parameters : none

. . . . . Data out parameters : . The second second second second second second second second second second second second second second second se • . . Registers used : A : calcul of jump R0 : R1 : R2 R2 : s R3 : safe of data receive . ÷

R4 :

R7 :

·· • • • • .

R5 :

- R6- :

Start:

;; Waiting for a command from the PC ACALL Comm CLR ;; Clear Carry C · ;; Substract 9 to A A, #0x09 SUBB Calcul\_Jump ;; --> Carry set, correct selection JC ;; Else wait a correct command AJMP Start

Sec. 1. 1. 1. 1.

Calcul\_Jump:

MOV RL	A, R2 A	<pre>;; Restore Comm value R2 in A ;; Each jump is 2 op codes ;; Acc is now loaded with a code which ;; should be the mode in which the ;; camera is going to be used</pre>
		;; camera is going to be used

	MOV JMP	DPTR, #Selec @A+DPTR	tion
Selection:		;	; CCD controller command interpreter ;; Selection table
	AJMP	Init	;; Transmission error, return to start ;; Command 0
	AJMP	Stare_Up	;; Stare exp. without dithered clocking AB ;; Command 1
	AJMP	Scan	;; Scan the sky ;; Command 2
	AJMP	Stare_Ab	<pre>;; Stare exp. with dithered clocking ;; Command 3</pre>
	AJMP	Stare_Bin	<pre>;; Stare exp. with binning reading mode ;; Command 4</pre>
	AJMP	Temp	;; Transmit some temperature measure ;; Command 5
	AJMP	Test_Video	;; Test modeo ;; Command 6
	AJMP	Test	;; Continuous CCD readout

2.0

25

10

21 S

-

----

•

	AJMP	Low_Noise	;; St	mmand 7 are exp. with low m mmand 8	noise conversi	on
End_Select:	ion :		;; En	d of the jump, end	of the	
				~	,	
;;						
;; ;;						
;; STARE ez	posure proce	dure using t	he upper	ampilfier		
;; ;;	Data in	parameters		,		
;; ;;		•	none			
77 77		parameters				
77 '-77'' *≥"Reg	isters used			data received	····· ·· ·	···
77 77		R0 . R1				
77 77	, · · .	R2 R3				
177 - 177 - 177 - 177 - 177 - 177 - 177 - 177 - 177 - 177 - 177 - 177 - 177 - 177 - 177 - 177 - 177 - 177 - 177		R4 R5		· · · ·		
;;	•	R6 : R7 :				
200 <b>2 2</b> 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2					· · · · · · · · · · · · · · · ·	
				•		
· · · · · · · · · · · · · · · · · · ·	· · · ·		·····			· · · · · · · · · · · · · · · · · · ·
Stare_Up:						
Stare_Up:	ACALL	Erase		CCD erase	<del>, s</del> erver der eine Sterver der einer Sterver	
Stare_Up: Stare_Up1:	ACALL	Erase	÷; (	CCD erase	ter an an an an an an an an an an an an an	
	ACALL ACALL JNZ	Comm	;; ( :e_Up4	CCD erase ;; Exposure Waitin ;; Retour sur erre ;; sans vidage de	ur integration	
	ACALL	Comm		;; Exposure Waitin ;; Retour sur erre	ur integration	
	ACALL	Comm	ce_Up4	;; Exposure Waitin ;; Retour sur erre	ur integration la cam,ra	
	ACALL JNZ	Comm Star	ce_Up4	;; Exposure Waitin ;; Retour sur erre ;; sans vidage de	ur integration la cam,ra	
 Stare_Up1: Stare_Up2:	ACALL JNZ	Comm Star	e_Up4	;; Exposure Waitin ;; Retour sur erre ;; sans vidage de	ur integration la cam,ra colonne	
 Stare_Up1: Stare_Up2:	ACALL JNZ ACALL	Comm Star Flush	e_Up4	<pre>;; Exposure Waitin ;; Retour sur erre ;; sans vidage de ;; Vidage derniere</pre>	ur integration la cam,ra colonne	
Stare_Up1: Stare_Up2: Stare_Up3:	ACALL JNZ ACALL	Comm Star Flush	e_Up4	<pre>;; Exposure Waitin ;; Retour sur erre ;; sans vidage de ;; Vidage derniere ;; Lecture des pix ;; This is the opt</pre>	ur integration la cam,ra colonne els imized end	1
Stare_Up1: Stare_Up2: Stare_Up3:	ACALL JNZ ACALL ACALL	Comm Star Flush Readout_Up	e_Up4	<pre>;; Exposure Waitin ;; Retour sur erre ;; sans vidage de ;; Vidage derniere ;; Lecture des pix</pre>	ur integration la cam,ra colonne els imized end of the last pi	xel
Stare_Up1: Stare_Up2: Stare_Up3:	ACALL JNZ ACALL ACALL	Comm Star Flush Readout_Up	e_Up4	<pre>;; Exposure Waitim ;; Retour sur erre ;; sans vidage de ;; Vidage derniere ;; Lecture des pix ;; This is the opt ;; with the ouput</pre>	ur integration la cam,ra colonne els imized end of the last pi th an init rou	xel
<pre>Stare_Up1: Stare_Up2: Stare_Up3: Stare_Up4: ;;</pre>	ACALL JNZ ACALL ACALL	Comm Star Flush Readout_Up	e_Up4	<pre>;; Exposure Waitin ;; Retour sur erre ;; sans vidage de ;; Vidage derniere ;; Lecture des pix ;; This is the opt ;; with the ouput ;; and followed wi</pre>	ur integration la cam,ra colonne els imized end of the last pi th an init rou	xel
<pre>Stare_Up1: Stare_Up2: Stare_Up3: Stare_Up4: ;; ;; ;; LOW_NOISI</pre>	ACALL JNZ ACALL ACALL AJMP	Comm Star Flush Readout_Up Temp1	re_Up4	<pre>;; Exposure Waitin ;; Retour sur erre ;; sans vidage de ;; Vidage derniere ;; Lecture des pix ;; This is the opt ;; with the ouput ;; and followed wi</pre>	ur integration la cam,ra colonne els imized end of the last pi th an init rou	xel
<pre>Stare_Up1: Stare_Up2: Stare_Up3: Stare_Up4: ;;;;</pre>	ACALL JNZ ACALL ACALL AJMP	Comm Star Flush Readout_Up Temp1	g the upp	<pre>;; Exposure Waitin ;; Retour sur erre ;; sans vidage de ;; Vidage derniere ;; Lecture des pix ;; This is the opt ;; with the ouput ;; and followed wi</pre>	ur integration la cam,ra colonne els imized end of the last pi th an init rou	xel
<pre>Stare_Up1: Stare_Up2: Stare_Up3: Stare_Up3: Stare_Up4: ;; ; ;; Low_NOISI;;</pre>	ACALL ACALL ACALL AJMP E exposure pr Data in	Comm Star Flush Readout_Up Temp1	g the upp none	<pre>;; Exposure Waitin ;; Retour sur erre ;; sans vidage de ;; Vidage derniere ;; Lecture des pix ;; This is the opt ;; with the ouput ;; and followed wi</pre>	ur integration la cam,ra colonne els imized end of the last pi th an init rou	xel

Į.

ļ

;; ;; ;; ;;		R2 : R3 : R4 : R5 :		*	
;; ;; ;; ;;		R6 : R7 :			
Low_Nois	e:				
	ACALL	Erase	;; Erase of the CCD	camera	
Low_nois	el:		•		
	ACALL JNZ	Stare_Up4	<pre>;; Exposure Waiting d ;; Retour sur erreur ;; sans vidage de la</pre>	integration	
tow_noise	e2:		e ser e se se se se se se se		Nage to again the g
Low_noise	ACALL	Flush	;; Vidage derniere c	olonne	
	ACALL	Nreadout_Up	;; Lecture des pixel:	s sans bruit	
	AJMP	Templ		optimized end	
;;	unction that	read a column of	pixels every 66 ms	and a second second second second second second second second second second second second second second second Second second br>Second second	
;; ;; ;; ;; ;;	unction that . This time		pixels every 66 ms y the PC	ana gora an foiridhean 1996 - San San Anna 1997 - San San San San San 1997 - San San San San San San San San San San	
); ); ); ); ); ;; ;;	unction that This time Data in	read a column of is programmed b	pixels every 66 ms	ana gora an foiridhean 1996 - San San Anna 1997 - San San San San San 1997 - San San San San San San San San San San	
77 77 77 77 77 77 77 77 77 77 77	unction that This time Data in Data out	read a column of is programmed by parameters :	pixels every 66 ms y the PC	ana gora an foiridhean 1996 - San San Anna 1997 - San San San San San 1997 - San San San San San San San San San San	
77 77 77 77 77 77 77 77 77 77 77	unction that This time Data in	read a column of is programmed by parameters : parameters : : A : R0 : R1 : R2 :	pixels every 66 ms y the PC none	ana gora an foiridhean 1996 - San San Anna 1997 - San San San San San 1997 - San San San San San San San San San San	
;; ;; ;; ;; ;; ;; ;; ;; ;; ;; ;; ;; ;;	unction that This time Data in Data out	read a column of is programmed b parameters : : A : R0 : R1 : R2 : R3 : R4 : R5 : R6 :	pixels every 66 ms y the PC none	ana gora an foiridhean 1996 - San San Anna 1997 - San San San San San 1997 - San San San San San San San San San San	
;; ;; ;; ;; ;; ;; ;; ;; ;; ;; ;; ;; ;;	unction that This time Data in Data out	read a column of is programmed b parameters : : A : R0 : R1 : R2 : R3 : R4 : R5 :	pixels every 66 ms y the PC none	ana gora an foiridhean 1996 - San San Anna 1997 - San San San San San 1997 - San San San San San San San San San San	
;; ;; ;; ;; ;; ;; ;; ;; ;; ;; ;; ;; ;;	unction that This time Data in Data out	read a column of is programmed b parameters : : A : R0 : R1 : R2 : R3 : R4 : R5 : R6 :	pixels every 66 ms y the PC none	ana gora an foiridhean 1996 - San San Anna 1997 - San San San San San 1997 - San San San San San San San San San San	
;; ;; ;; ;; ;; ;; ;; ;; ;; ;; ;; ;; ;;	unction that This time Data in Data out egisters used	read a column of is programmed b parameters : : A : R0 : R1 : R2 : R3 : R4 : R5 : R6 :	pixels every 66 ms y the PC none none	ana gora an foiridhean 1996 - San San Anna 1997 - San San San San San 1997 - San San San San San San San San San San	
;; ;; ;; ;; ;; ;; ;; ;; ;; ;; ;; ;; ;;	unction that This time Data in Data out egisters used	read a column of is programmed b parameters : : A : R0 : R1 : R2 : R3 : R4 : R5 : R6 : R7 : Data PC Actic 0 PC = 1 PC = R2 = 0	pixels every 66 ms y the PC none none	ite du Scan ite du Scan	

1

ž

7

ž

2

ेंह

E

E

	and the second second second second second second second second second second second second second second second
L.	
;;	Arret du cycle
4	t
	20PC = 0 => PC indique poursuite du Scan21PC = 1 => PC indique poursuite du Scan
;; ;;	$R2 = 2 \implies Pas d'indication de data$
;;	Poursuite du cycle
i	a bar a constraint and same
••	3 0 PC = 0 => PC indique poursuite du Scan 3 1 PC = 1 => PC indique poursuite du Scan
;;	R2 = 3 => Pas d'indication de data
;;	Poursuite du cycle
;;	
;;	4 0 PC = 0 => PC indique poursuite du Scan
;;	4 1 PC = 1 => PC indique poursuite du Scan
;;	$PC = 0 \& R2 = 4 \Rightarrow PC$ pas pres pour
;;	reception DATA
;;	Attente liberation PC PC = 1 & R2 = 4 => PC pres, indication DATA
12	
· · · · · · · · · · · · · · · · · · ·	الاستان بالهاما المحاجين والمرواز بوجهامية المسمودين والتأميري أيحجو ممجا الاشجاج البوأت أراجحه المتاب
	t 0 DC - 0 - > DC indimo nouncuito du Scon
	5 0 PC = 0 => PC indique poursuite du Scan 5 1 PC = 1 => PC indique arret dú Scan
;;	$R2 = 5 \Rightarrow$ Test arret Scan
77	$PC = 0 \in R2 = 5 \Rightarrow PC$ poursuit Scan
11	$PC = 1 \& R2 = 5 \Rightarrow PC \text{ stop le Scan}$
Scan:	a second a second second second second second second second second second second second second second second s
	SETB TRANS ;; indicate entrance in Scan mode ACALL Comm ;; Waiting for Msb waiting counter
	ACALL Comm ;; Waiting for Msb waiting counter INC A ;; A+1 to simplify tempo equation
	MOV Scan Counter 3, A ;; Save Msb in R5
	ACALL Comm ;; Waiting for Middlesb waiting counter
	INC A ;; A+1 to simplify tempo equation MOV Scan Counter 2, A ;; Save Middlesb in R4
• • •	ACALL Comm ;; Waiting for Lsb waiting counter
• ,	INC A ;; A+1 to simplify tempo equation
,	MOV Scan_Counter_1, A ;; Save Lsb in R3 ACALL Erase
Scan0:	
	MOV R2, #0xFF ;; Register of the state Scan mode
Scan1_Trans(	0:
	CLR TRANS ;; Indicate data don't be read by PC
	AJMP Pose_Scan1 ;;
Scan1 Transl	1:
	SETB Trans ;; Status of the sequencer = 1
	AJMP Pose_Scan1 ;;
Pose Scan1:	
	MOV R5, Scan Counter 3 ;; Scan High level bit counter
	MOV R4, Scan Counter 2 ;; Scan Middle level bit counter MOV R3, Scan Counter 1 ;; Scan Low level bit counter
Pose_Scan2:	
	$\mathbf{D}^{\mathbf{n}} \mathbf{P}^{\mathbf{n}} = \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} \mathbf{D}^{\mathbf{n}} $
	DJNZ R3, Pose_Scan2 ;; R3 - 1 until R3 = 0 DJNZ R4, Pose_Scan2 ;; R4 - 1 until R4 = 0
	DJNZ R5, Pose Scan2 ;; R5 - 1 until R5 = 0
Scan2:	
	CLR TRANS ;; Indicate data must be read by PC
	THE FIRST AND AND AND AND AND AND AND AND AND AND

1

i

1

i

INC R2 ;; State register + 1 Scan3: 11 ;; MOV A, R2 ;; Prepare new state value ;; Masque all bits without lowest 2 bits A, #00000011B ANL XCH A, R2 ;; Save value in R2 and take old value ;; Masque all bits without Bit 2 ANL A, #00000100B ;; Shift right Bit 2 to Bit 1 RR А C, P0.0 ;; Reading the data of PC MOV ADDC A, #0 ;; ADD. R2 write flag with PC Data ;; Shift left to table jump RL А MOV DPTR, #Selection\_Scan ;; Initialise for table jump JMP @A+DPTR ;; Jump in the table Selection Scan: ;; CCD Scan state controler ;; table of state function ۰. AJMP Stop\_Scan ;; Stop the Scan mode ;; Command 0 Run\_Scan .... ;; Follow the Scan mode function ..... AJMP ;; Command 1 ;; Stop the Scan mode ;; Command 2 Stop\_Scan AJMP. ..... Write\_Scan AJMP ;; Transfert a colonne of pixels ;; Command 3 . . . . . 4 . <sup>.</sup> . . . Run Scan: ;; Etat 01 ACALL Readout\_Scan ;; Reading of the CCD ;; => Wait a pose time Scanl Trans0 Ajmp : ;; Etat 10 & 00 Stop\_Scan: · . : . . . . . a state i an in ;; Status of the sequencer = 1 SETB Trans AJMP Low\_noise3 ;; This is the optimized end.... ;; with the ouput of the image on CCD . . . . . . . . . ;; that take about 1 mm ;; and followed with an init routine Write\_Scan: ;; Etat 11 ACALL Readout\_Scan ;; Reading of the CCD AJMP Scanl\_Trans1 ;; ==> Wait a pose time Readout\_Scan: MOV C\_Ln\_1, #0x01 ;; Sets one pixel to be read MOV C\_Ln\_2, #0x01 ;; C\_R\_1 , #0x0A C\_R\_2 , #0x10 MOV ;; Vidage 2065 pixels MOV ;; Nvert\_Scan\_Up AJMP ;; ;; ;; ;; ;; ;; STARE BIN function wich add pixels in x and y axes ;; ;; 4 Pixels a added in only one pixel ( We never have used this function actually ) ;; ;; ;; Data in parameters : ;; none ;; ;; Data out parameters : 11 ;; none :: Registers used А ;; : : R0 : ;;

25

E

1

-

 $\{r_k\}$ 

Rl : ;; R2 : ;; R3 : ;; R4 : ;; R5 : ;; R6 : ;; R7 ;; ;; 27 Stare\_Bin: ACALL Erase ;; Exposure\_Ab ;; **AJMP** .... . . . \*\* \* \* \* \* \* \* \* والمحاجب ومرجع فيحاج والمحاج والمحاج والمحاج ;; STARE AB exposure procedure using the upper amplifier 17 • • • • • Stare exposure with anti blooming ;; ;; . . . . . . . ;; ۰. ۰ Data in parameters : ;; none ;; 14 Data out parameters : ..... 17 . . . . . ;; none .... 11 . . • •. A : R0 : R1 : 17 Registers used . ٠., - : -• • • ;; R2 : ;; R3 : ;; R4 ;; R5 ;; R6 : ;; **R**7 ;; ;; ;; Stare\_Ab: ACALL Erase Stare\_Ab1: AJMP Exposure\_Ab ;; Exposure Waiting data PC goes High ;; This is the optimized end .... ;; With the read of the CCD
;; and the ouput of the last pixel ;; and followed with an init routine ;; ;; ;; ;; TEMP Temperature readout procedure ;; Function which sets the converter in cascade mode, and ;; ;; starts a conversion winch will read the temperature probe The fisrt data conversion are lost to initialise the ;; converter, only the data issues of the second conversion ;; are send to calculate the temperature. ;; ;; ;; Data in parameters : ;;

		-
		••••
;;	none	
;;	÷ .	
;;	Data out parameters :	
;;	none	
	Registers used : A :	
;;	R0 : Number of measures	
;;	R1 :	
;;	R2 :	
;;	R3 : R4 :	
;;;	R5 :	
;;	R6 :	
;;	R7 : temporisation counter	
;;	, 	
Temp:		
. rend.	이 가지 않는 것 같은 것 같은 것 같은 것 같은 것 같은 것 같은 것 같은 것 같	• • •
Temp1:		· .
	ACALL Mes_Temp ;; Temperature readout	
	AJMP Init ;; this is the end	
Mes Temp:		
inco_remp.	والمراجع والمراجع والمراجع والمراجع والمناجع والمعاد المتعاد والمعاد والمحاج والمراجع والمراجع والمتعا والمتاب	
	MOV R0, #60 ;; 60 Measures to be done	. •
	NOV RO , #00 ; ; 00 Measures to be gone	·•• • •-
Mes_Temp1		
	ACALL Conv_Low_Noise ;; Conversion and wait for low noise	•• ••
	DJNZ RO, Mes_Temp1 ;; D -> Compteur <> 0, lecture	
temperatu	ure de la constant de la constant de la constant de la constant de la constant de la constant de la constant de	•
	RET ;;	
;;		•.
;;		
;; ;; TEST r	eading the CCD continuousl	
;;		
;;	are send to calculate the temperature.	
;; .		
;; 	Data in parameters :	
;; ;;	Data in parameters : none	
;;		
;;	Data out parameters :	
;; ;; ;;	Data out parameters : none	

藼

**1** 

127

=

2....

-----

24

je -

are send to calculate the temperature. Data in parameters : Data out parameters : none Registers used : A : R0 : Number of measures R1 : R2 : R3 : R4 : R5 : R6 : R7 : temporisation counter

Test:

;; ;;

;; ;; ;; ;;

;; ;;

;;

;;;

;; Transmission validated . SETB Trans Test1: ;; Sets one pixel to be read C\_Ln\_1, #0x01 C\_Ln\_2, #0x01 MOV ;; ;; MOV Vert Stare Up ACALL Recv, Test1 ;; Test reception end of test JB ;; This is the end.... AJMP Init 11 ;; ;; Test\_Video this permit to generate a video signal and make a readout conversion with low noise ;;; 11. Notice that : 0x0800 = 08 \* 256 = 2048 Number of lines 0x0810 = 08 \* 256 + 16 = 2064 pixels per line This function transfer the lines and read all the pixels ÷. . 77 ;; 11 of each lines. ;;; المراجعة العراجي والمراجع ;; • ۰. 77 Data in parameters : 77. none ;; ;; Data out parameters : ;; 11 none ;; Régisters used : A : R0 : . . ;; RU: R1: . ;; ·: `•.• 11 R2 : • ÷. ... R3 : R4 : :: R5 : R6 : 22 R7 : ;; :: P1 equal 00000110B at the beginning of this function ;; Test\_Video: ;; Transmission validated SETB Trans ACALL Comm ;; Exposure Waiting data PC goes High Test\_Video7 ;; Retour sur erreur integration JNZ C In 1, #0x08 ;; Sets the number of lines to be read C In 2, #0x00 ;; MOV MOV PI, #00001101B ;; CL1, CL3, H2, H3 & OSG high.Long\_Tempo1;; Video ... 5 V + sync. ligne XRL ACALL Test\_Video1: P1, #01101000B ;; Set CL1, CL3 & OSG ORL ACALL ;; Waiting input clamp effect Tempo P1, #10010111B ;; Reset CL1, CL3 & OSG ANL A, #0x09 C\_R\_1, #0x09 C\_R\_2, #0x10 ;; A is used as C\_R\_1 MOV ;; MOV ;; Number of pixels reset MOV Test\_Video2: NOP NOP SETB CL3 NOP NOP

;; CL3 Low P1, #00000111B ;; Chor CLR ;; Change Hl -> H3 \* XRL NOP NOP Conv\_Low\_Noise ;; Conversion with low noise P1, #00000111B ;; Change H1 -> H3 ACALL XRL Test\_Video3: C\_R\_2, Test\_Video2 A, #9, Test\_Video4 DJNZ CJNE Test\_Video5 AJMP Test\_Video4: XRL P1, #00000011B ;; Change H3 Test\_Video5: . · .. • • ۰. OEOH, Test\_Video2 ;; A - 1 DJNZ Test\_Video6: DJNZ . . . . C\_In\_2, Test\_Videöl · · · · ;; Redo another line, for 255 lines P1, #00000011B ;; Change H3 XRL DJNZ C\_Ln\_1, Test\_Video1 ;; times 8 = 2048 lines . . ٠.. • • • . • Test\_Video7: ۰. • . . . . . . . . .: . . . . . . . . . . · · · · . • • • • AJMP Templ ;; This is the optimized end.... ;; with the ouput of the last pixel . . · • • • • • . . ;; and followed with an init routine . . ... . . . . . المالية المحاجب . ;; ;; :; ;; ERASE sequence, C\_Cn ( 3 x 2048 ) vertical transfert 11 ;; Full erase sequence of the CCD and lines all erased. ;; ;; 22 Data in parameters : none :; 11 Data out parameters : ;; none ;; ;; A : Registers used ;; : R0 : ;; R1 : ;; ;; R2 R3 : 11 R4 : 27 R5 : ;; ;; R6 : ;; **R7** : :: ;; Erase: C\_Er\_1, #0x24 ;; C\_Cn\_x are loaded with CE MOV C\_Er\_2, #0x00 ;; C\_Cn\_2 = 256 MOV

Lp\_Eras:

1:0

-

.

.

ACALL Vt Erase Start\_Loop\_Erase: C\_Er\_2, Lp\_Eras ;; 256 vertical transferts DJNZ C\_Er\_1, Lp\_Eras ;; x 24 = 6144 vertical transfert DJNZ SETB Trans ;; On set la trans RET 27 ;; ;; ;; VIDE\_HOR erase the horizontal charges during erase sequence ;; This function erase the charges of the first lines which . ;; can saturate the CCD. . ... ... . . ;; المحمد المراجع والمرجون المراجع ومترجع مراجع : ; ; · • • • Data in parameters : ;; none ;; • 7 7 . · Data out parameters : . ; ; none ;; • : ۰. ;; ;; Registers used : A : .R0 ;; 2 R1 : ;; **R**2 17 É . · ۰. 2 . R3 ;;. े: κ. de, . . · · R4 ٠. 77 : • 31 . . • • **R5** · • ... ;; R6 : . ' R7 : ;; . . . 11 ;; Vide Hor: MOV C\_Cn\_1, #0x1 ;; C\_Cn\_x are loaded with CE MOV C\_Cn\_2, #0x10 AJMP Trans Hor 22 ;; 11 ;; ;; FLUSH\_SEQUENCE , C\_Cn ( 3 x 2064 ) horizontal transfer ;; ;; Notice that : 32 \* 256 = 8192 > 3 \* 2064 = 6192 ;; This function erase the charges of the first lines before ;; ;; a readout sequence. For optimisation this sequence must be follwed by ;; the Trans\_Hor function. ;; ;; ;; Data in parameters : ;; none ;; ;; Data out parameters : ;; ;; none ;; Registers used ;; A : • R0 : ;; ;; R1 : R2 : :: . '



		98 * 256 = 2048 Num	har of lines	:	
<pre>;; Notice : ;;</pre>	$0 \times 0810 = 0$	$8 \times 256 = 2048$ Num $8 \times 256 + 16 = 206$	4 pixels per l	ine ,	
;; ;; Th	is function trans	sfer the lines and	read all the r	oixels	
;; of each					• •
;;					
<i>;;</i>	Data in paramete	are ·	· ·	2	
77 77	Data III paramete	none			
;;			•		
	Data out paramete				
;;		none			
;; ;; Registe	ers used :	A :			
;;		R0 :			
;;		R1 :			
;;		R2 : R3 :			
;; ;;		R4 :		• .	
;;		R5 :		• •	
;;		R6 :		•	
;;	· . ·	R7 :		٠.	•
;; ;;	•	•		· · · ·	
;;					
	st be High at the	entrance of this	function.		
77 77					
;; ;;		•	· -	· ·	•
Readout_Up:			4		· • .
Not		#009 Coto t1	a subser of 1	inne he he weed	
MOX MOX		#0x08 ;; Sets tl #0x00	le number or 1	mes to be read	
Vert_Stare_Up:		• •			
		Vortig	) transfort		
 AC7	ALL Vt_Read		al transfert		
ACA MOV	ALL Vt_Read V C_R_2,		al transfert		
ACA MOV	ALL Vt_Read V C_R_2,		al transfert		
ACZ MOV LOOP_HOT_Stare_U CLF	ALL Vt_Read V C_R_2, Up1: R H2	#0x10 ;; 1 H2 lc	W		
ACZ MOV woop_Hor_Stare_U CLF MOV	ALL Vt_Read V C_R_2, Up1: R H2 V P1, #000	#0x10	W	gh	
ACZ MOV LOOD_HOT_Stare_U CLF MOV ; NOE	ALL Vt_Read V C_R_2, Up1: R H2 V P1, #000	#0x10 ;; 1 H2 lc 011101B ;; 2 H1, H	w 13, OSG, RG hi	дh	
ACZ MOV LOOP_HOT_Stare_U CLF MOV	ALL Vt_Read V C_R_2, Up1: R H2 V P1, #000	#0x10 ;; 1 H2 lc 011101B ;; 2 H1, H P1, #11101110B ;; 001110B ;; 3 H2, C	w 13, OSG, RG hi 3 H1, RG low L3 high	дh	
ACZ MOV LOOP_HOT_Stare_U CLF MOV ; NOE ANI MOV ; SEI	ALL         Vt_Read           V         C_R_2,           Upl:            R         H2           J         P1, #000           Z            J         P1, #010           E         CONV	#0x10 ;; 1 H2 lc 011101B ;; 2 H1, H P1, #11101110B ;; 001110B ;; 3 H2, C	w 13, OSG, RG hi 3 H1, RG low	<b>jh</b>	
ACZ MOV LOOP_HOT_STATE_U CLF MOV ; NOE ANI MOV ; SET NOE	ALL         Vt_Read           V         C_R_2,           Upl:            R         H2           J         P1, #000           L            J         P1, #010           C            Z            J         P1, #010           C            Z            Z            Z            Z            Z            Z            Z	<pre>#0x10     ;; 1 H2 lc     011101B ;; 2 H1, H P1, #11101110B ;; 001110B ;; 3 H2, C     ;; End of</pre>	ow 13, OSG, RG hi 3 H1, RG low L3 high conversion	<b>gh</b>	
ACZ MOV Looop_Hor_Stare_U CLF MOV ; NOE ANI MOV ; SET NOE CLF	ALL Vt_Read V C_R_2, Up1: R H2 V P1, #000 C FB CONV R	<pre>#0x10     ;; 1 H2 ld     ild 011101B ;; 2 H1, H P1, #11101110B ;; 001110B ;; 3 H2, C     ;; End of CL3 ;;</pre>	W 13, OSG, RG hid 3 H1, RG low L3 high conversion CL3 Low	<b>jh</b>	
ACZ MOV LOOP_HOT_STATE_U CLF MOV ; NOE ANI MOV ; SET NOE	ALL Vt_Read V C_R_2, Up1: R H2 V P1, #000 C FB CONV R P1, #010 C FB CONV R P1, #000	<pre>#0x10     ;; 1 H2 lc     011101B ;; 2 H1, H P1, #11101110B ;; 001110B ;; 3 H2, C     ;; End of</pre>	W 13, OSG, RG hid 3 H1, RG low L3 high conversion CL3 Low	<b>gh</b>	
ACZ MOV LOOP_HOT_STATE_U CLF MOV ; NOF ANI MOV ; SET NOF CLF MOV NOF	ALL     Vt_Read       V     C_R_2,       Upl:	<pre>#0x10     ;; 1 H2 ld     ild 011101B ;; 2 H1, H P1, #11101110B ;; 001110B ;; 3 H2, C     ;; End of CL3 ;;</pre>	W H3, OSG, RG hi 3 H1, RG low L3 high conversion CL3 Low SG	gh	
AC/ MOV coop_Hor_Stare_U CLF MOV ; NOE ANI MOV ; SET CLF MOV NOE CLF NOF	ALL     Vt_Read       V     C_R_2,       Upl:	<pre>#0x10     ;; 1 H2 ld 011101B ;; 2 H1, H P1, #11101110B ;; 3 H2, C     ;; End of CL3 ;; 000010B ;; 2 H3, C     ;; Start c</pre>	W 13, OSG, RG hi 3 H1, RG low L3 high conversion CL3 Low DSG conversion	gh	
ACZ MOV DOOP_HOT_Stare_U CLF MOV ; NOE ANI MOV ; SET NOE CLF MOV NOF SET	ALL         Vt_Read           V         C_R_2,           Upl:	<pre>#0x10     ;; 1 H2 lc 011101B ;; 2 H1, H P1, #11101110B ;; 001110B ;; 3 H2, C     ;; End of CL3 ;; 000010B ;; 2 H3, C     ;; Start c     ;; End of</pre>	W 13, OSG, RG hi 3 H1, RG low CL3 high conversion CL3 Low DSG conversion conversion	gh	
AC/ MOV woop_Hor_Stare_U CLF MOV ; NOE ANI MOV ; SET CLF MOV NOE CLF NOE	ALL Vt_Read V C_R_2, Up1: R H2 V P1, #000 CB CONV R P1, #000 C CONV CB CONV CB CONV CB CONV CB CONV	<pre>#0x10     ;; 1 H2 lc 011101B ;; 2 H1, H P1, #11101110B ;; 001110B ;; 3 H2, C     ;; End of CL3 ;; 000010B ;; 2 H3, C     ;; Start c     ;; End of</pre>	W 13, OSG, RG hi 3 H1, RG low L3 high conversion CL3 Low DSG conversion	<b>gh</b>	
ACZ MOV Looop_Hor_Stare_U CLF MOV ; NOE ANI MOV ; SET NOE CLF MOV NOE SET SET SET DJN	ALL     Vt_Read       V     C_R_2,       Up1:     12       V     P1, #000       V     P1, #010       P1     #000	<pre>#0x10     ;; 1 H2 lc 011101B ;; 2 H1, H P1, #11101110B ;; 001110B ;; 3 H2, C     ;; End of CL3 ;; 000010B ;; 2 H3, C     ;; Start c     ;; End of</pre>	W 13, OSG, RG hi 3 H1, RG low CL3 high conversion CL3 Low DSG conversion conversion	<b>jh</b>	
ACZ MOV Looop_Hor_Stare_U CLF MOV ; NOE ANI MOV ; SET NOE CLF MOV NOE SET SET SET DJN	ALL     Vt_Read       V     C_R_2,       Up1:     12       V     P1, #000       V     P1, #010       P1     #000	<pre>#0x10     ;; 1 H2 lc 011101B ;; 2 H1, H P1, #11101110B ;; 001110B ;; 3 H2, C     ;; End of CL3 ;; 000010B ;; 2 H3, C     ;; Start c     ;; End of</pre>	W 13, OSG, RG hi 3 H1, RG low CL3 high conversion CL3 Low DSG conversion conversion	<b>jh</b>	
ACZ MOV LOOP_HOT_STATE_U CLF MOV : NOE ANI MOV : SET NOE CLF MOV NOE SET SET SET DJN	ALL Vt_Read V C_R_2, Upl: R H2 Fl, #000 Pl, #010 FB CONV Pl, #010 FB CONV Pl, #000 CONV FB CONV FB CONV FB CONV FB CONV FB CONV FB H1 FZ C_R_2, I FB H1 FZ C_R_2, I FB H1 FZ C_R_2, FI FI FI	<pre>#0x10     ;; 1 H2 ld 011101B ;; 2 H1, H P1, #11101110B ;; 3 H2, C     ;; End of CL3 ;; End of CL3 ;; Start c     ;; Start c     ;; End of Loop_Hor_Stare_Up1     ;; 1 H2 ld</pre>	W H3, OSG, RG hi 3 H1, RG low L3 high conversion CL3 Low DSG conversion conversion ;; H1 High		
ACZ MOV Doop_Hor_Stare_U CLF MOV ; NOE ANI MOV ; SET NOE CLF MOV NOF SET SET DJN 000p_Hor_Stare_U CLR MOV	ALL Vt_Read V C_R_2, Upl: R H2 V P1, #000 P1, #010 P1, #010 P1, #010 P1, #000 P1, #0	<pre>#0x10     ;; 1 H2 ld 011101B ;; 2 H1, H P1, #11101110B ;; 3 H2, C     ;; End of CL3 ;; End of CL3 ;; Start c     ;; Start c     ;; End of Loop_Hor_Stare_Up1</pre>	W H3, OSG, RG hi 3 H1, RG low L3 high conversion CL3 Low DSG conversion conversion ;; H1 High		
ACZ MOV MOV MOV MOV LOOP_HOT_STATE_U MOV NOP SET SET DJN CLP NOP SET SET SET JJN CLP NOP SET SET SET NOP NOP NOP SET SET NOP NOP NOP NOP NOP NOP NOP NOP NOP NOP	ALL Vt_Read V C_R_2, Upl: R H2 V P1, #000 P1, #010 P1, #010 P1, #000 P1, #000 CONV P1, #000 CONV P1, #000 P1, #	<pre>#0x10     ;; 1 H2 lc 011101B ;; 2 H1, H P1, #11101110B ;; 3 H2, C     ;; End of CL3 ;; End of CL3 ;; Start c     ;; Start c     ;; End of Loop_Hor_Stare_Up1     ;; 1 H2 lc 011101B ;; 2 H1, H</pre>	W 13, OSG, RG hi 3 H1, RG low CL3 high conversion CL3 Low DSG conversion conversion ;; H1 High W 13, OSG, RG high		
ACZ MOV MOV CLF MOV NOF ANI NOF CLF MOV NOF SET SET DJN coop_Hor_Stare_U CLR MOV SET SET ANI	ALL Vt_Read V C_R_2, Upl: ALL Vt_Read V C_R_2, Upl: Pl, #000 Pl, #010 Pl, #010 Pl, #010 Pl, #010 Pl, #000 CONV Pl, #000 CONV Pl, #000 CONV Pl, #000 CONV Pl, #000 Pl,	<pre>#0x10     ;; 1 H2 lc 011101B ;; 2 H1, H P1, #11101110B ;; 001110B ;; 3 H2, C     ;; End of CL3 ;; End of CL3 ;; Start c     ;; Start c     ;; I H2 lc 011101B ;; 2 H1, H P1, #11101110B ;;</pre>	W H3, OSG, RG hi 3 H1, RG low L3 high conversion CL3 Low DSG conversion conversion ;; H1 High H1 High H3, OSG, RG hig 3 H1, RG low		
ACZ MOV MOV CLF MOV NOF ANI MOV SET NOF CLF MOV NOF SET DJN coop_Hor_Stare_U CLR NOF SET JJN coop_Hor_Stare_U CLR MOV SET SET	ALL       Vt_Read         V       C_R_2,         Upl:	<pre>#0x10     ;; 1 H2 ld 011101B ;; 2 H1, F P1, #11101110B ;; 3 H2, C     ;; End of CL3 ;; End of CL3 ;; Start c     ;; End of Loop_Hor_Stare_Up1     ;; 1 H2 lc 011101B ;; 2 H1, H P1, #11101110B ;; 001110B ;; 3 H2, C</pre>	W H3, OSG, RG hi 3 H1, RG low L3 high conversion CL3 Low DSG conversion conversion ;; H1 High H1 High H3, OSG, RG hig 3 H1, RG low		
ACZ MOV LOOOP_HOT_STATE_U CLF MOV ; NOF ANI NOF CLF NOF CLF NOF SET DJN coop_Hor_Stare_U ; NOF ANI ; SET MOV ; SET NOF	ALL       Vt_Read         V       C_R_2,         Upl:	<pre>#0x10</pre>	W H3, OSG, RG hid 3 H1, RG low L3 high conversion CL3 Low DSG conversion conversion ;; H1 High H3, OSG, RG hid 3 H1, RG low L3 high conversion		
ACZ MOV Looop_Hor_Stare_U CLF MOV NOE ANI MOV SET SET DJN coop_Hor_Stare_U CLR MOV SET SET JJN coop_Hor_Stare_U ; NOP ANL MOV ; SET NOP CLR	ALL       Vt_Read         V       C_R_2,         Upl:       1         R       H2         V       P1, #000         P1, #010       1         P1, #010       1         P1, #010       1         P1, #010       1         P1       #000         P1 </td <td><pre>#0x10     ;; 1 H2 ld 011101B ;; 2 H1, H P1, #11101110B ;; 3 H2, C     ;; End of CL3 ;; End of CL3 ;; Start c     ;; Start c     ;; End of Loop_Hor_Stare_Up1     ;; 1 H2 lc 011101B ;; 2 H1, H P1, #11101110B ;; 3 H2, C     ;; End of     ;; CL3 Lo</pre></td> <td>W H3, OSG, RG hid 3 H1, RG low L3 high conversion CL3 Low SG conversion conversion ;; H1 High W H1, RG low L3 high conversion W</td> <td></td> <td></td>	<pre>#0x10     ;; 1 H2 ld 011101B ;; 2 H1, H P1, #11101110B ;; 3 H2, C     ;; End of CL3 ;; End of CL3 ;; Start c     ;; Start c     ;; End of Loop_Hor_Stare_Up1     ;; 1 H2 lc 011101B ;; 2 H1, H P1, #11101110B ;; 3 H2, C     ;; End of     ;; CL3 Lo</pre>	W H3, OSG, RG hid 3 H1, RG low L3 high conversion CL3 Low SG conversion conversion ;; H1 High W H1, RG low L3 high conversion W		
ACZ MOV Looop_Hor_Stare_U CLF MOV ; NOE CLF MOV ; SET SET DJN coop_Hor_Stare_U ; NOP ; NOP ; SET MOV ; NOP HOR_STARE_U CLR MOV ; NOP ANL MOV ; SET NOP CLR MOV ; NOP	ALL       Vt_Read         V       C_R_2,         Upl:       1         R       H2         V       P1, #000         P1, #010	<pre>#0x10</pre>	W H3, OSG, RG hid 3 H1, RG low L3 high conversion CL3 Low SG conversion conversion ;; H1 High W H1, RG low L3 high conversion W		
ACZ MOV Looop_Hor_Stare_U CLF MOV ANI MOV SET SET DJN coop_Hor_Stare_U CLR MOV SET SET JJN coop_Hor_Stare_U ; NOP ANL MOV ; SET NOP CLR	ALL       Vt_Read         V       C_R_2,         Upl:       12         V       P1, #000         V       P1, #010         V       P1, #010         V       P1, #010         V       P1, #010         V       P1, #000	<pre>#0x10     ;; 1 H2 ld 011101B ;; 2 H1, H P1, #11101110B ;; 3 H2, C 001110B ;; 3 H2, C ;; End of CL3 ;; End of CL3 ;; Start c ;; End of Loop_Hor_Stare_Up1     ;; 1 H2 lc 011101B ;; 2 H1, H P1, #11101110B ;; 001110B ;; 3 H2, C ;; End of ;; CL3 Lo 000010B ;; 2 H3, C</pre>	W H3, OSG, RG hid 3 H1, RG low L3 high conversion CL3 Low DSG conversion conversion ;; H1 High W H3, OSG, RG hid 3 H1, RG low L3 high conversion WSG		
ACZ MOV Looop_Hor_Stare_U CLF MOV ; NOF SET SET DJN coop_Hor_Stare_U ; NOP ; NOP	ALL Vt_Read V C_R_2, Upl: H2 P1, #000 P1, #010 P1, #010 P1, #000 CONV P1, #000 CONV P1, #000 P1, #000 P1, #010 P1, #000 P1, #000 P	<pre>#0x10</pre>	W H3, OSG, RG hid 3 H1, RG low L3 high conversion CL3 Low DSG conversion conversion ;; H1 High W H3, OSG, RG hid 3 H1, RG low L3 high conversion WSG		

.:

I

	SETB	Hl	;; Hl High		
	DJNZ	C_R_2, Loop_Ho	or_Stare_Up2	α <sup>™</sup>	
Teen	Hor Store Un3:				
Toob <sup>-</sup>	Hor_Stare_Up3:				
	CLR	H2	;; 1 H2 low		
	MOV	P1, #00011101E	3 ;; 2 H1, H3, OSG, RG high	h	
;;	NOP				
	ANL		B ;; 3 H1, RG low		
•	MOV	-	3 ;; 3 H2, CL3 high		
;;	SETB NOP	CONV	;; End of conversion		
	CLR	CL3	;; CL3 Low		
	MOV		;; 2 H3, OSG		
	NOP		•		
	CLR	CONV	;; Start conversion	1	·
	NOP				
:	SETB	CONV	;; End of conversion		
	SETB	H1 C P 2 Loop Ho	;; Hl High		
	DJNZ	C_R_2, Loop_Ho	T_State_ops		
LOOD H	Hor Stare Up4:				-
_ <b>·</b>	_ · · · · · ·				
	CLR	H2 ·	;; 1 H2 low		
	MOV	P1, #00011101B	;; 2 H1, H3, OSG, RG high	ι .	
;;	NOP	51 #11101110			
	ANL MOV		B ;; 3 H1, RG low ;; 3 H2, CL3 high		
	SETB	CONV	;; End of conversion		
	NOP				
•	CLR	CL3	;; CL3 Low	· · · · ·	
	MOV	P1, #00000010B	;; 2 H3, OSG	•••••	• • •
	NOP CLR	CONV	;; Start conversion		• .
	NOP	CONV	,, Brait Conversion		
	SETB	CONV	;; End of conversion		
	SETB	Hl	;; Hl High		
	DJNZ	C_R_2, Loop_Hor	_Stare_Up4		
Loop H	or_Stare_Up5:			1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec. 1. Sec	
1005-11	cr_ocarc_opo.		· .	•	
	CLR	H2	;; 1 H2 low		
	MOV	P1, #00011101B	;; 2 H1, H3, OSG, RG high		
<b>ii</b> .	NOP		· • • • • •		
	ANL		;; 3 H1, RG low		
• •	MOV SETB	CONV	;; 3 H2, CL3 high ;; End of conversion		
;;	NOP	00111	// Mid of conversion		
	CLR	CL3	;; CL3 Low		
	MOV	P1, #00000010B	;; 2 H3, OSG		
	NOP				
	CLR	CONV	;; Start conversion		-
	NOP SETB	CONV	;; End of conversion	•	
	SETB	HI	;; H1 High		
	DJNZ	CR2, Loop Hor			-
	•				
roob_Ho	or_Stare_Up6:				Star Press
	CIP	H2	1 H2 Jor		
	CLR MOV		;; 1 H2 low ;; 2 H1, H3, OSG, RG high		
;;	NOP		// 2 ml/ mo, obs, ks migh		
	ANL	P1, #111	01110B ;; 3 H1, RG low		
	MOV	P1, #01001110B	;; 3 H2, CL3 high		
;;	SETB	CONV	;; End of conversion		
	NOP	<b>AT 3</b>			
	CLR MOV	CL3 P1, #00000010B	;; CL3 Low		
	NOP	TT' ACCOUNTOD	,, 2 mJ 000		
	CLR	CONV	;; Start conversion		
	NOP				
	SETB	CONV	;; End of conversion		

.

E

æ

÷

Ľ

20

.

-

		·
• . •		
	SETB DJNZ	H1 ;; H1 High C_R_2, Loop_Hor_Stare_Up6 *
Loop_Hor_	_Stare_Up7:	
	CLR	H2 ;; 1 H2 low
	MOV	P1, #00011101B ;; 2 H1, H3, OSG, RG high
;;	NOP	
	ANL	P1, #11101110B ;; 3 H1, RG low
	MOV	P1, #01001110B ;; 3 H2, CL3 high CONV ;; End of conversion
;;	SETB NOP	CONV ;; End of conversion
	CLR	CL3 ;; CL3 Low
	MOV	P1, #00000010B ;; 2 H3, OSG
	NOP	
	CLR	CONV ;; Start conversion
	NOP SETB	CONV ;; End of conversion
	SETB	H1 ;; H1 High
	DJNZ	C R 2, Loop Hor Stare Up7
Loop_Hor_	Stare_Up8:	
	CLR	H2 ;; 1 H2 low
	MOV	P1, #00011101B ;; 2 H1, H3, OSG, RG high
;;	NOP	
	ANL	P1, #11101110B ;; 3 H1, RG low
	Mov Setb	P1, #01001110B ;; 3 H2, CL3 high CONV ;; End of conversion
;;	NOP	
	CLR	CL3 ;; CL3 Low
	MOV	P1, #00000010B ;; 2 H3, OSG
	NOP CLR	CONV ;; Start conversion
	NOP	
	SETB	CONV ;; End of conversion
	SETB	H1 ;; H1 High
	DJNZ	C_R_2, Loop_Hor_Stare_Up8
Loop_Hor_3	Stare_Up9:	
	CLR	H2 ;; 1 H2 low
	MOV	P1, #00011101B ;; 2 H1, H3, OSG, RG high
;;	NOP	
	ANL MOV	Pl, #11101110B ;; 3 Hl, RG low Pl, #01001110B ;; 3 H2, CL3 high
;;	SETB	CONV ;; End of conversion
	NOP	
	CLR MOV	CL3 ;; CL3 Low P1, #00000010B ;; 2 H3, OSG
	NOP	E1, #00000105 // 2 NJ, 05G
	CLR	CONV ;; Start conversion
	NOP	
	SETB SETB	CONV ;; End of conversion H1 ;; H1 High
	DJNZ	Hl ;; Hl High C_R_2, Loop_Hor_Stare_Up9
	DJNZ	C_Ln_2, suite1 suite2 ;; Redo another line, for 255 lines
	AJMP	suite2 ;; Redo another line, for 255 lines
suitel:		
	2 70	Trank Okana Ta
	AJMP	Vert_Stare_Up
suite2:		
	DJNZ DFT	C_In_1, suite1 ;; times 8 = 2048 lines
	RET	;; return from subroutine
··Dondout	The s	

مرد: 

;;Readout\_Up: ;;

;; Sets the number of lines to be read MOV C\_Ln\_1, #0x08 ;; MOV C\_Ln\_2, #0x00 77 ;; ;;Vert\_Stare\_Up: ;; vt\_Read ;; Vertical transfert C\_R 1, #0x09 ;; Number of pixels reset ;; ACALL MOV ;; C\_R\_2, #0x10 MOV ;; ;; ;;Loop\_Hor\_Stare\_Up: ;; ;; CLR H2 ;; 1 H2 low P1, #00011101B ;; 2 H1, H3, OSG, RG high MOV ;; P1, #11101110B ;; 3 H1, RG low P1, #01001110B ;; 3 H2, CL3 high ANL ;; MOV ;; NOP 1111 ;; ;; End of conversion CONV SETB 77 CLR CL3 ;; CL3 Low 77 P1, #00000010B ;; 2 H3, OSG MOV ;; CONV CLR ;; Start conversion ;; SETB H1 ;; H1 High ;; 27 ;;Start\_Loop\_Hor\_Stare\_Up: ;; ;; DJNZ C\_R\_2, Loop\_Hor\_Stare\_Up C\_R\_1, Loop\_Hor\_Stare\_Up DJNZ ;; ;; ;;Start\_Loop\_Vert\_Stare\_Up: ;; DJNZ C\_Ln\_2, Vert\_Stare\_Up ;; ;; Redo another line, ;; for 255 lines DJNZ C\_Ln\_1, Vert\_Stare\_Up ;; ;; times 8 = 2048 lines :: ;; RET ;; return from subroutine ;; ;; ;; ;; 11 ;; NREADOUT\_UP chip full readout using the upper amplifier This sequence is the same as NREADOUT UP but with less noise ;; :: Notice that : 0x0800 = 08 \* 256 = 2048 Number of lines 0x0810 = 08 \* 256 + 16 = 2064 pixels per line ;; ;; ;; ;; This function transfer the lines and read all the pixels of each lines. ;; ;; ;; Data in parameters : ;; ;; none `-. ;; Data out parameters : ;; none ;; ;; ;; Registers used : Α : ;; R0 : R1 : ;; R2 ;; R3 ;; R4 ;; R5 ;; : R6 :; : R7 : ;; ;; ;;

Nreadout\_Up:

.

100

E.

\*

ै≣

	MOV MOV	C_Ln_1, #0x08 C_Ln_2, #0x00	;; Sets the number of lin	es to be read <sup>3</sup>	2
vert_Stare	e_Up:				
	MOV	C R 1, #0x09	;; Number of pixels reset	1	
	MOV	$C_R_2, #0x10$	,, Manuel 02 p2:020 2000		
vert Scan	Up:			· ·	
	-			·	•
	ACALL	Vt_Read	;; Vertical transfert		
loop_Hor_S	Stare_Up:				
	CLR	H2	;; 1 H2 low		
	NOP MOV	D1 #00011101B	;; 2 H1, H3, OSG, RG high		
	MOV		;; 3 H1, RG low		
	MOV		;; 3 H2, CL3 high		
	NOP				
	NOP CLR	CL3	;; CL3 Low		
	MOV	P1, #00000010B			
	NOP	·	-		
	NOP	Contra Lori Noiso	. Conversion with law p		
	ACALL SETB	H1	;; Conversion with low no ;; Hl High	DISE	
tart_Loop	_Hor_Stare_U	p:	· · ·		•
	DJNZ	C R 2, Nloop Ho	r Stare Up		
	DJNZ	C_R_1, Nloop_Ho			
tart Loop	Vert Stare	Up:			
tart_Loop	_Vert_Stare_	•••	tana Ma		
tart_Loop	_Vert_Stare_ DJNZ	C_Ln_2, Nvert_S	;; Redo another line,	for 255 lines	
tart_Loop		•••	;; Redo another line, tare_Up		
tart_Loop	DJNZ DJNZ	C_Ln_2, Nvert_S	;; Redo another line, tare_Up ;; times 8 = 2048 line		
tart_Loop	DJNZ	C_Ln_2, Nvert_S	;; Redo another line, tare_Up		
tart_Loop	DJNZ DJNZ	C_Ln_2, Nvert_S	;; Redo another line, tare_Up ;; times 8 = 2048 line		
tart_Loop	DJNZ DJNZ	C_Ln_2, Nvert_S	;; Redo another line, tare_Up ;; times 8 = 2048 line		
tart_Loop	DJNZ DJNZ	C_Ln_2, Nvert_S	;; Redo another line, tare_Up ;; times 8 = 2048 line		
	DJNZ DJNZ RET	C_Ln_2, Nvert_S C_Ln_1, Nvert_S	;; Redo another line, tare_Up ;; times 8 = 2048 line		
Conv_Low	DJNZ DJNZ RET Noise funct:	C_Ln_2, Nvert_S C_Ln_1, Nvert_S	<pre>;; Redo another line, tare_Up ;; times 8 = 2048 line ;; return from subroutine a starting conversion</pre>		
Conv_Low	DJNZ DJNZ RET Noise funct:	C_Ln_2, Nvert_S C_Ln_1, Nvert_S 	<pre>;; Redo another line, tare_Up ;; times 8 = 2048 line ;; return from subroutine a starting conversion</pre>		
Conv_Low	DJNZ DJNZ RET Noise funct: ait to make	C_Ln_2, Nvert_S C_Ln_1, Nvert_S 	<pre>;; Redo another line, tare_Up ;; times 8 = 2048 line ;; return from subroutine a starting conversion</pre>		
Conv_Low	DJNZ DJNZ RET Noise funct: ait to make	C_Ln_2, Nvert_S C_Ln_1, Nvert_S ion which execute the minimum noise parameters :	<pre>;; Redo another line, tare_Up ;; times 8 = 2048 line ;; return from subroutine a starting conversion</pre>		
Conv_Low	DJNZ DJNZ RET Noise funct: ait to make Data in	C_Ln_2, Nvert_S C_Ln_1, Nvert_S ion which execute the minimum noise parameters :	;; Redo another line, tare_Up ;; times 8 = 2048 line ;; return from subroutine a starting conversion a spossible		
Conv_Low	DJNZ DJNZ RET Noise funct: ait to make Data in	C_Ln_2, Nvert_S C_Ln_1, Nvert_S ion which execute the minimum noise parameters :	<pre>;; Redo another line, tare_Up ;; times 8 = 2048 line ;; return from subroutine a starting conversion e as possible one</pre>		· · · · · · · · · · · · · · · · · · ·
Conv_Low_ and w	DJNZ DJNZ RET Noise funct: ait to make Data in Data out	C_Ln_2, Nvert_S C_Ln_1, Nvert_S ion which execute the minimum noise parameters :	;; Redo another line, tare_Up ;; times 8 = 2048 line ;; return from subroutine a starting conversion a spossible		
Conv_Low_ and w	DJNZ DJNZ RET Noise funct: ait to make Data in	C_Ln_2, Nvert_S C_Ln_1, Nvert_S ion which execute the minimum noise parameters : parameters : no : A :	<pre>;; Redo another line, tare_Up ;; times 8 = 2048 line ;; return from subroutine a starting conversion e as possible one</pre>		
Conv_Low_ and w	DJNZ DJNZ RET Noise funct: ait to make Data in Data out	C_Ln_2, Nvert_S C_Ln_1, Nvert_S ion which execute the minimum noise parameters : parameters : no : A : R0 :	<pre>;; Redo another line, tare_Up ;; times 8 = 2048 line ;; return from subroutine a starting conversion e as possible one</pre>		· · · · · · · · · · · · · · · · · · ·
Conv_Low_ and w	DJNZ DJNZ RET Noise funct: ait to make Data in Data out	C_Ln_2, Nvert_S C_Ln_1, Nvert_S ion which execute the minimum noise parameters : no parameters : no : A : R0 : R1 :	<pre>;; Redo another line, tare_Up ;; times 8 = 2048 line ;; return from subroutine a starting conversion e as possible one</pre>		· · ·
Conv_Low_ and w	DJNZ DJNZ RET Noise funct: ait to make Data in Data out	C_Ln_2, Nvert_S C_Ln_1, Nvert_S ion which execute the minimum noise parameters : parameters : no : A : R0 :	<pre>;; Redo another line, tare_Up ;; times 8 = 2048 line ;; return from subroutine a starting conversion e as possible one</pre>		•
Conv_Low_ and w	DJNZ DJNZ RET Noise funct: ait to make Data in Data out	C_Ln_2, Nvert_S C_Ln_1, Nvert_S C_Ln_1, Nvert_S ion which execute the minimum noise parameters : parameters : no : A : R0 : R1 : R2 : R3 : R4 :	<pre>;; Redo another line, tare_Up ;; times 8 = 2048 line ;; return from subroutine a starting conversion e as possible one</pre>		
Conv_Low_ and w	DJNZ DJNZ RET Noise funct: ait to make Data in Data out	C_Ln_2, Nvert_S C_Ln_1, Nvert_S C_Ln_1, Nvert_S ion which execute the minimum noise parameters : parameters : no : A : R0 : R1 : R2 : R3 : R4 : R5 :	<pre>;; Redo another line, tare_Up ;; times 8 = 2048 line ;; return from subroutine a starting conversion e as possible one</pre>		
Conv_Low_ and w	DJNZ DJNZ RET Noise funct: ait to make Data in Data out	C_Ln_2, Nvert_S C_Ln_1, Nvert_S C_Ln_1, Nvert_S ion which execute the minimum noise parameters : parameters : no : A : R0 : R1 : R2 : R3 : R4 : R5 : R6 :	<pre>;; Redo another line, tare_Up ;; times 8 = 2048 line ;; return from subroutine a starting conversion e as possible one</pre>		· · · · ·
Conv_Low_ and w	DJNZ DJNZ RET Noise funct: ait to make Data in Data out	C_Ln_2, Nvert_S C_Ln_1, Nvert_S C_Ln_1, Nvert_S ion which execute the minimum noise parameters : parameters : no : A : R0 : R1 : R2 : R3 : R4 : R5 :	<pre>;; Redo another line, tare_Up ;; times 8 = 2048 line ;; return from subroutine a starting conversion e as possible one</pre>		
Conv_Low_ and w	DJNZ DJNZ RET Noise funct: ait to make Data in Data out	C_Ln_2, Nvert_S C_Ln_1, Nvert_S C_Ln_1, Nvert_S ion which execute the minimum noise parameters : parameters : no : A : R0 : R1 : R2 : R3 : R4 : R5 : R6 :	<pre>;; Redo another line, tare_Up ;; times 8 = 2048 line ;; return from subroutine a starting conversion e as possible one</pre>		
Conv_Low_ and w	DJNZ DJNZ RET Noise funct: ait to make Data in Data out	C_Ln_2, Nvert_S C_Ln_1, Nvert_S C_Ln_1, Nvert_S ion which execute the minimum noise parameters : parameters : no : A : R0 : R1 : R2 : R3 : R4 : R5 : R6 :	<pre>;; Redo another line, tare_Up ;; times 8 = 2048 line ;; return from subroutine a starting conversion e as possible one</pre>		
Conv_Low_ and w	DJNZ DJNZ RET Noise funct: ait to make Data in Data out isters used	C_Ln_2, Nvert_S C_Ln_1, Nvert_S C_Ln_1, Nvert_S ion which execute the minimum noise parameters : parameters : no : A : R0 : R1 : R2 : R3 : R4 : R5 : R6 :	<pre>;; Redo another line, tare_Up ;; times 8 = 2048 line ;; return from subroutine a starting conversion e as possible one</pre>		

ł

Ĭ

۰.

ACALL SETB RET

;

Temp\_Less\_Noise ;; Temporisation for less noise sequence CONV ;; End of conversion \* Ē

E

-

;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;							
;;	VT_ERASE function wh	ich execute	e ar	n vertical (	transf	er	
;;	_						
)) )) ))	During readout us transfered in th	sing the up e 2->1->3->	per 2->	amplifier, 1->ATGU dir	the c	charges are n.	
;;	ATGL = 0.						•
;; ;;							
;;	Data in	parameters	:				
;;		-		none			
;;							
<i>;;</i>	Data out	parameters	:				
;; ;;				none			
;;	Registers used	: A	:				
;;		RO					
;;		R1	:				
;;		R2					
;;		R3					
;; ;;		R4 R5					
;;		R6					
: ;		R7					
;; ;;							
Vt_	Erase: SETB ACALL SETB ACALL GD	Al Vide_Hor A3 Vide_Hor			;;	Al High Al & A3 High	
	CLR ACALL	A1 Vide Hor			;;	A3 High	
	SETB	A2			;;	A2 & A3 High	
	ACALL CLR	Vide_Hor A3					•
	ACALL	Vide_Hor				A2 High	
	CLR RET	A2			;;	Every body Low	
						* •	
							•
							•••
;-							
; \ ;	T_READ function which	h execute a	n v	ertical tra	nsfer	-  -	
;;;;;;;	During reado transfered in the ATGL = 0.					the charges are	
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	Data in 1	parameters	:	none			
; ; ;	Data out p	parameters :	:	none			•
; ;	Registers used ,	: A :	:				

R0 : ;; ;; R1 : R2 : R3 : ;; R4 : R5. : ;; : R6 ;; **R7** : ;; ;; ;;

Vt\_Read:

;;

;;

;;

;;

;;

;;

;; ;; 11

SETB	CL1	;; Clamp High
SETB	A1	;; Al High
ACALL	Vt_Tempo	
SETB	A3	;; Al & A3 High
ACALL	Vt_Tempo	
CLR	Al	;; A3 High
ACALL	Vt_Tempo	
SETB	A2	;; A2 & A3 High
ACALL	Vt_Tempo	
CLR	A3	;; A2 High
ACALL	Vt_Tempo	
CLR	A2	;; Every body Low
CLR	CL1	;; Clamp Low
RET		

11 ;; ;; EXPOSURE\_AB exposure with the anti\_blooming mode ;; ;; This function does periodic A1 and A2 inversions while ;; checking the end flag exposure. Line inversion frequency = 300 Hz, C\_ID = 2300 = 0x08FC 77 ;; ;; ;; Data in parameters : ;; none ;; ;; Data out parameters : ;; none ;; ;; A : R0 : R1 : Registers used : ;; ;; ;; R2 :

R3 :

R4 :

R5 :

R6 :

R7 :

Exposure\_Ab:

ACALL ;; Vertical line inversion Vli C\_Id\_1,#0x09 MOV MOV C\_Id\_2,#0xFC

Delay\_Stare\_1:

DJNZ	C_Id
DJNZ	, c_1d

d\_2, Delay\_stare\_1 d\_1, Delay\_stare\_1

JNB

RECV, Exposure\_Ab ;; continue

End Expo:

; AJMP Stare_U AJMP Low_noi	• • • •
--------------------------------	---------

;; 11 ;; ;; Vli vertical line inversion ;; ;; This function does periodic A1 and A2 for the ;; anti blooming mode. ;; ;; ;; Data in parameters : ;; none ;; ;; Data out parameters : ;; ;; none ;; ;; Registers used : Α : R0 : ;; R1 : ;; R2 : ;; RЗ : ;; : R4 ;; ·R5 ;; R6 ; ;; R7 : ;; ;; ;; Vli: C, A1 ;; Set carry bit if P3.0 == 1 P3, #00000011B ;; A1 and A2 set high Vt\_Tempo ;; Waiting routine R7 = 0x30 MOV C, A1 ORL ACALL MOV A2, Ĉ ;; A2 is set to A1 former's value. ;; Carry bit complement
;; A1 is inverted CPL С MOV A1,C RET ;; return from subroutine ;; ;; ;; ;; Temp\_Less\_Noise tempo. to noiseless readout conversion ;; ;; This function use the tempo function with R7 = 9;; to wait a readout pixels time of 5 us. ;; ;; ;; ;; Data in parameters : none ;; ;; ;; Data out parameters : none ;; ;; ;; Registers used : A : R0 : ;; R1 : R2 : ;; ;;

<u>....</u>

=

=

22

22

12

È.

-

R3 : R4 : R5 : R6 : R7 : Tempo counter ;; ;; ;; ;; ;; ;; ;;

Temp\_Less\_Noise: ;; Delay during vertical transfert

;; ;;

;;

;; ;; ;;

;;

AJMP	R7, #0x03 Tempol	;; Loops	three	times	then	exit
HOLLE	- rempor	11 10000	0112.00	<b>V</b>	<b>W1W1</b>	01120

Bo 22945

-

3.....

E

1

;; VT\_TEMPO temposisation for the vertical transfer ;;

This function use the tempo function with R7 = 30 without reading the pixels.

;; ;; ;;	Data	in	paramet	ers	:	non	e	۰.:	
37 77 77	Data	out	paramet	ers	:	none	e		
;; ;; ;; ;;	Registers us	ed	:	A RO R1	:				:
;; ;; ;; ;;		•••		R2 R3 R4	: :				
// // //				R5 R6	:	Tempo	counter		;
77					•	10140		• • •	

	MOV AJMP	R7, #0x30 Tempol		Loops	three	times	then	exit
<u>;;</u> _						······		_
;; ;;	TEMPO general tempor:	isation for	the s	equence	r			
;;					-			
;;	This funct:	ion use the	tempo	functi	on wit	h R7 =	FF.	
;;								
;;	Data is							
;; ;;	· Data III	parameters		one				
;;								
;;	Data out	parameters	:					
;;				one		•		**
;;		_						
;;	Registers used	: A R0	:					
;;		RU R1	-					
;; ;;		R2	-					
;;		R3						

, 77		. R4 :		
;;		R5 : R6 :		7
;;		R7 : Tempo counter		
;; ;;				_
<pre>?empo: ; Delay d</pre>	uring verti	cal transfert		
empol:	MOV	R7, #0xFF		
and or .	DJNZ RET	R7, Tempol ;; Loops thre	e times the	en exit
; return :	from subrout	line		
	·			
;		· · · ·		. '
;;				•
; LONG_TEN ;	(PO1 general	temporisation for the sequencer		
;	This func	tion use the tempo function with	R7 = FF.	· · · · ·
; ;				
;	Data in	parameters : none		
	Data ou	t parameters :		
		none		
	isters used			· · · · ·
		R0 : R1 :		
		R2 : R3 :		
		R4 :		
•		R5 : R6 :		
		R7 : Tempo counter		
				•
Morra 1				
ng_Tempol: Delay dui	: ing vertica	l transfert		
	MOV	R6, #0x0A		17 M K
ng Tempo2:				•
		l transfert		
	ACALL	Tempo		• • • • •
	DJNZ RET	R6, Long_Tempo2 ;; Loops three	times then	exit
return fr	om subrouti	ne		
				•
				•
		• .		
ERROR gen	eral functi	on wich treat the errors		
		ion must return $A = 0$ to indicate ssion or command.	an error	
		ion is in comments because it tak	e some plac	20

.

ł

÷

-

.

÷ 15

ł

i

and it is not useful in the real application. ;; We can validate it to debug temporarely. ;; ;; ;; Data in parameters : ;; none ;; ;; Data out parameters : ;; none ;; ;; A : Transmission Return code Registers used : ;; R0 : ;; R1 : ;; R2 : Data received is also 0 ;; R3 : ;; R4 : ;; R5 : ;; R6 : ;; R7 : ;; ;;

Error:

77 77 77

;;

;;

;;

;;

;;

;;;

;;

;; ;; ;;

;;

;;

;;

;;

;;

;;

;; ;;

;;

;;

;;

;;

;;

;; ;;

;;	XRL	Pl, #10000000B ;; D Set Pl.7 Indicate an Error
;;	ACALL	TEMPO ;; D Wait for the visualisation
;;	XRL	P1, #10000000B ;; D Reset P1.7 after the error
	CLR	A ;; Data receive is 00
	MOV	R2, A ;; Sets R2 to 0 initialisation
	RET	;;

;; COMM communication routine with the PC ;;

;; Function which receive commands to the host and permits to
;; run the appropriate routine after a correct reception
;; This function must be followed by the Wait\_Zero function.

Communication between the PC and the sequencer is made in Pulse Width Modulated mode ( PWM ). Is it a single wire communication protocol. Bits are transmitted in a three step process. First communication bit is set, second it is either set or cleared, depending on whether the bit is high or low, and finally, the communication bit is cleared. in order to decode the bit, the program counts the time when the communication is high and compares it to the time it is low. If the first is larger than the second, then the bit is a 1, otherwise it is a zero. Bits are rotated right in a storage register, which after 8 bits contains the transmitted byte. It is stored in Acc before returning.



There is a stop bit which is used to end the communication. In case of transmission error or timeout, the function jump to the ZRROR function that wait data goes low and return with the falag A = 0 and data received R2 = 0.

-

12:27

......

Data in parameters : ;; none ;; ;; Data out parameters : ;; none ( Return after the ;; reception of a data or ;; time\_out on single level ;; ;; Register A : Data received ;; or 0 if error ;; ;; A : Counter of high data level Registers used : ;; R0 : Counter of low level ;; R1 : Counter of bits received ;; R2 : Byte received ;; R3 : 17 R4 : ;; R5 : ;; R6 : ;; R7 : ;; ;; ;; Comm: ;; Waiting for communication start P1, #00000010B ;; D Indicate waiting start XRL ;; ;; Sets R1 to 8 ( bit counter ) R1, #0x08 MOV ;; in case of error Wait Comm: ;; Wait comm start JNB RECV, Wait\_Comm ;; --> While Recv equals zero, wait ;; byte P1, #00000010B ;; D Indicate start reception XRL 11 Start Comm: ;; Bits are coming ! ;; Clear acc. counter high level ;; Clear R0 counter low level CLR MOV R0, A Bit High: ;; Recv is now high DJNZ OEOH, Bit\_Highl ;; --> Acc -1, test data if != 0 AJMP Error ;; --> Time out high level Bit High1: AJMP Bit High ;; D Test the high level timeout :: RECV, Bit\_High ;; --> Carry is high JB Bit Low: ;; Carry just turned low DJNZ R0, Bit\_Low1 ;; --> R0 -1, test data if != 0 AJMP Error ;; --> Time out low level Bit Low1: RECV, Bit\_Low ;; --> Carry is low JNB Calculate : ;; Carry now high, bit transfered XRL P1, #00000100B ;; D Indicate the end of a bit ;; CLR С ;; Clear Carry A, R0 SUBB ;; soustract both counts ;; R2 ( temp. reception byte ) into acc MOV A, R2 RRC Α ;; rotate right through carry R2, A MOV ;; Put back into R2 till next time R1, Start\_Comm ;; stop when 8 bits have been transfered DJNZ · · · .

Wait\_End\_Comm:
;; Because of stop bit, it is necessary to
;; Wait will Recv goes down
;; XRL P1, #00001000B ;; D Set P1.3 Indicate end comm routine
;; ACALL TEMPO ;; D Wait the visualisation
;; XRL P1, #00001000B ;; D Reset P1.3
;; AJMP Wait\_Zero ;; wait till Recv is still low
;; And return

and a state of the

Read and

----

, wete

;;	· · · · · · · · · · · · · · · · · · ·
;;	
;;	WAIT_ZERO function wich wait data reception goes low
;;	
;;	
;;	This function wait reception data goes low and wait
;;	a time and test another time the reception data.
;;	
;;	Data in parameters .
;;	Data in parameters : none
;; ;;	none
;;	Data out parameters :
;;	none
;;	
;;	Registers used : A :
;;	R0 :
;;	RL :
;;	R2 :
;;	R3 :
;;	R4 :
;;	R5 :
22	R6 :
77	R7 :
;;	
;;_	

Wait Zero:

;; Wait Code PC goes LOW

JBRECV, Wait\_Zero ;; --> Recv equals one, waitACALLTempoJBRECV, Wait\_Zero ;; --> Recv equals one, waitRET;; Recv really at 02