NAVAL POSTGRADUATE SCHOOL MONTEREY, CALIFORNIA



THESIS

ANALYSIS, SIMULATION, AND FABRICATION OF CURRENT MODE CONTROLLED DC-DC POWER CONVERTERS

by

Thomas P. Hekman

December 1999

Thesis Advisor: Co-Advisor: John G. Ciezki Robert W. Ashton

Approved for public release; distribution is unlimited.

20000306 032

	REPORT	DOCUMENTATION	PAGE	Form Approved
Publ	ic reporting burden for this collection	of information is estimated to average 1 hour p	er response including the time for res	VINB INO. 0/04-
gath colle Davi	ering and maintaining the data needed, ction of information, including sugges s Highway, Suite 1204, Arlington, VA	and completing and reviewing the collection of tions for reducing this burden, to Washington 1 .22202-4302, and to the Office of Management	f information. Send comments regar- Headquarters Services, Directorate for t and Budget, Paperwork Reduction I	ding this burden estimate or any other aspect of this r Information Operations and Reports, 1215 Jefferson Project (0704-0188) Washington DC 20503.
1.	AGENCY USE ONLY (Leave bl	ank) 2. REPORT DATE	3. REPORT TYPE AND	DATES COVERED
4	TITLE AND SUPTITIE	December 1999	N	laster's Thesis
4.	ANALYSIS, SIMUL MODE CONTROLL	ATION, AND FABRICAT ED DC-DC POWER CON	ION OF CURRENT VERTERS	5. FUNDING NUMBERS
6.	AUTHOR(S) Thomas P. Hekman			
7.	PERFORMING ORGANIZATI Naval Postgraduate S Monterey, CA 93943	on name(s) and address(es) chool 5000		8. PERFORMING ORGANIZATION REPORT NUMBER
9.	SPONSORING/MONITORING	AGENCY NAME(S) AND ADDRESS(E	S)	10. SPONSORING / MONITORING AGENCY REPORT NUMBER
120	The views expressed is position of the Depart	n this thesis are those of the ment of Defense or the U.S	e author and do not re . Government.	flect the official policy or
124.	Approved for public r	ITY STATEMENT elease; distribution is unlim	ited.	12b. DISTRIBUTION CODE
13. and cor cor mo a c Ad mo ava	Approved for public r ABSTRACT (maximum 200 wor A modular DC Zo weight over tradition abatant with DC ZEI werter modules havin de switch control apple urrent-mode controlled vanced Continuous S deled using MATLAB ilable laboratory equip	(ACS) (A) (A) (A) (A) (A) (A) (A) (A) (A) (A	ited. System (DC ZEDS) oution. In order to ea ncludes the design o bility. This thesis ex power converters. A ped. The system is m SL). System stabilit fabricated to impleme	12b. DISTRIBUTION CODE offers advantages in both cost quip the next class of surface f autonomous DC-DC power kamines the utility of current- state-space representation for nodeled dynamically using the y and frequency response is ent current-mode control using
13. anc cor mo a c Ad mo ava	Approved for public r ABSTRACT (maximum 200 word A modular DC Zo weight over tradition abatant with DC ZEI werter modules havin de switch control apple urrent-mode controlled vanced Continuous S deled using MATLAB ilable laboratory equip SUBJECT TERMS DC-to-DC Buck Conv	⁽⁵⁾ onal Electrical Distribution nal radial shipboard distrib OS, preparative research in g robust load sharing capa ied to high-voltage DC-DC l buck converter is develop imulation Language (ACS . A hardware controller is oment.	ited. System (DC ZEDS) oution. In order to ea ncludes the design o bility. This thesis ex power converters. A bed. The system is n SL). System stabilit fabricated to implement	12b. DISTRIBUTION CODE offers advantages in both cost quip the next class of surface f autonomous DC-DC power camines the utility of current- a state-space representation for nodeled dynamically using the y and frequency response is ent current-mode control using 15. NUMBER OF PAGES 104 16. PRICE CODE
13. anc cor cor mo a c Ad mo ava	Approved for public r ABSTRACT (maximum 200 wor A modular DC Zo l weight over tradition abatant with DC ZEI werter modules havin de switch control apple urrent-mode controlled vanced Continuous S deled using MATLAB ilable laboratory equip SUBJECT TERMS DC-to-DC Buck Conv SECURITY CLASSIFICATION	(ACS) (A) (b) (c) (c) (c) (c) (c) (c) (c) (c	ited. System (DC ZEDS) oution. In order to ea ncludes the design o bility. This thesis ex power converters. A bed. The system is m SL). System stabilit fabricated to implement (19. SECURITY CLASSIFIC.	12b. DISTRIBUTION CODE offers advantages in both cost quip the next class of surface f autonomous DC-DC power camines the utility of current- state-space representation for nodeled dynamically using the y and frequency response is ent current-mode control using 15. NUMBER OF PAGES 104 16. PRICE CODE ATION 20. LIMITATION OF
13. and cor cor mo a c Ad mo ava $14.$ $17.$	ABSTRACT (maximum 200 wor A modular DC Zo weight over tradition nbatant with DC ZEI werter modules havin de switch control appl urrent-mode controlled vanced Continuous S deled using MATLAB ilable laboratory equip subject terms DC-to-DC Buck Conv security CLASSIFICATION of REPORT	 (17) STATEMENT elease; distribution is unlimited as a construction is unlimited as a construction of this page (18) SECURITY CLASSIFICATION of THIS PAGE 	ited. System (DC ZEDS) pution. In order to each ncludes the design o bility. This thesis ex- power converters. A bed. The system is m SL). System stabilit fabricated to implement [19. SECURITY CLASSIFIC. OF ABSTRACT Lincheric ed	12b. DISTRIBUTION CODE offers advantages in both cost quip the next class of surface f autonomous DC-DC power kamines the utility of current- a state-space representation for nodeled dynamically using the y and frequency response is ent current-mode control using 15. NUMBER OF PAGES 104 16. PRICE CODE ATION 20. LIMITATION OF ABSTRACT VIT

.

Standard Form 298 (Rev. 2-89 Prescribed by ANSI Std. 239-18, 298-10

THIS PAGE INTENTIONALLY LEFT BLANK

,

.

Approved for public release; distribution is unlimited.

ANALYSIS, SIMULATION, AND FABRICATION OF CURRENT MODE CONTROLLED DC-DC POWER CONVERTERS

Thomas P. Hekman Lieutenant Commander, United States Navy B.A., Virginia Polytechnic Institute, 1986 M.S., Naval Postgraduate School, 1993

Submitted in partial fulfillment of the requirements for the degree of

MASTER OF SCIENCE IN ELECTRICAL ENGINEERING

from the

NAVAL POSTGRADUATE SCHOOL December 1999 Author: Thomas P. Hekman Approved by: John Ø. Ciezki, Thesis Advisor Robert W. Ashton, Second Reader Jeffrey **B**. Knorr, Chairman

Department of Electrical and Computer Engineering

THIS PAGE INTENTIONALLY LEFT BLANK

,

ABSTRACT

A modular DC Zonal Electrical Distribution System (DC ZEDS) offers advantages in both cost and weight over traditional radial shipboard distribution. In order to equip the next class of surface combatant with DC ZEDS, preparative research includes the design of autonomous DC-DC power converter modules having robust load sharing capability. This thesis examines the utility of current-mode switch control applied to high-voltage DC-DC power converters. A state-space representation for a current-mode controlled buck converter is developed. The system is modeled dynamically using the Advanced Continuous Simulation Language (ACSL). System stability and frequency response is modeled using MATLAB. A hardware controller is fabricated to implement current-mode control using available laboratory equipment.

TABLE OF CONTENTS

I.	PROJECT BACKGROUND	
A	A. MACHINERY REQUIREMENTS FOR THE 21 st CENIITRY NAVAL VESSEL	1
В	8. RADIAL AND ZONAL DISTRIBUTION	1
C	DC VERSUS AC DISTRIBUTION	۱۱ ۸
D	D. DC ZONAL DISTRIBUTION	•••••••
E	Power Electronic Building Block	
F	DC ZEDS AND PEBB RESEARCH AT NPS	·····0 7
G	Thesis Goals	/ م
H	I. CHAPTER OVERVIEW	····· 9 10
П.	BUCK CONVERTER	
Α	. Power Section	11
	1. Specifications	
	2. Critical Inductance	
	3. Capacitance	
В	. CONTROL OF BUCK CONVERTERS	
	1. Voltage-Mode Control	13
	2. Current-Mode Control	
	3. Stability Issues in Current-Mode Control	
C	. Controller Design	
	1. Classical Design Approach	
	2. Middlebrook Based Design	
	a) Current Sensing and Slope Compensation.	
	b) Voltage Control Loop (Open-Loop Solutions)	
	c) Closed-Loop Solution	
D.	UNITRODE UC3846 CURRENT-MODE PWM CONTROLLER	
Ш.	MATHEMATICAL MODEL DEVELOPMENT	
А.	DERIVATION OF THE CONTROL EQUATION	27
B.	CLOSED-LOOP REPRESENTATION	
C.	DETERMINATION OF GAINS AND POLE SELECTION	
IV.	DYNAMIC SIMULATION	
Α	COMMENTS ON THE SINGULATION	
R	RESULTS ON THE SIMULATION	43
υ.		43
V.	CONCLUSIONS	53
А.	SUMMARY OF FINDINGS	
B.	FUTURE WORK	
	NNIV A. MATI AD CODD	54
ALL	ENDIA A: MAILAB CODE	55
Α.	MODEL ONE CLOSED-LOOP RESPONSE	55
В.	MODEL TWO OPEN AND CLOSED-LOOP RESPONSE (MIDDLEBROOK CALCULATIONS)	
APPE	ENDIX B: ACSL CODE	
Δ	MODEL ONE	
<i>г</i> 1 .	1 CSI Filo	57
	2 CMD File	57
p		59
D.		60
	1CSL F IIE	60

2.	.CMD File	63
APPEN	DIX C: CLASSICAL CONTROL SCHEMATIC	
APPEN	DIX D: MIDDLEBROOK BASED CONTROL SCHEMATIC	69
APPEN	DIX E: DATA SHEETS	
А.	LM741	
B.	LF411	
C.	LP311	
D.	UC3846	80
Ι.	UC3846 Data Sheet	80
2.	UC3846 Plots	88
З.	UC3846 Schematic	
LIST O	F REFERENCES	
INITIA	L DISTRIBUTION LIST	

.

.

THIS PAGE INTENTIONALLY LEFT BLANK

.

I. PROJECT BACKGROUND

A. MACHINERY REQUIREMENTS FOR THE 21ST CENUTRY NAVAL VESSEL

The affordability objectives of standardization and process simplification will guide naval ship design and construction well into the first half of the 21st century. The Engineering Directorate of the Naval Sea Systems Command has established that future construction programs will use common modules with standard components and interfaces to support generic build strategies thereby reducing the total cost of ownership. Tying affordability objectives together with operational effectiveness requirements results in a need to design a power distribution architecture which is scalable, flexible, and capable of being applied to any ship class with minimal design effort. Crew size reduction objectives for future vessels require that maintenance time and crew operating requirements be minimized. Survivability objectives require the architecture be designed with sufficient redundancy and capacity to sustain damage. Enhanced survivability further requires the equipment associated with this architecture occupy a minimal space volume. Traditional power distribution for seagoing vessels uses a radial distribution architecture. This architecture must be designed for each ship class and does not meet the requirements stated above for the 21st century combatant. A zonal electric distribution system with integrated full electric propulsion is envisioned to meet the requirements stated above. [1]

B. RADIAL AND ZONAL DISTRIBUTION

Naval vessels currently use a radial electric power distribution system. This system consists of multiple generators which provide power directly to a specific

switchboard. Power is distributed from each switchboard to load centers located throughout the ship. Numerous three-phase transformers step down the 450V three-phase AC to single-phase 115V AC for ships service power. The generators are usually located in a main machinery space, co-located with the switchboard and the main propulsion machinery. Survivability for critical loads is enhanced by providing redundant power sources which originate from separate generators and switchboards.

A zonal power distribution architecture typically employs two main busses, one port and one starboard. These busses are separated vertically as well with one being below the waterline and one above the waterline. Figure (1-1) illustrates the differences between the zonal and radial distribution. Each bus supplies a zone via a load center. Vital loads are connected to each load center and, therefore, each bus via an Automatic Bus Transfer (ABT). The major advantage of zonal distribution is that only the main busses will pass through watertight boundaries. This has an inherent benefit to production as all electrical cabling may be installed and tested in a zone or module prior to final hull assembly. A comparison of a proposed zonal and a current distributed architecture on a U. S. Navy DDG-51 class ship was completed in 1993 and is documented in Table (1-1) and Table (1-2). [2]



Figure 1-1: Conventional Radial vs. Zonal Distribution. (From Ref. [2])

Apparatus	Removal (LT)	Install (LT)	Net Change (LT)
Foundation	3.3	4.3	+1.0
Power Cables	116.7	79.8	-36.9
Switchgear	20.8	20.0	-0.8
Total	140.8	104.1	-36.7

Table 1-1: Zonal vs Radial Architecture Weight Comparisons. (From Ref. [3])

Apparatus	Radial	Zonal
	(Material and Labor)	(Material and Labor)
Foundation	34k	44k
Power Cables	4,151k	2,839k
SWBD and Load Centers	1,807k	1,736k
Total	5,992k	4,619k

Table 1-2: Zonal vs Radial Architecture Cost Comparisons. (From Ref. [3])

C. DC VERSUS AC DISTRIBUTION

There are several advantages to utilizing DC distribution over AC distribution. The converter and inverter modules are capable of performing many functions that currently require separate components. These functions include power conversion, system monitoring, and current limiting. The solid-state semiconductor devices present in converters and inverters offer inherent system protection during fault conditions. Since the control inputs to both are DC Currents, fault current detection systems are simpler and can operate faster than their AC system counterparts. This reduces the lag time associated with Automatic Bus Transfers thereby enhancing system protection and survivability. Major faults are isolated to the systems fed by the affected converter or group of parallel converters and do not affect the main bus.

Another benefit to DC distribution over AC is that the bus frequency does not need to be tied to the operating frequency of any major equipment. Therefore, power consuming equipment may be operated at the most efficient speed rather than at a speed determined by bus frequency. This decoupling of generator frequency from distribution requirements allows for flexibility in the selection and operation of power generation equipment. As new technologies emerge, for example fuel cells, power generation equipment could be replaced with more cost effective or environmentally sound

4

technology and this replacement would have no impact on distribution in a DC architecture.

Finally, space and weight savings, as illustrated in Table 1-1, would permit the inclusion of additional weapon systems, fuel, cargo, and/or habitability improvements in future ship designs. [2]

D. DC ZONAL DISTRIBUTION

Shipboard DC power distribution will be designed utilizing a zonal architecture. This distribution architecture is referred to as the DC Zonal Electric Distribution System (DC ZEDS). DC ZEDS is comprised of the following major components: power generation and rectification, Ship Service Converter Modules (SSCM), Ship Service Inverter Modules (SSIM), and the required connection, protection, and control electronics.

In DC ZEDS power may be generated by any method provided sufficient wattage is produced. NAVSEA estimates that future surface combatant electrical loads will exceed 4MW. The current plan is to use AC generators driven by a prime mover. The output is then stepped down with a transformer, rectified using phase-controlled rectifiers, and distributed along the main bus. The type of generator and prime mover is not important to the distribution system. This fact creates the flexibility to include evolving and more cost effective technologies in construction and ship class improvement programs. Examples of new AC power conversion technology include superconducting homopolar machines, high-temperature superconducting synchronous machines, and permanent magnet rotor machines. [2]

Advances in DC power generation technology may allow the inclusion of DC generators thereby eliminating the need for rectification prior to supplying the DC bus. Fuel cells are an example of a DC generation method which can be adapted for shipboard use. The German Navy is currently operating prototype fuel cell power generation systems for the Type 212 Submarine. Current projections estimate multi-MW fuel cell

5

prototype field tests will be completed in the year 2000. Given current projections for cost reduction, improvement in efficiency, and increased power capacity, coupled with the environmental benefits inherent to the technology, fuel cells are a viable alternative for electrical power generation. [4]

One element of power conversion in DC ZEDS is accomplished by the SSCM. The SSCM is a buck converter and serves as a buffer between the main bus and the loads of the zone that the converter serves. This buffer provides the protection to the main bus inherent in a zonal architecture. Typical DC ZEDS zone loads are expected to range from approximately 400kW to 800kW. Several SSCM units may be paralleled for redundancy and to meet the expected current levels (364-728A).

AC power is supplied by the SSIM. The inverter module converts the SSCM output to three-phase AC. The SSIM output is used to drive both single-phase and three-phase loads. The single-phase loads are evenly balanced across the three-phases of the SSIM to maintain balanced operation. Expected AC power requirements within a zone range from 10kW to several hundred kW. As with the DC converter modules, the SSIMs would be operated in parallel within a given zone to provide the required redundancy and sufficient power. [2]

E. POWER ELECTRONIC BUILDING BLOCK

In order to accommodate the numerous converter switching schemes expected in an integrated zonal distribution system, the common platform controller is to be implemented using a Digital Signal Processing (DSP) approach rather than an analog approach. As no commercially available controllers meet all requirements, especially the intensive Input/Output signal handling requirements of the SSIM, personnel at NSWC Carderock Division, Annapolis, Maryland, (now Philadelphia, PA) designed the Power Electronic Building Block (PEBB) Universal Controller. The prototype PEBB Controller is based on the Texas Instruments TMS320C30 DSP chip. Communication between the controller bus and the converters and inverters is accomplished by optical fiber for enhanced reliability and reduced ElectroMagnetic Interference (EMI). An illustration of the first-generation PEBB Controller is shown in Figure (1-2). [5]



Figure 1-2: PEBB Controller. (From Ref. [2])

F. DC ZEDS AND PEBB RESEARCH AT NPS

A number of Naval Postgraduate School theses in recent years have investigated DC ZEDS and PEBB issues. A brief overview of those efforts in order of thesis completion follows.

- A detailed SIMULINK model of a portion of a shipboard electric distribution system was developed in order to investigate control of a three-phase synchronous generator [6].
- Constant power characteristics of a DC ZEDS were investigated with reducedorder DC-DC converter models. From these PSPICE models, observations were made concerning stability and controllability [7].

- A method for using the Advanced Continuous Simulation Language (ACSL) built-in algebraic solver which neither relied upon reformulated machine representations nor introduced fictitious circuit components was developed [8].
- Work was begun on detailed ACSL modeling of DC-DC buck switching converter and a three-phase inverter. Closed-loop algorithms for buck converters were investigated, and hardware-in-the-loop studies were conducted using a dSPACE card in order to validate computer models [9].
- A detailed ACSL simulation containing a steam turbine-driven synchronous machine, rectifier, filter, and buck converters was developed. This ACSL model was used to identify paralleling issues [10].
- The closed-loop buck converter algorithm was significantly advanced [11].
- A detailed ACSL representation of an Auxiliary Resonant Commutated Pole (ARCP) Inverter was developed [12].
- The one-cycle control algorithm for a buck converter was considered and implemented. Comparisons were made between the hardware and computer representation [13].
- Design and fabrication of several buck converter power sections were documented [14].
- A voltage-mode buck controller was designed, along with the required gating circuitry. The associated analog hardware was built and documented [15].
- A PEBB testbed interconnecting DC-DC and DC-AC converters was fabricated. This testbed was intended to simulate various configurations of SSCM and SSIM modules. Hardware studies investigating transient response of the testbed in a few different configurations were designed and performed [16].

- The operation of the Programmable Universal Controller (PUC)—an in-house programmable DSP controller—was documented and the closed-loop algorithm for the buck controller was programmed and validated.
 Additionally, an approach for implementing closed-loop control of ARCP inverters was suggested [17].
- Closed-loop ARCP algorithms were implemented using the PUC [18].
- Frequency-based load sharing in current-mode controlled buck converters was investigated and an ACSL model developed. In addition, an RMS frequency estimation circuit was designed and constructed in order to estimate the current from individual converters operating in parallel [19].
- Algorithms were developed for paralleling 3-phase DC-AC inverters to ensure proper sharing of real and reactive power. [20]
- A soft-switching DC-DC buck converter was simulated in PSPICE and fabricated. [21]

G. THESIS GOALS

This thesis explores the design and fabrication process for a current-mode controlled DC-DC converter. Two control methods are evaluated to determine the best control response for the available lab equipment. The converter and the respective control implementations are modeled using MATLAB and the Advanced Continuous Simulation Language (ACSL). Controller designs are modeled using PSPICE. In addition, the use of the Unitrode Corporation UC3846 chip as a controller for DC-DC converters is explored. The initial goal is to apply the UC3846 chip to a single converter and, if successful, apply the chip to two converters operating in parallel. Additional goals include the construction and implementation of current-mode control using two control methods suggested in the literature. These controllers will then be used in future research into parallel operation of converters.

9

H. CHAPTER OVERVIEW

Chapter II covers the design and construction of the converter power section. Voltage-mode and current-mode control are compared and contrasted. A stability problem present in current-mode control when operating above 50 percent duty-cycle is introduced and a method for ensuring stability is discussed. Two separate methods of current-mode control are proposed and controller designs are presented. The application of the Unitrode UC3846 PWM Controller as a control method is investigated and an analysis of the chip is presented. Chapter III covers the derivation of a mathematical model for current-mode control. A closed-loop solution for a buck converter using current-mode control is presented. The required integral and proportional gains are determined and closed-loop stability is investigated. The closed-loop model derived in Chapter III is used as the model for the dynamic simulations covered in Chapter IV. Chapter IV presents a dynamic analysis of current-mode control in response to various step-changes in load. A summary of the research work and recommendations for additional follow-on work is presented in Chapter V.

II. BUCK CONVERTER

A. POWER SECTION

The bulk of this thesis deals with development of a switch controller for a DC-DC converter using commercial-off-the-shelf components. The following section discusses determination of the components of the buck converter power section. Figure (2-1) illustrates the power section of a buck converter.



Figure 2-1: Buck Converter Power Section.

1. Specifications

The power converter constructed for this thesis is a 1.5 kW buck converter with a reference output voltage (V_{out}) of 150 V and nominal input voltage (V_{in}) of 200V. This combination of V_{out} and V_{in} yields a steady-state duty ratio (D_{ss}) of 0.75. The switching frequency (f_s) is selected to be 2 kHz, resulting in a switching period (T_s) of 0.5 ms. These values are not meant to be representative of values anticipated for DC ZEDS, rather they were selected to illustrate proof-of-concept and to be consistent with available laboratory equipment. The next section highlights critical inductance and capacitance derivations for the system used in the subsequent analysis and simulation.

2. Critical Inductance

Critical inductance, or the minimum inductance for continuous conduction mode [22], is given by

$$L_{crit} = \frac{R_{crit}}{2f_s} \left(1 - D_{ss} \right) \tag{2-1}$$

where R_{crit} is the critical load resistance. Since continuous conduction is desired for loads above 10 percent of rated load, R_{crit} is determined from

$$R_{crit} = 10R_{rated} \tag{2-2}$$

 R_{rated} is calculated from the desired power (1.5kW) and V_{out} (150V) and was determined to be 15 Ω . R_{crit} for this converter is 150 Ω , thus L_{crit} is 9.37mH. A value of 10.62mH was selected to match the 25 percent tap on the inductors available in the lab.

These values can be used to determine the steady-state inductor current maximum and minimum values, I_{max} and I_{min} , using the following equations from Fisher [23]

$$I_{\min} = D_{ss} V_{in} \left[\frac{1}{R_{rated}} - \frac{(1 - D_{ss})T_s}{2L} \right]$$
(2-3)
$$I_{\max} = D_{ss} V_{in} \left[\frac{1}{R_{rated}} + \frac{(1 - D_{ss})T_s}{2L} \right]$$
(2-4)

yielding $I_{max} = 10.88A$ and $I_{min} = 9.12A$.

3. Capacitance

Capacitor selection to meet the ripple criterion, as stated by Ashton and Ciezki [22], is given by the expression

$$C_{\min} = \frac{D_{ss}}{8\Delta V_c f_s^2 L} (V_{in} - V_{out})$$
(2-5)

where ΔV_c is peak-to-peak capacitor voltage ripple. In this case a value of 1.0 volt was arbitrarily specified. This yields a C_{min} of 73.5µF as the absolute minimum. Past experience has shown that the required value of C can range from 10 to 100 times C_{min} based on achieving the desired transient response. A 2.4mF capacitor was used as it was available in the lab. Preliminary bench tests of the converter using the above components were satisfactory with performance well within all expected parameters.

B. CONTROL OF BUCK CONVERTERS

The power section as described may be fitted with any of a number of types of switch controllers. Voltage-mode and current-mode control are the most common methods. Both control methods use constant switching frequency, which is also assumed in the previous L_{crit} and C_{min} derivations.

1. Voltage-Mode Control

The classical switch control method is Pulse-Width-Modulation (PWM), also known as duty-ratio programming. PWM control of DC-DC converters using voltage feedback is commonly referred to as *voltage-mode control*. The switch is controlled by a constant frequency pulse function of varying duty cycle. The switch control signal is generated by comparing an error-derived signal with a repetitive waveform, typically a sawtooth. The reference voltage, V_{ref} , is subtracted from the output voltage, V_{out} , to form an error signal which may be then processed through a compensator to produce the control modulating signal. An illustration of voltage-mode switch control is given in Figure (2-2). A drawback of voltage-mode control is that any perturbation in the input voltage will not be detected by the control circuit until it has passed through the output filter of the converter. This delay limits the response of the control circuit to sinusoidal variations in the input voltage, resulting in slow dynamic performance. Two separate control methods may be used to alleviate this problem: voltage feed-forward control and current-mode control. Current-mode control offers the fastest dynamic response. [24]



Figure 2-2: PWM Switch Control. (From Ref. [24])

2. Current-Mode Control

Current-mode control adds an inner loop where the control voltage directly controls the inductor current. The control voltage is generated from the difference between a reference voltage and the actual output voltage of the converter. This control voltage is referred to as I^{*} in the text and I_{star} in drawings. The inductor current provides a virtual measure of the input voltage. The inductor current (I_L) or the switch current (I_{sw}) is sensed prior to the output filter of the power section and therefore does not experience any of the delays associated with the output filter. Directly controlling the current feeding the output stage significantly improves dynamic performance. A comparison of voltage-mode and current mode topologies is shown in Figure (2-3).



Figure 2-3: Voltage-mode (a) and Current-mode (b). (From Ref. [24])

The most common method of current-mode control is *constant-frequency control* with a turn on at clock time. The switch is closed at the beginning of each clock interval (T_s) . The control voltage signal determines when the switch is turned off. A constant frequency switch period is assumed when determining the values of L and C in Chapter II. A slope compensation must be added to the sensed current waveform or subtracted from the control voltage to ensure stability when operating above a 50 percent duty cycle (D_{ss}) . This requirement is discussed in the next section. The advantages of current-mode control include:

- 1. Peak switch current limiting is inherent to the design.
- 2. One pole is removed from the control-to-output transfer function. The secondorder system therefore reduces to a first-order system, simplifying the control.
- 3. Allows for equal current sharing when multiple converters are operated in parallel using the same control voltage.
- 4. Inherently provides for input voltage feed-forward as any perturbation in the input voltage will be almost immediately reflected in the switch or inductor current. Since either the switch or the inductor current is a direct control input, this perturbation is very rapidly corrected. [24]

Possible current-mode control functional flow block diagrams for the voltage control loop and current control loop are illustrated in Figure (2-3) and Figure (2-4).



Figure 2-4: Voltage Control Loop.



Figure 2-5: Current Control Loop.

3. Stability Issues in Current-Mode Control

Current-mode control exhibits an inherent instability that results from using the switch current to control the same switch. This constitutes an internal feedback which has the potential to introduce oscillation when the duty cycle exceeds fifty percent. This instability is illustrated in Figure (2-6).





When the switch is closed the steady-state inductor current has a slope of m1 = $(v_{in}-v_{out})/L$; when the switch is open the steady-state inductor current has a slope of $-m2 = (-v_{out}/L)$. Using the basic rise over run formula for the slope of a line it is evident that m2/m1 = D/(1-D), where D is the ideal steady-state duty cycle, (V_{out}/V_{ref}) . A perturbation to the inductor current at the beginning of a cycle is shown as ΔI_o . This perturbation is shown as ΔI_1 at the end of a single cycle (T_s) . ΔI_1 is now the initial value of the perturbation for the next cycle. This pattern repeated indefinitely potentially results in the perturbation growing exponentially over a number of cycles. The final value of the perturbation after n cycles is given by:

$$\Delta I_1 = -\left(\frac{D}{(1-D)}\right)^n \Delta I_0 \tag{2-6}$$

Equation (2-6) clearly illustrates that current-mode control is unstable above a fifty percent steady-state duty cycle as the perturbation grows whenever the quantity (D/(1-D)) is greater than one.

This instability can be eliminated by the addition to the measured current of a suitable ramp function or the subtraction of a ramp from the control signal I^{*}. This procedure is illustrated in Figure (2-6) and Figure (2-7).



Figure 2-7: Elimination of Perturbation after a Single Cycle. (from[25])

The addition of a stabilizing slope (m) to Equation (2-6) results in:

$$\Delta I_n = \left(-\frac{m2-m}{m1+m}\right)^n \Delta I_0 \tag{2-7}$$

From Equation (2-7) it is evident that a stabilizing slope of m = m2 will result in the elimination of a perturbation in a single cycle. The stabilizing slope will ensure inner loop stability and also serve to guarantee the fastest possible transient response.

Two additional issues concerning stability warrant discussion.

- 1. Current must be sensed using a non-magnetic device. A magnetic device, such as a Hall Effect transformer, will introduce an additional stability concern due to the magnetizing current of the transformer.
- 2. Ideally, the stabilizing slope should always match the slope m2 exactly, this would ensure stability at any operating point. To accomplish this within the time span of the same cycle would require a very fast method of evaluating the slope m2 and then creating a suitable ramp function. As this is not always feasible, common practice is to use a constant-slope stabilizing ramp which is determined from the steady-state operating point. [25]

C. CONTROLLER DESIGN

1. Classical Design Approach

The control algorithm used in the simulation for model one in Chapter IV is based on the discussion on current-mode control found in Krein (Ref.[26]). A detailed mathematical development for this control is described in Chapter III. Determination of the gains for the control are also described in Chapter III. The control is implemented using LM741 Operational Amplifiers and is illustrated in Appendix C.

2. Middlebrook Based Design

In this section a controller is designed using Middlebrook's approach (Ref. [27]). The converter specifications listed in Chapter II, Section A, apply to all calculations in this sub-section. This design is the basis for simulation model two described in Chapter IV. The control topology is shown in Figure (2-8).



Figure 2-8: Middlebrook-Based Control Topology. (From Ref. [27])

a) Current Sensing and Slope Compensation

A 25m Ω resistor is used to sense the switch current. This resistor is made up of four Allied Electronics 100m Ω wire wound resistors connected in parallel. This produces a steady-state differential voltage of 0.250V at the gain amplifier input. The actual differential voltage should vary from 0.228V to 0.272V based on an I_{max} of 10.88A and an I_{min} of 9.12A. The gain (N) is selected so that the gain amplifier output will be equal to the product of the peak voltage of the stabilizing ramp (V_p) and the steady-state duty cycle (D_{ss}). A gain of 10.5 was selected to produce 2.6V out based on a 3.5V stabilizing ramp. The previously stated stability requirement for the stabilizing ramp slope to equal the current slope during the switch open period is not followed here and instead a numerical parameter n is defined to relate the equivalent current slope (M_c) to the inductor switch closed current slope (M₁). This parameter is defined:

$$n \equiv 1 + \frac{2M_c}{M_1} \tag{2-8}$$

and M_c is defined as:

$$M_c = \frac{V_p}{T_s N R_s}.$$
(2-9)

 V_p is the stabilizing ramp peak voltage, N is the current sense amplifier gain, T_s is the switching period, and R_s is the value of the resistor used for current sensing (25m Ω). The above values result in a value of n = 12.32. The maximum duty cycle is given by $D_{max} = n/(n+1)$ and this yields a maximum duty cycle of 0.924. The minimum line voltage required to sustain 150V is given by V_{out}/D_{max} or a voltage of 163V. The parameter n1 is defined as the minimum value of n required for stability and is given by $(1+D_{ss})/(1-D_{ss})$. For a duty cycle of .75, the minimum value of n1 is 7. The system as designed will be stable as n>n1. [27]

b) Voltage Control Loop (Open-Loop Solutions)

Open and closed-loop solutions will be derived for the converter using the approach in [ref. 27]. The open-loop model is the transfer function up to the control voltage output shown as v_c in Figure 2-7. The closed-loop system connects the v_c output to the comparator and closes the loop to the switch.

Three small-signal open-loop transfer functions are of interest. These are:

- 1. The control-to-output transfer function, v_{out}/v_c .
- 2. The line-to-output transfer function (audio susceptibility), v_{out}/v_{in} .
- 3. The output impedance including the load.

The crossover frequency, ω_c , appears in all poles and is defined as:

$$\omega_c = \frac{\omega_s}{\pi n D'} \tag{2-10}$$

where ω_s is the switching frequency in radians per second and D' is equal to 1-D. The control-to-output transfer function, A_c , is determined by:

$$A_{c} = A_{cm} \frac{1}{(1 + s/\omega_{p})(1 + s/\omega_{c})}$$
(2-11)

where ω_p is determined by:

$$\omega_{p} = \frac{1}{\left(\frac{\omega_{c}L}{(1-D)/nD'} \|R_{L}\right)C}$$
(2-12)

and is equal to 50.652 rad/sec or 8 Hz. A_{cm} is determined by:

$$A_{cm} = \frac{\frac{\omega_{c}L}{1 - D/nD'} \|R_{L}}{R_{f}}$$
(2-13)

where R_f is equal to R_sN . Using the values from Chapter II, Section A, A_{cm} =39.17 or 31.85 dB. Substituting Equations (2-10), (2-12), and (2-13) into Equation (2-11) yields:

$$A_c = 39.17 \frac{1}{(1+s/50.652)(1+s/1297.8)}$$
(2-14)

The line-to-output transfer function is designated A_g and is determined by:

$$A_{g} = A_{gm} \frac{1}{(1 + s/\omega_{p})(1 + s/\omega_{c})}$$
(2-15)

An equivalent expression is $A_g = A_{gm}(A_c/A_{cm})$. A_{gm} is determined from:

$$A_{gm} = \frac{D(1 - 1/nD')}{\omega_c L} \left(\frac{\omega_c L}{(1 - 1/nD')} \| R_L \right)$$
(2-16)

Substituting actual values into Equation (2-16) results in a value of 0.302, or equivalently, -10.4dB for A_{gm}. Substituting this value into Equation (2-15) yields the line-to-output transfer function, Equation (2-17).

$$A_{g} = (0.302) \frac{1}{(1+s/50.652)(1+s/1297.8)}$$
(2-17)

The output impedance is determined from:

$$Z_o = R_{om} \left(\frac{1}{1 + s / \omega_p} \right) \tag{2-18}$$

where R_{om} can be found from:

$$R_{om} = \frac{\omega_c L}{1 - (D/nD')} \| R_L$$
(2-19)

,

For this design R_{om} is 8.226 Ω . Substituting this value into Equation (2-18) results in:

$$Z_o = 8.226 \left(\frac{1}{1 + s/\omega_p} \right) \tag{2-20}$$

Figure (2-9) provides a Bode plot of the open-loop transfer functions and the output impedance.



Figure 2-9: Open-Loop Response.

In Figure (2-9), the phase plot of Ag and Ac are identical and show only as a solid line since Equations (2-14) and (2-17) only differ by a scale factor. The open-loop response illustrates stability and a gain margin of greater than 25dB.

c) Closed-Loop Solution

Prior to determining the closed-loop transfer functions, the loop gain (T), phase margin (Φ) , and feedback factor (1 + T) must be determined. The loop gain is designated T and is given by $T = A_1A_c$, where A_c is specified from Equation (2-11) and A_1 is the error amplifier gain. The error amplifier gain is determined from Equation (2-21), where ω_1 can be any value but should add only a minimal phase lag at the crossover frequency.

$$A_1 = A_{1m} \left(1 + \frac{\omega_1}{s} \right) \tag{2-21}$$

A diagram of the error amplifier is illustrated in Figure (2-10).



Figure 2-10: Error Amplifier. (from[27])

By suitable selection of ω_1 , A_1 can be assumed constant at the switching frequency. T is then simply a vertical scaling of A_c . Therefore, if A_1 is set equal to a constant designated A_{1m} , then A_{1m} determines not only the midband loop gain but also the loop gain crossover frequency. The midband loop gain is given by $T_m = A_{1m}A_{cm}$, where A_{cm} is given by Equation(2-13). The crossover frequency is given by $\omega_{vc} = T_m \omega_p$, where ω_p is given by Equation (2-12). To maintain a proper phase margin, ω_{vc} must occur below the pole ω_{p} . Within that constraint, the pole ω_{vc} should be at as high a frequency as possible for maximum bandwidth. A value of 1005 rad/sec (160Hz) was selected for ω_{vc} to place it below ω_{p} and maintain an appropriate phase margin. The phase margin was determined from:

$$\Phi = 180 - \left(\tan^{-1} \left(\frac{\omega_{vc}}{\omega_p} \right) + \tan^{-1} \left(\frac{\omega_{vc}}{\omega_c} \right) \right)$$
(2-22)

The phase margin for this design is 55°.

From the above equation for ω_{vc} , T_m is determined to be 19.86. Using this value, A_{1m} is determined to be 0.6212. As ω_1 is directly related to the RC components used for the error amplifier, ω_1 was chosen based on available components. From Figure (2-10), it is evident that the $A_{1m} = R_a/R_b$. Given $A_{1m} = 0.6212$ as previously determined and selecting $R_b = 100k\Omega$, R_a is determined to be 62k Ω . To keep phase lag to a minimum, ω_1 must be as low as feasible. Since ω_1 is related to the capacitor C_a by

$$\omega_1 = \frac{1}{R_a C_a} \tag{2-23}$$

a value of 0.56µF was selected for C_a which yielded a value of 28.8 rad/sec (4.58Hz) for ω_1 .
The Loop Gain (T) is then determined from:

$$T = T_m \frac{(1 + \omega_1 / s)}{(1 + s / \omega_p)(1 + s / \omega_c)}$$
(2-24)

where $T_m = A_{1m}A_{cm}$ with $A_{1m} = 0.6212$ as noted above and A_{cm} specified by Equation (2-13). The remaining functions to be determined are the closed-loop output impedance (Z_{of}) and the line-to-output transfer function (A_{gf}) . Z_{of} is specified by:

$$Z_{of} = \frac{Z_0}{1+T}$$
(2-25)

A_{gf} is specified by:

.

$$A_{gf} = \frac{A_g}{1+T} \tag{2-26}$$

where A_g and Z_o are the open-loop solutions specified by Equations (2-15) and (2-18) respectively. A factored pole-zero expression for 1+T is found geometrically in Middlebrook (Ref.[27]). This expression is:

$$1+T = (1+T_m) \frac{\left(1+\frac{\omega_1}{s}\right) \left(1+\frac{T_m s}{(1+T_m)\omega_{vc}}\right)}{\left(1+\frac{s}{\omega_p}\right)}$$
(2-27)

Substituting Equations (2-18) and (2-27) into Equation (2-25) yields:

$$Z_{of} = R_{ofm} \frac{1}{\left(1 + \frac{\omega_1}{s}\right) \left(1 + \frac{T_m s}{(1 + T_m)\omega_{vc}}\right)}$$
(2-28)

where R_{ofm} is specified by:

$$R_{ofm} = \frac{T_m}{1 + T_m} \frac{1}{\omega_{vc}C}$$
(2-29)

Substituting Equations (2-15) and (2-27) into Equation (2-26) yields:

$$A_{gf} = A_{gfm} \frac{1}{\left(1 + \frac{\omega_1}{s}\right) \left(1 + \frac{T_m s}{(1 + T_m)\omega_{vc}}\right)}$$
(2-30)

where A_{gfm} is specified by:

$$A_{gfm} = \frac{T_m}{1+T_m} \frac{A_{gm}}{T_m}$$
(2-31)

An alternate expression is:

$$A_{gfm} = \frac{T_m}{1 + T_m} \frac{D(1 - 1/nD')}{\omega_c L} \frac{1}{\omega_{vc} C}$$
(2-32)

The candidate system closed-loop Bode plot for A_{gf} and Z_{of} are illustrated in Figure (2-11).



Figure 2-11: Frequency Response of A_{gf} and Z_{of}

The closed-loop line-to-output transfer function illustrates stability throughout the expected range of operation and indicates the significant damping of any perturbation in the input voltage (-50dB at the frequency of operation). The phase of A_{gf} is coincident with the phase of Z_{of} in the phase plot as required by Equations (2-25) and (2-26). Figure (2-12) illustrates the step response of the closed-loop transfer function A_{gf} . The step response clearly illustrates the significant damping of a perturbation in the line input voltage and illustrates the settling time for this design is approximately 150 msec. [27]



Figure 2-12: Middlebrook Closed-Loop Step Response.

D. UNITRODE UC3846 CURRENT-MODE PWM CONTROLLER

UNITRODE Corporation produces a current-mode control integrated circuit designated UC1846. The model 3846 is the MILSPEC variant of the 1846 chip. A block diagram of the UC3846 chip is included in Appendix E. The UC3846 chip was investigated as a candidate control implementation and was also used to provide synchronous clock and stabilizing ramp inputs for the other two control realizations.

The circuit provides for two feedback loops. The outer voltage control loop consists of an output voltage sensor and an error amplifier; the inner or current control loop consists of a current sensing resistor and a current sense amplifier. [28] The output of the error amplifier and the current sense amplifier are then compared to produce a commanded duty cycle signal output. The voltage error amplifier provides the control signal (I^{*}) previously discussed in Section B of this chapter. The current sense amplifier provides the inductor current value (I_L) previously discussed in the same section. The comparator output serves as the S input to an RS latch.

The current sense amplifier is connected to pin 3 (negative) and pin 4 (positive). The maximum allowable differential voltage between the pins is 1.2 volts. [29] Current must be sensed by resistive sensing unless any perturbations in the sensed current waveform due to the magnetizing current of a transformer are accounted for. [27] A $25m\Omega$ resistor was used to sense inductor current. A small RC filter is required across pins 3 and 4 to reduce switch transients which may be sufficient to trip the RS latch. A resistor placed in series with the pin 4 input and a 100nF capacitor across pins 3 and 4 should suffice.

Switching period control is provided by an oscillator. The oscillator frequency is determined by a resistor placed from pin 9 to ground and a capacitor placed from pin 8 to ground. A 24k Ω resistor and 47nF capacitor were used to produce a 2kHz oscillation. [29] The output on pin 8 is a 2kHz ramp which will provide the stabilizing slope compensation signal for operation above 50 percent duty-cycle. How this is accomplished is discussed later in this section. The ramp signal produced using the 24k Ω resistor and the 47nF capacitor is a 1.904kHz signal with a peak-to-peak voltage of 1.73V and centered at +2.2V. The oscillator also provides a clock pulse output at pin 10 which can be used to synchronize other UC3846 chips operating in parallel. In this design, the clock pulse is a 1.904kHz signal with a clock on-time pulse width of 11.6 μ s. The clock signal exhibits a +2.2V DC bias. To operate the UC3846 in parallel, one chip serves as the master while others act as slaves. The master provides an output pulse on pin 10 which then serves as the input to pin 10 on the slave. Pin 9 of the slave must be connected to pin 2 which is the 5.1V output of the internal voltage regulator. An illustration of this parallel configuration is included in Appendix E.

Slope compensation was implemented by connecting pin 8 to pin 4. This added the compensating slope to the measured inductor current. This is the opposite of what was done with the other two methods of control but is equally effective. [28] The resistor values used to make this connection are given by:

$$\frac{R_1}{R_1 + R_2} = \frac{R_s (m_2/2)}{\Delta V / \Delta t}$$
(2-33)

In Equation (2-33), adapted from reference [28], m_2 is the magnitude of the slope of I_L during the switch off time and is equal to v_{out}/L . R_s is the current sensing resistor and is equal to $25m\Omega$. R_1 is connected in series between the high side of R_s and pin 4. This resistor also serves as part of the RC filter between pins 3 and 4 described above. R_2 is connected between pins 4 and 8. R_1 is $20k\Omega$ and R_2 is $390k\Omega$. The denominator value $\Delta V/\Delta t$ is equal to $1.8/[(0.45)R_tC_t]$ where R_t and C_t are the resistor and capacitor connected to pins 9 and 8 respectively ($24k\Omega$ and 47nF in this case). Figure (2-13) illustrates this configuration.



Figure 2-13: Slope Compensation for the UC3846. (From Ref. [28])

The input for the control signal reference voltage is pin 5, the non-inverting input to the error amplifier. The reference voltage is a constant 1.5 volts derived from the internal voltage regulator output, pin 2. Pin 2 is a 5.1 volt output which is reduced by a voltage divider to the correct value of 1.5V. Pin 2 is also connected to pin 1, the current limit input. This forces pin 1 high to the point that current limiting is not a factor. Current limiting schemes are discussed in ref. [29]. The measured converter output voltage is input to pin 6, the inverting input to the error amplifier, via a 100:1 isolation transformer. pin 7 is used to close the negative feedback loop of the error amplifier.

The remaining pins are for output and power. Pin 15 is the input voltage and can range from 8V to 40V. A nominal 15V was used in this project. Pin 12 is the ground pin. Pin 13 is the output transistor collector voltage and is supplied by the input voltage (15V) through a 180 Ω resistor. Pin 16 is the shutdown circuit input and is grounded as shutdown capability is not employed. If a shutdown and re-start scheme is employed, the shutdown circuit will activate whenever 350mV is applied to pin 16. Pins 11 and 14 are the output pins and provide a pulse output of suitable frequency and duty-cycle. The control output pulse is a square pulse of 14.3V amplitude, in this case. The output amplitude is dependent on the input voltage which can be from +8V to +40V. Additional features such as peak current limiting and shutdown/re-start were not used in this project but are included in the data sheet in Appendix E and reference [29].

Using the UC3846 chip as a source for clock pulses and the stabilizing ramp for use in other analog control designs presented several problems. As noted above, both pin 10 and pin 8 outputs exhibit a DC bias. The ramp exhibited a bias of +1.2V from ground to the minimum value of the ramp signal and +2.2V to the center of the ramp. The clock output exhibited a bias of 2.2V from ground to the bottom of the clock pulse signal. This bias was eliminated using small capacitors in series. The pin 8 ramp output was then centered about zero volts. The ramp had to be scaled to the application and then biased such that it originated at zero and was always greater than zero. In this project, the slope compensation was subtracted from the control signal prior to the comparator. To

34

accomplish this in the Middlebrook and classical design approaches, the control voltage was inverted to produce a negative value and then summed with a positive-sloped ramp originating at zero volts. This output was then inverted to produce the desired control voltage signal. The oscillator output also exhibited a DC bias and the magnitude of the pulse was insufficient to drive TTL devices such as flip-flops or NAND gates which would be used to implement the final stage of control prior to the switch. A non-inverting gain was required to boost the pulse up to between 4 and 5 volts. Oscilloscope plots of ramp and clock signals are included in Appendix E as Figures (E-1) and (E-2).

In operation, the oscillator clock pulse resets the RS flip-flop at the beginning of each cycle forcing the flip-flop output to low. When the output of the current sense amplifier equals the output of the voltage of the error amplifier, the comparator output goes from low to high. This in turn forces the output of the RS flip-flop to high. The RS flip-flop output is alternately steered by a T flip-flop through two separate 3-input OR gates. The result is that one output transistor is high whenever the RS flip-flop output is low. Therefore, with reference to the schematic included in the data sheet in Appendix E, output A is high at the start of each clock pulse and switches low when the current sense amplifier output is greater than the control voltage signal which is the output of the voltage error amplifier. The T flip-flop causes the two output waveforms, pins 11 and 14, to be 180 degrees out of phase. [28] THIS PAGE INTENTIONALLY LEFT BLANK

,

III. MATHEMATICAL MODEL DEVELOPMENT

A. DERIVATION OF THE CONTROL EQUATION

The control objective when utilizing current-mode control is to match the commanded current and the average inductor current. An example of this is illustrated in Figure (3-1).



Figure 3-1: Current-Mode Control Derivation Diagram.

In Figure (3-1), dT_s represents the switch duty cycle or the on-time of the switch. The switch off time is represented by $(1-d)T_s$. I_{LAVG} represents the average inductor current and I^{*} represents the desired inductor current. The (Ramp + I_L) line represents the I_L waveform plus the slope compensation ramp discussed previously. The slope of I_L during the switch closed period is given by $(V_{in} - V_{out})/L$. The slope of I_L during the switch open period is given by $-V_{out}/L$. Setting the ramp slope equal to the V_{out}/L and designating this value m, the value of I_L at point B of Figure 3-1 is given by:

$$\dot{i}_B = I^* - \left[\frac{v_{in} - v_{out}}{L} + m\right] dT_s$$
(3-1)

The lower case designation indicates the combined large and small-signal current. Similarly, for point C, midway in the dTs interval, the equation is:

$$i_C = i_{LAVG} = i_B + \left[\frac{v_{in} - v_{out}}{L}\right] \frac{dT_s}{2}$$
(3-2)

Substituting for i_{B} and setting m=V_{out}/L yields:

,

$$i_{LAVG} = I^* - \left[\frac{v_{in} + v_{out}}{2L}\right] dT_s$$
(3-3)

Setting V_{out} (steady-state) equal to V_{ref} , D_{ss} equal to V_{ref}/V_{in} equal to d_o , and linearizing yields:

$$\Delta i_{LAVG} = \Delta I^* - \left(\frac{v_{in}T_s}{2L}\right) \Delta d - \left(\frac{v_{ref}T_s}{2L}\right) \Delta d - \left(\frac{T_s d_o}{2L}\right) \Delta v_{out}$$
(3-4)

Solving for Δd yields:

•

$$\Delta d = \left(\frac{2L}{(v_{in} + v_{ref})T_s}\right) \Delta I^* - \left(\frac{2L}{(v_{in} + v_{ref})T_s}\right) \Delta i_{LAVG} - \left(\frac{v_{ref}}{(v_{in} + v_{ref})v_{in}}\right) \Delta v_{out}$$
(3-5)

The open-loop representation of the system can be found by merging Equation (3-5) with the differential equations describing the buck converter specified in Fisher, Ref. [22], and provided in Equations (3-6) and (3-7).

$$\frac{d}{dt}v_{out\,AVG} = \frac{1}{C}i_{LAVG} - \frac{1}{RC}v_{out\,AVG}$$
(3-6)

$$\frac{d}{dt}i_{LAVG} = \frac{1}{L}d(v_{in}) - \frac{1}{L}v_{out\,AVG}$$
(3-7)

The d term on the right-hand side of Equation (3-7) refers to the combined small and large components of the duty cycle. The open-loop state-space representation is:

$$\frac{d}{dt}\begin{bmatrix}\Delta v_{outAVG}\\\Delta i_{LAVG}\end{bmatrix} = \begin{bmatrix} -\frac{1}{RC} & \frac{1}{C}\\ -\frac{1}{L} & \frac{v_{ref}}{(v_{in}+v_{ref})L} & \frac{-2v_{in}}{(v_{in}+v_{ref})T_s} \end{bmatrix} \begin{bmatrix}\Delta v_{outAVG}\\\Delta i_{LAVG}\end{bmatrix} + \begin{bmatrix} 0\\ \frac{2v_{in}}{(v_{in}+v_{ref})T_s} \end{bmatrix} I^*$$
(3-8)

B. CLOSED-LOOP REPRESENTATION

The closed-loop solution is derived by merging the open-loop solution with the voltage control loop. The voltage control loop flow diagram is illustrated in Figure 3-2. The linearized control equation for the voltage control loop is:

$$\Delta I^* = ki \Delta x + kp \left(\Delta v_{ref} - \Delta v_{out} \right)$$
(3-9)

with $v_{\mbox{\tiny ref}} - v_{\mbox{\tiny out}}$ defined as:

.

$$\frac{d}{dt}x = v_{ref} - v_{out} \tag{3-10}$$



Figure 3-2: Voltage Control Loop.

Equations (3-8, 3-9, and 3-10) are combined to yield the following result.

C. DETERMINATION OF GAINS AND POLE SELECTION

The square matrix of Equation (3-11) is the system matrix. The gains k_p and k_i are determined from the desired eigenvalues of the system matrix. The eigenvalues, denoted by λ , are the roots of the characteristic polynomial specified by the determinant $|A-\lambda I|$. Substituting the values for R, L, C, T_s, Vin, and V_{ref} specified in Chapter II into Equation (3-11) and using MATHCAD to solve the determinant, the characteristic polynomial was found to be:

$$-\lambda^{3} - \lambda^{2}(2257.944) - \lambda(952381.595k_{p} + 119523.073) - 952381.595k_{p} \quad (3-12)$$

The Bessel prototype pole locations for n = 3 and $\omega_o = 1$ rad/sec were used as a starting point for solving for the gains of Equation (3-12). The Bessel poles for n=3 are (-0.9420), and (-0.7445 ± j0.7112). The characteristic polynomial given by these roots is:

$$\lambda^3 + \lambda^2 2.4310 + \lambda 2.4627 + 0.9986 \tag{3-13}$$

Equation (3-13), being the characteristic polynomial for $\omega_0 = 1$ rad/sec (yielding a settling time of approximately 9 seconds), had to be scaled to match the system of Equation (3-12). Since the second-order term (λ^2 coefficient) of Equation (3-12) is not a function of k_p or k_i , the second-order term of Equation (3-13) was multiplied by a scaling factor of 928.8128 to match the second-order term of Equation (3-12). Once the equations are matched, k_i and k_p are easily determined by direct comparison of the remaining polynomial coefficients. The integral gain k_i was found to be 840.167 and the proportional gain k_p was found to be 2.105. These gains resulted in initial system poles of (-874.94) and (-691.5 ± j660.5).

41

Following computer simulation and evaluation of step response, the integral and proportional gains were adjusted to $k_i = 902.74$ and $k_p = 2.216$. These gain values yielded system poles at (-816.6), and (-720.6 ± 730.7). This pole selection results in a theoretical settling time of 9.7msec.

IV. DYNAMIC SIMULATION

A. COMMENTS ON THE SIMULATION

The simulation of the two algorithms was straightforward. Model one is the classical control implementation derived in Chapter III; model two is the Middlebrook based implementation. The only significant point was the requirement to handle large starting transients that were observed in the initial studies. These transients were eliminated by exponentially ramping the control reference voltage v_{ref} . This was accomplished using the following equation:

$$v_{ref} = 150 - 150e^{(-iau)t} \tag{4-1}$$

For model one, tau is 25.0. For model two, tau is 15.0. The time for the reference voltage to rise to within 1V of the specified value of 150V is 0.2 seconds for model one and 0.334 seconds for model 2.

B. RESULTS

Figure (4-1) illustrates the response of ACSL model 1 to start-up and a 50 percent step reduction in the output power brought about by an increase in load resistance. The inductor current indicates that the start up oscillations do not exceed 11 Amps and the peak overshoot is on the order of 13 Amps. Both of these phenomena are easily managed with existing power devices. The plots illustrate that output voltage and current both stabilize within the limits specified in Chapter II. Voltage oscillations are minimal during start-up.



Figure 4-1: Start-up and Step Response for ACSL Model 1.

Figure (4-2) illustrates the initial start-up response of model one. Of note is the initial overshoot which is well within normally acceptable limits and the oscillations which occur out to 0.1 second. The output voltage stabilizes at 0.2 seconds, this is a function of the decaying exponential of the reference waveform as it approaches the steady-state value of 150 volts as discussed above.



Figure 4-2: Start-Up Transient Response for ACSL Model 1.

Figure (4-3) illustrates a step response to a change from 100 percent power to 50 percent power. The figure shows no oscillations in voltage or current response. Current settles in under 8msec which is below the expected settling time of 9.7msec. Output voltage settles in under 7msec. The current overshoot is approximately 40 percent of the new steady-state value which, while high, is acceptable for this application. The voltage perturbation is less than two volts or 1.33 percent which is well within accepted limits.



Figure 4-3: Step Response for Model 1.

Figure (4-4) illustrates the steady-state output voltage waveform for the converter of model 1. In addition to the 2kHz oscillation resulting from switching, there is a periodic variation in the output at a period of approximately 5msec. This 200 Hz variation is induced by the complex poles of the controller (\pm j730.7). The peak-to-peak amplitude of the sum of the variation is less than 50mV which is well within the specifications listed Chapter II.



Figure 4-4: Steady-State Voltage Output for Model One.

Figures (4-5) and (4-6) illustrate the response of model one to two step changes in load. The study includes a 50 percent decrease in power as before and then a return to full power.



Figure 4-5: Model 1 Response for Two Step Changes in Load.



Figure 4-6: Model 1 Response to Step Increase in Load.

Figure (4-6) illustrates the response to a step increase in load power following the step decrease in power. Output voltage settling time is less than 7msec and the perturbation to the output voltage is less than 2 volts.

The response of the Middldlebrook control design, ACSL model two, is illustrated in Figures (4-7) through (4-11). As with model one the response to initial start-up, a step decrease and increase in load power, and two successive step changes are illustrated.



Figure 4-7: Model 2 Start-Up and Two Step Changes in Load Power.

The most noticeable difference between model one and model two is that the model two output voltage approaches 150V asymptotically and never settles at 150V during the observation period. The output voltage reaches the minimum value of 149 in 0.335 seconds and remains within the lower half of the ± 1 volt criteria throughout. The initial transient current overshoot is less, 11.5A verses 13A for model one, and is illustrated in Figure (4-8).



Figure 4-8: Model 2 I_L Initial Start-Up Response.

The simulated inductor current settling time following a step change for model 2 design is 7msec, identical to the settling time of the inductor current for model one. The output voltage settling time for model two is 0.25 second which is significantly greater than the model one output voltage settling time of 7 msec. This is illustrated in Figure (4-9) and Figure (4-10).



Figure 4-9: Model 2 Response to a Step Decrease in Load Power.



Figure 4-10: Model 2 Response to a Step Increase in Load Power.

The model two output voltage following the second step change is illustrated in Figure (4-11). The waveform clearly depicts the asymptotic approach to 150 volts and the 2kHz oscillation resulting from the switching frequency.



Figure 4-11: Model 2 Output Voltage.

V. CONCLUSIONS

A. SUMMARY OF FINDINGS

A background search for applicable literature was performed. In addition to the references cited in the text of this thesis, references [30] through [40] were reviewed for background material and educational benefit. Two ACSL simulation models were developed, a state-space representation was derived for model one, various transfer functions were derived and examined for model two, gains were analytically determined, and the simulations exercised for start-up, steady-state, and load transient conditions.

Current-mode control does result in an improvement in responsiveness over voltage-mode control. Further, current-mode control requires fewer components and is simpler to implement with hardware. The classical control method produced superior results in simulation. Both methods exhibited a 0.7ms settling time for inductor current, but the classical method exhibited an improvement in output voltage settling time of an order of magnitude. Therefore, the classical method is the recommended method for laboratory implementation of current-mode control.

The Middlebrook control and the UC3846 control were constructed and tested in the laboratory. Neither produced satisfactory operation of the buck converter. The Middlebrook control requires a means of ensuring that the switching will occur only once in a 2kHz cycle. This requires some method of combinational logic. Several methods were attempted, a D flip-flop, a RS flip-flop, and a JK flip-flop, all without success. Both control implementations require a method of isolating the high voltage present at either side of the current sensing resistor from the controller without introducing a perturbation to the current waveform.

The UC3846 PWM controller did not produce an operational controller either. The applicable documentation does not support a direct implementation of this chip as a controller for a buck converter. Most significant is the lack of any documentation supporting the error amplifier function of the chip and determination of required gains or any required scaling. The UC3846 chip was one of the first integrated current-mode control chips and has primarily been used in low voltage applications and push-pull configurations. The UC3846 has since been surpassed by improved current-mode PWM control chips. This chip is not recommended for laboratory implementation of currentmode control; however, a more recent current-mode control chip may be worth evaluating.

B. FUTURE WORK

The United States Navy is currently pursuing an Integrated Power System which will employ zonal distribution. For reasons of ship survivability, DC zonal distribution will be the most likely power distribution architecture. The recent establishment of an IPS program office underlines the importance of IPS as a centerpiece of future combatant designs. High-voltage DC-DC converters are an integral part of any DC distribution system and thus far current-mode control has received little attention with regard to a shipboard IPS. This thesis provides a preliminary look at current-mode control modeling, simulation, and hardware design.

Possible topics for future work in the area of DCZEDS include:

- 1. Develop a working hardware prototype to implement current-mode control using the Middlebrook model and integrated circuit approach.
- 2. The digital implementation of a current-mode control algorithm for single and parallel high voltage buck converters using the dSPACE hardware-in-the-loop development package.
- 3. Implementation of current-mode control in soft-switching converters and performance comparison to voltage-mode control of soft-switching converters.
- 4. Modeling and simulation of permanent magnet motors and their associated control systems in ACSL.

APPENDIX A: MATLAB CODE

A. MODEL ONE CLOSED-LOOP RESPONSE

```
r=15;
l=10.62e-3;
c=2.4e-3;
Vdc=200;
Vref=150;
T=1/2000;
z=Vdc+Vref;
kp=2.216;ki=902.74;
A = [-1/(r*c) \ 1/c \ 0; ((-1/1) - (Vref/(z*1)) - (2*Vdc*kp/(z*T))) - 
2*Vdc/(z*T) (2*Vdc*ki/(z*T));-1 0 1];
B=[0; (2*Vdc*kp)/(z*T);1];
C = [1 \ 0 \ 0];
D=0;
sys=ss(A,B,C,D);
figure(1)
bode(sys)
figure(2)
step(sys)
```

B. MODEL TWO OPEN AND CLOSED-LOOP RESPONSE (MIDDLEBROOK CALCULATIONS)

%Current Mode Control, Buck Converter %200-150 Volts 1.5kW %Open Loop Gains, Ac,Ag, and Line Impedance Zo %Ac wp=50.652; wc=1297.8; acm=39.17; numac=[acm]; denac=conv([1/wp 1],[1/wc 1]); sysac=tf(numac,denac);

```
8Aq
agm=.302;
numag=[aqm];
denag=conv([1/wp 1],[1/wc 1]);
sysag=tf(numag,denag);
%Zο
rom=8.226;
numzo=[rom];
denzo=[1/wp 1];
syszo=tf(numzo,denzo);
w=linspace(.1,10000,10000);
figure(1)
bode(sysac,'-',sysag,'--',syszo,':',w)
wvc=160;
w1=28.8;
tm=19.86;
c=2.4*1e-3;
%Line to Output Impedance Closed Loop
Rofm=(tm/(1+tm))*1/(wvc*c);
numzf=[Rofm 0];
denzf=conv([1 w1],[tm/((tm+1)*wvc) 1]);
syszf=tf(numzf,denzf);
%Line to Output Voltage Closed Loop
Agf = (tm/(1+tm)) * agm/tm;
numagf=[Agf 0];
denagf=denzf;
sysagf=tf(numagf,denagf);
figure(2)
bode(sysagf,'-',syszf,'--',w)
```

APPENDIX B: ACSL CODE

A. MODEL ONE

1. .CSL File

```
! T. Hekman
! Filename: cmcl.csl
! Single converter -- CURRENT MODE
1
   Features:
Т
      * continuous or discontinuous conduction mode operation
1
      * purely resistive load
     * closed loop control algorithm
1
1
   Control algorithm:
        ilref = hn*x + hv*(Vref - vC)
Ł
        dx/dt = Vref - vC
!
PROGRAM
INITIAL
! Simulation Parameters "
MAXTERVAL maxt = 1e-5 !"max step for var step integration algorithm"
   MINTERVAL mint = 1e-6 !"min step for var step integration algorithm"
CINTERVAL cint = .5e-4 !" data communication interval "
ALGORITHM ialg = 5 !" 4 -> RK 2nd, 5 -> RK 4th "
   NSTEPS
                nstp = 1
   CONSTANT
               tstop = 0.01
                                      !" stop point for integration "
```

```
! 'Power Section Parameters "
  !" Converter Power 1.5kW "
                             !" Switching Frequency 2 kHz "
  Ts1 = 0.0005
                              !" Switching Period "
  CONSTANT L1 = 10.62e-3
  CONSTANT C1 = 2.4e-3
  CONSTANT RLD = 15.
  CONSTANT
           Vdi = 0.0
                              !" Diode Voltage Drop "
  CONSTANT Vsw = 0.0
                              !" Switch Voltage Drop "
  CONSTANT tau = 25.0
  LOGICAL SW1on
  SWlon = .true.
  iomax = P/Vref
  " Controller Parameters "
```

CONSTANT hv1 = 2.216

```
CONSTANT hn1 = 902.74
"State Variable Initial Conditions "
   CONSTANT iLlic = 0.
   CONSTANT vClic = 0.
   CONSTANT xlic = 0.
   " Continuous Conduction Mode "
   LOGICAL ccml
   ccml = .true.
END !"initial"
DYNAMIC
   TERMT (t .GE. (tstop-0.5*cint))
   DERIVATIVE
                                                      •
vin1=200.
vref=150.-(150.*exp(-tau*t))
      " Outer Voltage Loop, PI Controller "
      x1 = INTEG((Vref - vCl), xlic)
      ilref = hn1*x1 + hv1*(Vref - vC1)
      " Reference Current Ramp with Slope Compensation -- Vsw ignored "
      iramp = (-vC1/L1)*mod(t,Ts1)
ilcomp = ilref+iramp
      " Determine if Switch 1 is ON or OFF "
      PROCEDURAL(SW1on,isw1 = i1comp,i1ref,iL1)
         IF (ilcomp .GT. iL1) THEN
            SW1on = .true.
            iswl = iL1
         ELSE
            SWlon = .false.
            iswl = 0
         ENDIF
     END !"procedural"
     " Derivative of Inductor 1 Current: v = L di/dt "
     PROCEDURAL (piL1=SW1on, ccm1, Vin1, vC1, Vdi, Vsw, L1)
         IF (SW1on) THEN
            ccm1 = .true.
           piL1 = (Vin1-Vsw-vC1)/L1
        ELSE
           IF (ccm1) THEN
              piL1 = (-Vdi - vC1)/L1
           ELSE
              piL1 = 0.0
                             !"discontinuous conduction mode"
           ENDIF
        ENDIF
     END !"procedural"
     " Derivative of Capacitor Voltage: i = C dv/dt "
```

```
pvCl = (iL1 - io1)/Cl
      " State Variables"
      iLlub = INTEG(piL1, iLlic)
      iL1 = BOUND(0.0, 1.0e6, iL1ub)
      vC1 = INTEG(pvC1, vClic)
      " Discontinuous Conduction Mode when iL tries to go neg "
      SCHEDULE dcml .XN. ill
      " Power Section Dynamics "
      iol = vCl/RLD
      " Converter Output Power "
      S1 = vC1 * io1
   END ! "of derivative"
   DISCRETE dcm1 !" discontinuous conduction mode transition "
      ccml = .false.
      iLub1 = 0.0
   END
END ! "of dynamic"
END ! "of program"
```

2. .CMD File

```
s strplt = .t.
                   ! "one variable per x-axis"
s plt = 1
s calplt = .f.
s devplt = 1
                   ! "6 -> X-windows"
                     "5 -> ps"
                     "1 -> ???"
                   ! "true rotates plot 90 deg"
s ppoplt = .f.
                  ! "x-axis plot units"
s xinspl = 6
s weditg = .f.
                  ! "false suppresses data write each time SCHEDULE
occurs"
s nrwitg = .f.
                  ! "true enables accumulation of data after a CONTIN"
s alcplt = .f.
prepare t, iL1, vC1, ilref, ilcomp, io1, isw1, x1, S1, iramp, vramp
proced iv
 plot vcl,ill
end
proced rl
 s cint = 1.e-5
```

```
s tstop = 0.25
  s RLD = 15.
                    !" 100% load for 1.5kW converter "
  start
  s nrwitg = .true.
  s tstop = 0.45
  s RLD = 30.
                     !" 50% load "
  contin
  s tstop = 0.65
  s RLD = 15.
  contin
  s nrwitg = .false.
  iv
end
proced r2
  s cint = 1.e-5
  s tstop = 0.4
  s RLD = 15.
                     !" 100% load for 1.5kW converter "
  start
  s nrwitg = .true.
  s tstop = .7
  s RLD = 30.
                !" 50% load "
  contin
  s nrwitg = .false.
  iv
end
proced ev
 analyze /eigen
end
```

B. MODEL TWO

.

1. .CSL File

```
! T. Hekman
! Filename: cmc2.csl
! Single converter -- CURRENT MODE
! Features:
! * continuous or discontinuous conduction mode operation
! * purely resistive load
! * closed loop control algorithm
! Control algorithm: Middlebrook
```

PROGRAM

INITIAL

```
! Simulation Parameters "
   MAXTERVAL maxt = 1e-5 !"max step for var step integration algorithm"
   MINTERVAL .mint = 1e-6 !"min step for var step integration algorithm"
   CINTERVAL cint = .5e-4
                                !" data communication interval "
   ALGORITHM ialg = 5
                                 !" 4 -> RK 2nd, 5 -> RK 4th "
   NSTEPS
              nstp = 1
            tstop = 0.01
   CONSTANT
                                !" stop point for integration "
! Power Section Parameters "
   CONSTANT P = 1500.
                                 !" Converter Power 1.5kW "
   CONSTANT fs1 = 2000.
                                !" Switching Frequency 2 kHz "
   Ts1 = 0.0005
                                 !" Switching Period "
   CONSTANT L1 = 10.62e-3
   CONSTANT C1 = 4.8e-3
   CONSTANT RLD = 15.
   CONSTANT Vdi = 0.0
                                !" Diode Voltage Drop "
   CONSTANT Vsw = 0.0
                                !" Switch Voltage Drop "
   CONSTANT w1 = 28.8
   CONSTANT alm = .6212
   CONSTANT tau=15.
   CONSTANT vin1=200.
   shift = 4.625
   LOGICAL SW1on
SW1on = .true.
   iomax = P/Vref
   " Controller Parameters "
        !"Removed vref=150 from here replaced with if then below"
       !" Rated Converter Output Voltage "
"State Variable Initial Conditions "
   CONSTANT iLlic = 0.
            vClic = 0.
   CONSTANT
  CONSTANT xlic = 0.
   " Continuous Conduction Mode "
  LOGICAL ccml
  ccml = .true.
END !"initial"
DYNAMIC
  TERMT (t .GE. (tstop-0.5*cint))
  DERIVATIVE
vref=150.-(150.*exp(-tau*t))
  Is=.025*10.4*iL1
```

```
Is1=3.5*mod(t,Ts1)/Ts1
 Is2=Is+Is1
    " Outer Voltage Loop, PI Controller "
    x1 = INTEG((Vref - vC1), xlic)
    vcont = alm*wl*x1 + alm*(Vref - vC1)
    " Determine if Switch 1 is ON or OFF "
    PROCEDURAL(SW1on, isw1 = vcont, Is2, iL1)
       IF (vcont .GT. Is2) THEN
          SWlon = .true.
          iswl = iLl
       ELSE
          SWlon = .false.
          iswl = 0
       ENDIF
   END !"procedural"
    " Derivative of Inductor 1 Current: v = L di/dt "
    PROCEDURAL (piL1=SW1on, ccm1, Vin1, vC1, Vdi, Vsw, L1)
       IF (SW1on) THEN
          ccml = .true.
          piLl = (Vin1-Vsw-vC1)/L1
       ELSE
          IF (ccm1) THEN
            piLl = (-Vdi - vC1)/L1
         ELSE
            piL1 = 0.0
                         !"discontinuous conduction mode"
         ENDIF
      ENDIF
   END !"procedural"
   " Derivative of Capacitor Voltage: i = C dv/dt "
   pvC1 = (iL1 - io1)/C1
   " State Variables"
   iLlub = INTEG(piL1,iLlic)
   iL1 = BOUND(0.0, 1.0e6, iL1ub)
   vC1 = INTEG(pvC1, vClic)
   " Discontinuous Conduction Mode when iL tries to go neg "
   SCHEDULE dcml .XN. iL1
   " Power Section Dynamics "
   io1 = vC1/RLD
   " Converter Output Power "
   S1 = vC1 * io1
END ! "of derivative"
```

END ! "of program"

2. .CMD File

```
s strplt = .t.
                   ! "one variable per x-axis"
s plt = 1
s calplt = .f.
s devplt = 1
                   ! "6 -> X-windows"
                    "5 -> ps"
                    "1 -> ???"
                  ! "true rotates plot 90 deg"
s ppoplt = .f.
                  ! "x-axis plot units"
s xinspl = 6
s weditg = .f.
                  ! "false suppresses data write each time SCHEDULE
occurs"
s nrwitg = .f.
                  ! "true enables accumulation of data after a CONTIN"
s alcplt = .f.
prepare t,iL1,vC1,vcont,Is2,io1,isw1,x1,S1,Is1
proced iv
 plot vcl,ill
end
proced rl
 s cint = 1.e-5
  s tstop = 0.5
  s RLD = 15.
                     !" 100% load for 1.5kW converter "
  start
  s nrwitg = .true.
  s tstop = 0.7
  s RLD = 30.
                     !" 50% load "
  contin
  s tstop = 0.9
  s RLD = 15.
 contin
  s nrwitg = .false.
 iv
end
proced r2
 s cint = 1.e-5
 s tstop = 0.5
```
```
s RLD = 15. !" 100% load for 1.5kW converter "
  start
  s nrwitg = .true.
s tstop = 1.0
 s RLD = 30. !" 50% load "
  contin
 s nrwitg = .false.
 iv
end
proced r3
 s cint = 1e-5
 s tstop = 0.2
 s RLD = 15.
                 !" 100% load for 1.5kW converter "
 start
 iv
end
                                                 .
proced ev
analyze /eigen
end
```

.



Figure C-1: Classical Control Method Schematic,

APPENDIX C: CLASSICAL CONTROL SCHEMATIC

Figure (C-1) illustrates the implementation of current-mode control using classical control methods. The circuit is analog and uses LM741 Operational Amplifiers.

Starting with the bottom right of Figure (C-1), stabilizing slope compensation is provided by using the ramp signal from pin 8 of the UC3846 PWM chip. The UC3846 ramp exhibits a DC bias as discussed in Chapter II which must be removed and the signal biased to yield a 0V - 7.1V ramp. The 7.1V peak value is determined from the slope of the inductor current during the switch-off period $(-v_{out}/L)$ and the period of the ramp signal (5ms). The circuits required to remove the bias and adjust the zero point of the ramp are not shown in Figure (C-1) due to space limitations. The slope compensation circuit for this control is identical to the one shown on the bottom row of Figure (D-1), up to the point that the ramp is summed with the control signal. The only exception is that no gain is applied in this case. The DC bias of the ramp is removed by a 47nF capacitor placed in series. The signal is then summed with an approximately 0.8V signal to bias the ramp so that the minimum value is zero volts. The 0.8V signal was provided by a LM7806 voltage regulator through a voltage divider. The summing process inverts the signal requiring a second inversion. The signal is buffered before being input to amplifier U17 of Figure (C-1). Amplifier U17 is a non-inverting amplifier sized to produce a 7.1V peak ramp voltage as discussed above in this section. The ramp is now a 0V - 7.1Vpositive-sloped ramp with a 5ms period. The signal is then buffered before being summed with the inverted value of the control voltage to produce I'. Summing an inverted voltage control signal with a positive-sloped ramp and then inverting the result has the same effect as adding a negative slope to a positive control signal.

In retrospect, a better solution for properly sizing the ramp signal would have been to remove the initial bias, amplify the signal, and then adjust the signal to originate at zero volts. This would have eliminated the problem of amplifying a signal and ensuring the minimum value remained at zero. Amplifying the signal after biasing the signal to start at zero resulted in some offset as the signal was not exactly at zero. This

was accounted for by adjusting the voltage divider on the output of the LM7806 experimentally.

The bottom left portion of Figure (C-1) illustrates the current sensing section of the control. The inductor current was sensed using four 0.1Ω wire wound resistors in parallel for an effective resistance of 0.025Ω . This value was selected to reduce power loss in the current sensing resistor while still providing an acceptable signal out. The difference between the high and low sides of the current sensing resistor was determined using a difference amplifier. This output was then sent to the LM311 comparator where it was compared with the slope compensated control signal to produce a gating pulse which is sent to the pulse amplifier.

The top section of Figure (C-1) illustrates the voltage control loop. Converter output voltage is sensed using a 100:1 isolation transformer. The sensed voltage signal is then buffered and sent to a difference amplifier. The difference amplifier determines the value of $v_{ref} - v_{out}$. This signal is the input separately to an integrator and a proportional gain amplifier via two buffers. The inverting integrator has a DC gain of one and a pole at 200Hz. The pole placement was selected to place it one decade below the switching frequency. The gain amplifier is an inverting amplifier with a gain of 2.2 to reflect the gain determined in Chapter III. The signal is then summed using an inverting summer. The integrator output is summed with a gain of 910; the gain amplifier output is summed with a gain of one. The control voltage signal is the output of the inverting summer. This signal is buffered and inverted with unity gain prior to summing with the stabilizing ramp as described above in this section. This is then input to the comparator where it is compared with the slope compensated control signal to produce a gating pulse which is sent to the pulse amplifier.

Not illustrated here, and still required for proper operation, is a method of combinational logic which will guarantee a gate-on signal (comparator output high) only once per 2kHz cycle. The clock pulse output of the UC3846 can provide a synchronized clock signal for digital logic circuits providing that the clock signal DC bias is eliminated and the signal properly sized in amplitude as discussed in Chapter II.



APPENDIX D: MIDDLEBROOK BASED CONTROL SCHEMATIC

69

The control illustrated in Figure (D-1) is an analog implementation of the control method described in reference [27].

Slope compensation is provided by the UC3846 PWM chip which is used to provide a clock pulse and ramp as described in Chapter II. The ramp signal was passed through a 47nF capacitor placed in series to eliminate any DC bias. The ramp signal was then summed with a DC signal to place the origin of the ramp at zero volts and it was amplified with a gain of 2 to achieve the desired 3.5V peak ramp amplitude. A LM7806 voltage regulator was used to provide a stable 6V DC signal for this purpose. The 6V signal was reduced using a voltage divider. The values of $100k\Omega$ and $18k\Omega$ were determined experimentally and yielded the desired result. The summing process inverted the signal requiring a second inversion to return the signal to a positive-sloped ramp. The stabilizing ramp was then buffered prior to summing the ramp with the inverted control signal using an inverting summer. An alternative method would have been to remove the DC bias of the ramp and then invert the ramp signal. A DC bias could then be applied to the inverted ramp causing the signal to originate at a maximum value at the start of each clock period and have a negative slope to zero volts over one switching period. This negative-sloped ramp would be summed with the control voltage to produce the proper slope-compensated control signal. This approach would require the addition of a stable negative voltage supply.

The control voltage was sensed using a 100:1 isolation transformer. This signal was then buffered before being sent to the integrator of Figure (2-10). The integrator inverts the control signal which is then buffered before being summed with the stabilizing ramp using the inverting summer mentioned above. Summing an inverted voltage control signal with a positive-sloped ramp and then inverting the result has the same effect as adding a negative slope to a positive control signal.

The inductor current was sensed using four 0.1Ω wire wound resistors in parallel for an effective resistance of 0.025Ω . This value was selected to reduce power loss in the current sensing resistor while still providing an acceptable signal out. The difference between the high and low sides of the current sensing resistor was determined using a difference amplifier. This output was then buffered and sent to the LM311 comparator where it was compared with the slope compensated control signal to produce a gating pulse which is sent to the pulse amplifier.

Not illustrated here, and still required for proper operation, is a method of combinational logic which will guarantee a gate-on signal (comparator output high) only once per 2kHz cycle. The clock pulse output of the UC3846 can provide a synchronized clock signal for digital circuits providing that the DC bias is eliminated and the signal properly sized in amplitude as discussed in Chapter II.

THIS PAGE INTENTIONALLY LEFT BLANK

.

APPENDIX E: DATA SHEETS

LINEAR LSI PRODUCTS

. .

GENERAL PURPOSE OPERATIONAL AMPLIFIER

µA741/µA741C/SA741C

· · · ·

. .

DESCRIPTION The μ A741 is a high performance oper-

=

FEATURES

- · Internal frequency compensation
- Short circuit protection
- Excellent temperature stability
- High input voltage range

PIN CONFIGURATION



ational amplifier with high open loop gain, internal compensation, high common mode range and exceptional temperature stability. The μ A741 is short-circuit protected and allows for nulling of offset voltage.

ABSOLUTE MAXIMUM RATINGS

PARAMETER	RATING	UNIT
Supply voltage		1
#A741C	±18	v
A741 م	±22	l v
Internal power dissipation		1
N package	500	mw
FE package	1000	mW
Differential input voltage	+30	V
Input voltage	+15	v
Output short-circuit duration	Continuous	
Operating temperature range		
"A741C	0 to +70	•c
SA741C	-40 to +85	•0
"A741	-5510+125	•c
Storage temperature range	-65:0+150	• • • •
Lead temperature (soldering 60sec)	300	•č

NOTE

1

1. For supply voltages less than \pm 15V, the absolute maximum input voltage is

equal to the supply voltage.

EQUIVALENT SCHEMATIC





								•				
Ab.	solute Maximun	n Ratings								ſ		ſ
5 2 5 2 8 6	Mary/Aeropece speci Int the Netional Sam Buttors for syndiations	iffed devices a sconductor Se	re required, fee Office/ Por		petion	I	actege		N Pack	2	K peek (L)Naas offanwise sponded for should michmun negelvin fruct voltege to equal to the negative power supply voltage. R peek of for operating an deviced interpreting, there are not an operated band on a formal michanism of a for a sub- stant a flow devices are deviced interpreting, here deviced interface there do not the michan interpreting interpreting and a new devices are a solid for a sub- ana a flow devices are devices are available in build are not an example operated band on a flow of the michan interpreting interpreting and a new devices are a solid for a sub- device and a flow devices are available in build be another deviced in the sub- stant and a flow devices are available in the flow device and in the sub- stant and a flow devices are available in the flow device and in the sub- stant and a flow device are available in the flow device and in the sub- stant and a flow device are available in the flow device and in the sub- stant and a flow device are available in the flow device and in the sub- stant and a flow device are available in the flow device and in the sub- stant and device are available in the flow device are available in the sub- stant and device are available in the flow device are available in the sub- stant and device are available in the flow device are available in the sub- stant and device are available in the sub- tant and device are available in the sub- tant and device are available in the sub- stant and device are available in the sub- tant and device are available in the sub- sub-sub-sub-sub-sub-sub-sub-	2
- Grote	(era specificação		Votes 2	(a pua	6	Mm 0'		8 70 m	<u>ः स्</u>	Interest of the second se	5
la dang	y Vohage	127		5		225°C/	N (SUILA	5	115(1 How a University of the second test of the second states apply over the full temperature range and for Vg= 2 20V for the U-011A and for Vg= 4 15V Vgs b, and Vgs are measured at Vgs= 6.	M U111.
	entiel input Voltage Voltage Rance	- ABC =	± 30V		•	180°C/W	AF Flow	Į.			Note & The UF411A to 1005 were to the syndhostex. The UF411 is sample wered to heure at least DVL of the units must the specification. Here & The head the summary are protein testage summary which approximately double for every 10C browses in the junction temperature. Sp. 2010 here at The head test test test test test test test tes	to the feed
2 30	te 1) 1 Short Circuit	± 18V	±15V 004	rating T.	ŝ	26	FC/W				production test time. The brand time currents measured are converted to junction innovations. In normal convertion the junction innovations are able innovations as a test of formal ground geodetects. The "As, "Dy where Dy, is the formal residence from junction to enclose. Use of	
E.	ŭ	ontinuoue Co.	R ntinuoue Bhe	1		z	ole 3)		(Note:		recommenzation in the low when an average for a memorial. New 15 Justy (when whether media and the low mean and the low terretaing or decreating thinditereducy in accordance with common A result. A for the set of the set and the low mean forms.	cites, from
					ł	-65°C4	(TA\$160	۴ و	5°C≤T _{A1}	c 150°C	a the formation of the first state of the formation of the formation of the first state of the first	
			2	oldering	1, 10 sec	. 2	0.0		280.0	-	The parameter of the pa	
	Electrical Chara	acteristics	(Note 4)	1 Okusau		emined.					Timped Bertermanne Absorbulation	
Symbol	1 Peremeter	0	onditions	┢	5	11A	L				I prost rei tornance characteristics	1
:					L E		1			Unite	Input Blas Current Input Blas Current Supply Current	
8	Input Offset Voltage	Rg-10 kn. T.	A=25°C		ľ			<u></u>	Ξļ			
	Officer Voltage	Rs = 10 kn (N	ote 5)		F		\downarrow	3	3 8	e		ĒĒ
8	Input Offset Current	V== + 15V		+	+	:		•	(Note 5)	rv.c		Ē
		(Notes 4, 6)		00	~	s s		8	₿	Z		
				 1	╀	~]		2	ž		Ŧ
	Input Bles Current	Va= ± 15V	1	20	+	8 8	Ţ		25	٤		—- П'
		(Notes 4, 6)			1		Ţ	8	8	2		
			7-12	, ;;	+	-1:	1	+	-	٤		
ž	Input Resistance	T1-25C		+	1	8	Ţ		8	٤	Positive Common-Node Negative Common-Node	
Arct	Large Signel Voltage	Va= ±15V, Vo	- ±10V.	╀	₽		Ţ	<u>s</u>	T	-	input Voltage Limit Input Voltage Limit Positive Current L	_ [
		RL-24. TA-2	5 C	8	ấ 		52	<u>30</u>		V/m/		<u>}</u>
		Over Temperats	5	39	R F		=	Į	T			
	Under Vortage Swing	Va- ± 15V, Ri	-104	Ŧ	2 ± 13		:		T	Ě		
0	Input Common-Mode Voltage Range			I Ŧ	9 + +		: =	+ 14.5		> >		
CMRR	Common-Mode	Rector		+	-	5	\square	-11.6	Γ	· >		
	Rejection Ratio			8	<u>8</u>		2	8	Γ	Ę		•
HHS	Bupply Voltage Rejection Ratio	(Note 7)		8	⁸		2	Ę	1		Institute and a server a	r
5	Supply Current			┞	ŀ	Ī	1		1	8		
AC EL	ectrical Charac	teristics (i	Note 4)]		1	٤	Negative Current Limit Output Voltage Swing Output Voltage S	
]						ŀ			j			
		-	Conditions			-	╸	Ę	5			
55	Stew Rate		t 15V. T. = 25C		<u></u> :	- -	5	2	-			
GBW	Gein-Benchwidth Product	r=57	t 15V. TA = 25°C	:	.	╀			>			
ŧ	Equivalent input Noise V	/oftage TA=2	S.C. R ₅ = 1000,	- 		+		-	₹	포		
2	Equivalent (rput Noise C		H	╈	╗	+			ž	₹ E E		an :
					50	\neg	°		ž	H.	BUTTUT SAME CUMMERT (and) RUMMU MOUNTAIR (± Y) A - BETTUT LEALE	5-5596/H/T4
			2.74							7	2.15	

75

N.







are JFET rather than MOSFET remire special handling should be taken Ş 2 empe they 5 Because these do Indu ş

input to minimize "pick-up" and maximize the frequency of the feedback pole by minimizing the capacitance from the input to ground. fer to ensure stability. For example, resistors if but to an input should be placed with the body

The amplifier will operate with a common-mode legal volt, age quall to the toperate with a common-mode legal volt, within and a magetive common-mode voltage awithin When the negative common-mode voltage awithin all of the negative supply, an increase in hyput offset voltage may occur. The LF411 is biseed by a zerver reference which allows nor-mal occur. The LF411 is biseed by a zerver reference which allows nor-mal occur.

Application Hints row

i feedback pole is created when the feedback around any implifier is resistive. The parallel resistance and capacil of the op amp. Dole. in of the device (usually the key of this pole is much 200 of the clo ut) to AC ground set the fra-natances the frequency of th he expected 3 dB frequency from the Input quently then ver, K the fee claced from the 24 70 5.0

3

ritone should be taken to ensure that the por

The LF411 will other a 2 km (and resistance to ± 10V over the lamperature range. The amplitude is broad to other header load currents, however, an increase in front of stat voltage may occur on the negative voltage reving and franky restings.

C. LP311



•						Variation Voltage							Time for Various Output Saturation Voltage									Time for Various Output Limiting	Characteristics							
	Typical Performance Characteristics				Common Mode Lutte								Response Time for Various Response C Input Overdrives E Incut Access									Response Time for Various Response							3	
	- 							i.e						-			د ۔ . . 	- 						••		_				
-	-					-	_										•									_				
		- 10 000 C to 70C C to 160C 200C		Lotte	Ę	٤	٤	V/m/	1 >	ŀ	1 2	\A ₽	٤	٤	>	>	1	1	>	2117	I III	peolications	Thus, there			•				
	Am Ca			Max Unita	7.6 mV	ک 2	. 100 An	V/mV	< F		8 9 5 5	10 mV	36	160 AA	V*-1.6 V	, v .	300	180 A	3.6 V	d voltage first is aquel to the	he pectage must be denied	and thes eurori epochications	ty with 1 and land. Thus, then			•				
· ·	on (Note 2)	controversy		Typ Max Unite	2.0 7.6 mV	2.0 25 M	16 . 100 AA	200 X/mV	1.2 µ6 0.4 · 1.5 V		0.2 100 MV	t0 mV	36 7	160 A	+13.7, -14.7 V+ -1.6 V	0.1 0.4 V	150 300 µ.A	e0 160 IA	2.0 3.6 V ·	re expirit. The negative input voltage timit is equal to the	res, derives in the dust indue pechage must be derived	first vehage, often eurori and the eurori specifications	d within a well of other supply with I and look Thun, these		N+ 3NJ.	•				
	wer Disatpation (Nota 2)	what Short Cloud: Duration (Min Typ Max Units	· 2.0 7.5 mV	2.0 25 A	16 . 100 A	40 200 V/mV	12 Fe Fe V			t0 mV	2 2	160 1	V-+0.6 +13.7, -14.7 V+-1.6 V	0.1 0.4 V	160 300	e0 160 IA	3.0 3.6 V	more the negative expirit. The negative trans values and is equal to the	rested temperatures, devices in the dust-in-the pectage must be deviced	r specified. The effect vehage, effect extremt and yies extremt specifications	of drive the audust within a well of other supply with I and least Thus, these	ge gain and input inpedance.	VODLIECTON & N+ - 3N.	-			•	and the second secon
	Ratings 4 devices are required. Fower Designation (Note 2). Annum	i opocificationa. Orificar O vipus Short Croat Duration (************************************	± 15V istics (Nove 3)	Conditions Ann Typ Max Units	TA=25°C, Ra ≤ 100k 2.0 7.5 mV	TA=25°C 25 A	TA=25°C 16 16 16	T _A = 28°0, R ₄ = 5k 40 200 V/mV	VM - 10 mV, tour - 25 mA 0.4 1.5 V	T	Trazioni Vourasi Vo	As ≤ 100k 10 mV	× %	150 A	V-+0.6 +13.7, -14.7 V+-1.6 V	V+24.5V, V - = 0V Vevic 1 - 10 mV, laave 21, mA	T _A =25°C, Output on 150 200 µA	TA=25°C 60 180 µA	TA=25°C 3.0 3.6 V	streen. The province that we are a set shown the negative experie. The negative legal values that is equal to the section experies which we have	are of the 17311 is bits. For operating at privated temperatures, deriver in the dual index pectage must be devised We junction to employ.	1 = 2.104 and OTC 6T ₄ 6.70°C, writese otherwise specified. The officed vehope, officed survert and thes euronit specifications s 47 excent us to 2.1104 analyse.	ments given are the manimum values required to drive the autional within a vest of either supply with 1 and load. Thus, these	a na soosan na waxaxana macaa si valaga gan and Figad Figadanoa. Wa 190 mV Figad ship with E mV secucitya.	opplied to collector-embine valuage (YT-1) for Yogu146700M ≤ (Y+ 3Y). vound, 11 strend be surrent ethen, (103 u.M. la 300 u.M.		-			

LP311

D. UC3846

1. UC3846 Data Sheet

. . .

FEATURES

- Automatic Feed Forward Compensation
- Programmable Pulse-by-Pulse Current Limiting
- Automatic Symmetry Correction in Push-pull Configuration
- Enhanced Load Response Characteristics
- Paratlel Operation Capability for Modular Power Systems
- Differential Current Sense Amplifier with Wide Common Mode Range
- Double Pulse Suppression
- 500mA (Peak) Totem-pole Outputs
- ±1% Bandgap Reference
- Under-voltage Lockout
- Soft Start Capability
- Shutdown Terminal
- 500kHZ Operation

BLOCK DIAGRAM



The UC1846/7 family of control ICs provides all of the necessary features to implement fixed frequency, current mode control schemes while maintaining a minimum external parts count. The superior performance of this technique can be measured in improved line regulation, enhanced load response characteristics, and a simpler, easier-to-design control loop. Topological advantages include inherent pulse-by-pulse current limiting capability, automatic symmetry correction for push-pull converters, and the ability to parallel "power modules" while maintaining equal current sharing.

UC1846/7 UC2846/7

UC3846/7

Protection circuitry includes built-in under-voltage lockout and programmable current limit in addition to soft start capability. A shutdown function is also available which can initiate either a complete shutdown with automatic restart or latch the supply off.

Other features include fully latched operation, double pulse suppression, deadline adjust capability, and a $\pm 1\%$ trimmed bandgap reference.

The UC1846 features low outputs in the OFF state, while the UC1847 features high outputs in the OFF state.



ABSOLUTE MAXIMUM RATINGS (Note 1)

Supply Voltage (Pin 15)	
Collector Supply Voltage (Pin 13)	+40V
Output Current, Source or Sink (Pins 11, 14)	500mA
Analog Inputs (Pins 3, 4, 5, 6, 16)	0.3V to +ViN
Reference Output Current (Pin 2)	
Svnc Output Current (Pin 10)	-5 mA
Error Amplifier Output Current (Pin 7)	-5 mA
Soft Start Sink Current (Pin 1)	50mA
Oscillator Charoing Current (Pin 9)	5mA
Power Dissination at TA=25°C	1000mW
Power Dissipation at Tc=25°C	2000mW
Storage Temperature Range	65°C to +150°C
Lead Temperature (soldering, 10 seconds	+300°C
Lead remponential (concerning) to concern and Din 12 Current	ve ana nositiva into.

Note 1. All voltages are with respect to Ground, Pin 13. Currents are positive into, negative out of the speficied terminal. Consult Packaging Section of Databook for thermal limitations and considerations of packages. Pin numbers refer to DIL and SOIC packages only.

CONNECTION DIAGRAMS



+401/



UC1846/UC1847 UC3846/UC3847 UC2846/UC2847 TEST CONDITIONS PARAMETER MIN. TYP. MAX. UNITS TYP. MAX. MIN. **Reference Section** ۷ 5.15 5.00 5.10 5.20 5.05 5.10 TJ=25°C, lo=1mA Output Voltage ۳V 5 20 20 5 VIN=8V to 40V Line Regulation m٧ 3 15 3 15 L=1mA to 10mA Load Regulation mV/°C 0.4 0.4 Over Operating Range, (Note 2) Temperature Stability 5.25 ۷ 5.00 5.20 4.95 Line, Load, and Temperature (Note 2) **Total Output Variation** 100 μV 100 10Hz≤ f ≤10kHz, TJ=25°C (Note 2) Output Noise Voltage 5 m٧ 5 TJ=125°C, 1000 Hrs. (Note 2) Long Term Stability mΑ -10 -45 -45 -10 Short Circuit Output Current VREF=0V

			JC1846/	JC1847				<u> </u>
PARAMETER	TEST CONDITIONS	ι	JC2846/	JC2847	ľ	JC3846/L	IC3847	
		Mil	N. TYI	. MA)	C MII	N. TYP	. MAX	UNITS
Oscillator Section								
Initial Accuracy	TJ=25°C	39) 43	47	39) 43	47	kHz
Voltage Stability	VIN=8V to 40V		-1	2		-1	2	%
Temperature Stability	Over Operating Range (Note 2)		-1			-1		%
Sync Output High Level		3.9	4.3	5	3.9	4.35		V
Sync Output Low Level			2.3	2.5	Τ	2.3	2.5	V
Sync Input High Level	Pin 8=0V	3.9			3.9			V
Sync Input Low Level	Pin 8=0V			2.5			2.5	V
Sync Input Current	Sync Voltage=3.9V, Pin 8=0V		1.3	1.5		1.3	1.5	mA
Error Amp Section								
input Offset Voltage			0.5	5	T	0.5	10	mV
Input Bias Current			-0.6	-1		-0.6	-2	μА
Input Offset Current			40	250	1	40	250	nA
Common Mode Range	VIN=8V to 40V	0		VIN-21	/ 0		VIN-2V	V
Open Loop Voltage Gain	AVo=1.2 to 3V, Vcm=2V	80	105		80	105	1	dB
Unity Gain Bandwidth	TJ=25°C (Note 2)	0.7	1.0		0.7	1.0		MHz
CMRR	Vcm=0V to 38V, Vin=40V	75	100		75	100	1	dB
PSRR	VIN=8V to 40V	80	105		80	105		dB
Output Sink Current	VID=-15mV to -5V, VPIN 7=1.2V	2	6		2	6		mA
Output Source Current	VID=15mV to 5V, VPIN 7=2.5V	-0.4	-0.5		-0.4	-0.5		mA
High Level Output Voltage	RL=(Pin 7) 15kΩ	4.3	4.6		4.3	4.6		V
Low Level Output Voltage			0.7	1		0.7	1	V
Current Sense Amplifier Sec	tion				•			
Amplifier Gain	VPIN 3=0V, Pin 1 Open (Notes 3 & 4)	2.5	2.75	3.0	2.5	2.75	3.0	v
Maximum Differential Input	Pin 1 Open (Note 3)							
Signal (VPIN 4-VPIN 3)	RL (Pin 7)=15kW	1.1	1.2		1.1	1.2		v
Input Offset Voltage	VPIN 1=0.5V, Pin 7 Open (Note 3)		5	25		5	25	mV
CMRR	Vcm=1V to 12V	60	83		60	83		dB
PSRR	VIN=8V to 40V	60	84		60	84		dB
Input Bias Current	VPIN 1=0.5V, Pin 7 Open (Note 3)		-2.5	-10		-2.5	-10	μΑ
Input Offset Current	VPIN 1=0.5V, Pin 7 Open (Note 3)		0.08	1	•	0.08	1	μA
Input Common Mode Range		0		VIN-3	0		VIN-3	V
Delay to Outputs	TJ=25°C, (Note 2)		200	500		200	500	ns
urrent Limit Adjust Section								
Current Limit Offset	VPIN 3=0V, VPIN 4=0V, Pin 7 Open						T	
	(Note 3)	0.45	0.5	0.55	0.45	0.5	0.55	v
Input Bias Current	VPIN S=VREF, VPIN 6=0V		-10	-30		-10	-30	μA
hutdown Terminal Section								
Threshold Voltage		250	350	400	250	350	400	mV
Input Voltage Range	•	0		VIN	0		VIN	V
Minimum Latching Current	(Note 6)	1	T		T			
(IPIN 1)		3.0	1.5	1	3.0	1.5		mA

ELECTRICAL

(Unless otherwise stated, these specifications apply for TA=-55°C to +125°C for UC1846/7; -40°C CHARACTERISTICS (cont.) to +85°C for the UC2846/7; and 0°C to +70°C for the UC3846/7; VIN=15V, RT=10K, CT=4.7nF, TA=TJ.)

DARAMETER	TEST CONDITIONS	UC	1846/UC	1847 2847	UCS	3846/UC	3847	
E. M. A. Barris a service		MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	UNITS
Shutdown Terminal Section	(cont.)							
Maximum Non-Latching	(Note 7)		•					
Current (IPIN 1)			1.5	0.8	L	1.5	0.8	mA
Delay to Outputs	TJ=25°C (Note 2)		300	600		300	600	ns
Output Section								. <u> </u>
Collector-Emitter Voltage		40			40	<u> </u>	ļ	
Collector Leakage Current	Vc=40V (Note 5)			200		L	200	<u>µA</u>
Output Low Level	ising=20mA		0.1	0.4		0.1	0.4	<u>v</u>
•••	Isink=100mA		0.4	2.1		0.4	2.1	V
Output High Level	ISOURCE=20mA	13	13.5		13	13.5		V
	ISOURCE=100mA	12	13.5		12	13.5		V
Rise Time	CL=1nF, TJ=25°C (Note 2)		50	300		50	300	ns
Fall Time	CL=1nF. TJ=25°C (Note 2)		50	300		50	300	ns
Under-Voltage Lockout Secti	on							
Start-Up Threshold			7.7	8.0		7.7	8.0	<u>v</u>
Threshold Hysteresis			0.75			0.75		V
Total Standby Current								
Supply Current	:		17	21		17	21	mΑ

(Unless otherwise stated, these specifications apply for TA=-55°C to +125°C for UC1846/7; -40°C ELECTRICAL ERISTICS (cont.) to +85°C for the UC2846/7; and 0°C to +70°C for the UC3846/7; VIN=15V, RT=10k, CT=4.7nF,

Note 2. These parameters, although guaranteed over the recommended operating conditions, are not 100% tested in production. Note 3. Parameter measured at trip point of latch with VPIN s = VREF, VPIN s = 0V.

Note 4. Amplifier gain defined as:

 $G = \frac{\Delta V P i N T}{\Delta V P i N 4}; \Delta V P i N 4 = 0 to 1.0V.$ Note 5. Applies to UC1846/UC2846/UC3846 only due to polarity of outputs. Note 6. Current into Pin 1 guaranteed to latch circuit in shutdown state. Note 7. Current into Pin 1 guaranteed not to latch circuit in shutdown state.

APPLICATIONS DATA

Oscillator Circuit



APPLICATIONS DATA (cont.)



Error Amp Open-Logic D.C. Gain vs Load Resistance







APPLICATIONS DATA (cont.)





UC1846 Open Loop Test Circuit



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright @ 1999, Texas Instruments Incorporated

2. UC3846 Plots



.







Figure E-2: UC3846 Clock Pulse Waveform,

3. UC3846 Schematic

.



Figure E-3: UC3846 Connection Schematic.

.

LIST OF REFERENCES

- Cecere, M. L., "Machinery Systems for the Next Century Combatant," *Proceedings of the ASNE Symposium on 21st Century Combatant Technology*, Pascagoula, Mississippi., pp. 403-435, February 1995.
- [2] Ashton, R. W. and Ciezki, J. G, "A Technology Overview for a Proposed Navy Surface Combatant DC Zonal Electric Distribution System," *Naval Engineers Journal*, v. 111, pp59-69, May 1999.
- [3] Petry, C. and Rumberg, J., "Zonal Electrical Distribution Systems: An Affordable Architecture for the Future," *Naval Engineers Journal*, v. 105, pp. 45-51, May 1993.
- [4] Wolk, R. H., "Fuel Cells for Homes and Hospitals," *IEEE Spectrum*, v. 36, no. 5, pp. 45-52, May 1999.
- [5] Ashton, R. and Ciezki, J. G., "The Application of a Customized DSP Board for the Control of Power Electronic Converters in a DC Zonal Distribution System," Asilomar Conference on Circuits, Systems, and Computers, Pacific Grove, California., November 1998.
- [6] Kline, D.B., Graphical Modeling of Shipboard Electric Power Distribution Systems, Master's Thesis, Naval Postgraduate School, Monterey, California, December 1993.
- [7] Colby, M., Simulation and Control of a Conceptual Shipboard DC Power System, Master's Thesis, Naval Postgraduate School, Monterey, California, December 1993.
- [8] Kipps, M.R., A Modular Approach to Modeling an Isolated Power System on a Finite Voltage Bus Using a Differential Algebraic Equation Solving Routine, Master's Thesis, Naval Postgraduate School, Monterey, California, March 1994.
- [9] Blalock III, H., Power Electronic Converter Simulation, Real-Time Control, and Hardware-in-the-Loop Testing for a Shipboard Integrated Power System, Master's Thesis, Naval Postgraduate School, Monterey, California, March 1995.
- [10] Filor, K., *Shipboard More-Electric*, Master's Thesis, Naval Postgraduate School, Monterey, California, September 1995.

- [11] Salerno, B., Controller Design, Analysis, and Prototype for Ship Service Converter Module, Master's Thesis, Naval Postgraduate School, Monterey, California, June 1996.
- [12] Oberley, M., The Operation and Interaction of the Auxiliary Resonant Commutated Pole Converter in a Shipboard DC Power Distribution Network, Master's Thesis, Naval Postgraduate School, Monterey, California, December 1996.
- [13] Nelson, J., *Design, Analysis and Prototype for One-Cycle Controller*, Master's Thesis, Naval Postgraduate School, Monterey, California, December 1995.
- [14] Allen, K., Practical Implementation of a DC-DC Buck Chopper in a Shipboard DC Power Distribution Network, Master's Thesis, Naval Postgraduate School, Monterey, California, March 1997.
- [15] Badorf, M., Power Electronic Building Block Testbed Stability Criteria and Hardware Validation Studies, Master's Thesis, Naval Postgraduate School, Monterey, California, June 1997.
- [16] Langlois, T., The Analysis of Interconnected, High-Power DC-DC Converters for DC Zonal Electrical Distribution, Master's Thesis, Naval Postgraduate School, Monterey, California, June 1997.
- [17] Hanson, R., Implementing Desired Control Algorithms for ARCP Inverters and DC-to-DC Converters Using Existing DSP Resources, Master's Thesis, Naval Postgraduate School, Monterey, California, June 1997.
- [18] Floodeen, D.L., Using the PEBB Universal Controller to Modify Control Algorithms for DC-to-DC Converters and Implement Closed-Loop Control of ARCP Converters, Master's Thesis, Naval Postgraduate School, Monterey, California, September 1998.
- [19] Moore, J., Frequency Based Load Sharing in Current-Mode-Controlled Buck Converters, Master's Thesis, Naval Postgraduate School, Monterey, California, March 1999.
- [20] Marinac, M., Control of Paralleled Inverters in the Naval DC Zonal Distribution System, Master's Thesis, Naval Postgraduate School, Monterey, California, September 1999.

- [21] Turner, C., Design and Implementation of a Zero Voltage Switching (ZVS) Pulse Width Modulated (PWM), High Frequency Resonant Chopper with Controller, Master's Thesis, Naval Postgraduate School, Monterey, California, September 1999.
- [22] Ashton, R. and Ciezki, J, Analysis of a PWM Resonant Buck Chopper for Use as a Ship Service Converter Module, Technical Report, Naval Postgraduate School, Monterey, California, January 1999.
- [23] Fisher, M.J., *Power Electronics*, PWS-Kent Publishing Co., Boston, Massachusetts, 1991.
- [24] Mohan, N., Underwood, T., and Robbins, W., *Power Electronics Converters, Applications, and Design.*, Wiley and Sons, New York, 1989.
- [25] Hsu, S. and others, "Modeling and Analysis of Switching DC-DC Converters in Constant-Frequency Current-Programmed Mode," *IEEE Power Electronics* Specialist Conference Record 1979, pp. 284-301, 1979.
- [26] Krein, Phillip T., *Elements of Power Electronics*, Oxford University Press, New York, 1998.
- [27] Middlebrook, R. D., "Modeling Current-Programmed Buck and Boost Regulators," *IEEE Transactions on Power Electronics*, v.4 no.1, January 1989.
- [28] Pressman, Abraham, Switching Power Supply Design, McGraw Hill, New York, 1998.
- [29] Unitrode Corporation, "Application Note U-93," *Applications Handbook*, pp3-1 to 3-8, Unitrode Corporation, 1997.
- [30] Dixon, Lloyd, "Average Current-Mode Control of Switching Power Supplies," *Applications Handbook*, pp3-356 to 3-369, Unitrode Corporation 1997.
- [31] Perrault, D. and Verghese, G., "Time-Varying Effects and Averaging Issues in Models for Current-Mode Control," *IEEE Transactions on Power Electronics*, v. 12, no. 3, May 1997.
- [32] Tang, W., Lee, F., and Ridley, R., "Small-Signal Modeling of Average Current-Mode Control," *IEEE Transactions on Power Electronics*, v. 8, no. 2, April 1993.
- [33] Silva, M. and Anunciada, A, "A New Current-Mode Control Process and Applications", *IEEE Transactions on Power Electronics*, v. 12, no. 4, October 1991.

- [34] Middlebrook, R., "Topics in Multiple-Loop Regulators and Current-Mode Programming," *IEEE PESC (PESC '85 Record)*, pp. 716-732, June 1985.
- [35] Redl, R. and Novak, I., "Stability Analysis of Constant-Frequency Current-Mode Controlled Switching Regulators Operating Above 50% Duty Ratio," *IEEE PESC* we(PESC '82 Record), pp 213-223, 1982.
- [36] Hong, S., Jo, B., and Youn, M., "Duty Cycle Generator for Average Model of Buck Converter with Current-Mode Control – Using Analog Behavioral Modeling of Pspice," *IEEE Transactions on Power Electronics*, v. 11, no. 6, November 1996.
- [37] Mahdavi, J. and others, "Analysis of Power Electronic Converters Using the Generalized State-Space Averaging Approach," *IEEE Transactions on Circuits and Systems I*, v. 44, no. 8, August 1997.
- [38] Silva, M. and Anunciada, A., "On the Stability and Subharmonic Susceptability of Current-Mode Controlled Converters," *IEEE PESC 1992 (PESC '92 Record)*, pp. 345-353, 1992.
- [39] Redl, R. and Novak, I., "Instabilities in Current-Mode Controlled Switching Voltage Regulators," *IEEE PESC 1981 (PESC '81 Record)*, pp 17-28, 1981.
- [40] Tymerski, R. and Duwang, L., "State Space Models for Current Programmed Pulse Width Modulated Converters," *IEEE Power Electronics Specialists Conference, 1992. (PESC '92 Record)*, v. 1, pp. 337–344, 1992

INITIAL DISTRIBUTION LIST

1.	Defense Technical Information Center
	8725 John J. Kingman Rd., STE 0944
	Fort Belvoir, Virginia 22060-6218
2.	Dudley Knox Library
	Naval Postgraduate School
	Monterey, California 93943-5101
3.	Chairman, Code EC1
	Department of Electrical and Computer Engineering
	Monterey, California 93943-5121
4.	John Ciezki, Code EC/Cy3
	Department of Electrical and Computer Engineering
	Naval Postgraduate School
	Monterey, California 93943-5121
5.	Robert Ashton, Code EC/Ah
	Department of Electrical and Computer Engineering
	Monterey, California 93943-5121
6.	Naval Surface Warfare Center1
	Attn: Joe Borroccini (Code 814)
	Philadelphia Naval Business Center
	Building 77L Dhiladalahia DA 10112 5082
	riniadeipnia, rA 19112-3083
7.	Thomas P. Hekman
	San Diego, California 92117

.

.