AFRL-IF-RS-TR-1999-22 Final Technical Report February 1999



OPTOELECTRONIC MEMORY INTERFACE

California Institute of Technology

Sponsored by Defense Advanced Research Projects Agency DARPA Order No. AO B667/24

APPROVED FOR PUBLIC RELEASE; DISTRIBUTION UNLIMITED.

The views and conclusions contained in this document are those of the authors and should not be interpreted as necessarily representing the official policies, either expressed or implied, of the Defense Advanced Research Projects Agency or the U.S. Government.

AIR FORCE RESEARCH LABORATORY INFORMATION DIRECTORATE ROME RESEARCH SITE ROME, NEW YORK

19990323 057

DTIC QUALITY INSPECTED 1

This report has been reviewed by the Air Force Research Laboratory, Information Directorate, Public Affairs Office (IFOIPA) and is releasable to the National Technical Information Service (NTIS). At NTIS it will be releasable to the general public, including foreign nations.

AFRL-IF-RS-TR-1999-22 has been reviewed and is approved for publication.

APPROVED:

Lang I Sunada

GARY T. SUNADA, Lt., USAF Project Engineer

FOR THE DIRECTOR:

JOSEPH CAMERA, Deputy Chief Information & Intelligence Exploitation Division Information Directorate

If your address has changed or if you wish to be removed from the Air Force Research Laboratory Rome Research Site mailing list, or if the addressee is no longer employed by your organization, please notify AFRL/IFED, 32 Brooks Road, Rome, NY 13441-4114. This will assist us in maintaining a current mailing list.

Do not return copies of this report unless contractual obligations or notices on a specific document require that it be returned.

OPTOELECTRONIC MEMORY INTERFACE

Demetri Psaltis

Contractor: California Institute of Technology				
Contract Number: F30602-97-1-0204				
Effective Date of Contract:	23 May 1997			
Contract Expiration Date:	22 November 1997			
Short Title of Work:	Optoelectronic Memory Interface			
Period of Work Covered: Principal Investigator:	May 97 - Nov 97 Demetri Psaltis			
AFRL Project Engineer: Phone:	Lt. Gary T. Sunada (315) 330-2499			

Approved for public release; distribution unlimited.

This research was supported by the Defense Advanced Research Projects Agency of the Department of Defense and was monitored by Lt. Gary T. Sunada, AFRL/IFED, 32 Brooks Road, Rome, NY 13441-4114.

REPORT DOCUMENTATION PAGE			Form Approved OMB No. 0704-0188		
Public reporting burden for this collection of information is estimated to average 1 hour per response, including the time for reviewing instructions, searching existing data sources, gathering and maintaining the data needed, and completing and reviewing the collection of information, including suggestions for reducing this burden, to Washington Headquarters Services, Directorate for Information of persisting and Reports, 1215 burden, to Washington, Headquarters Services, Directorate for Information of persisting and Reports, 1215 burden, to Washington, DC 20503.					
1. AGENCY USE ONLY (Leave blank)	2. REPORT DATE	3. REPORT TYPE AND DAT			
	February 1999	Fina			
4. TITLE AND SUBTITLE			5. FUNDING NUMBERS		
			C - F30602-97-1-0204		
OPTOELECTRONIC MEMORY	INTERFACE		PE - 62712E PR - B667		
6. AUTHOR(S)			TA - 00 WU - 02		
Demetri Psaltlis					
7. PERFORMING ORGANIZATION NAME(S) AN	D ADDRESS(ES)		8. PERFORMING ORGANIZATION REPORT NUMBER		
California Institute of Technology			N/A		
Department of Electrical Engineer	ing		IN/A		
Mail Stop 136-93	•				
-					
Pasadena CA 91125 9. sponsoring/monitoring agency nam	E(S) AND ADDRESS(ES)		10. SPONSORING/MONITORING Agency Report Number		
Defense Advanced Research Proje	÷ ·	earch Laboratory/IFED	AFRL-IF-RS-TR-1999-22		
3701 North Fairfax Drive	32 Brooks Ro				
Arlington VA 22203-1714	Rome NY 134	41-4114			
11. SUPPLEMENTARY NOTES					
Air Force Research Laboratory Pr	roject Engineer: It Gary T	Sunada/IFED/(315) 33	0-2499		
Air Force Research Laboratory Pl	loject Engineer. Et. Oary 1.	Sumada 11 227 (515) 55			
12a. DISTRIBUTION AVAILABILITY STATEMEN	IT	<u></u>	12b. DISTRIBUTION CODE		
Approved for public release; distribution unlimited.					
13. ABSTRACT (Maximum 200 words)					
Ontoelectronic Memory Interface	research involves comparing	of read/write holograph	hic memory module with silicon		
storage, magnetic storage on issue	e of cost, density, size and sp	eed. With a photorefra	ctive crystal on top of a silicon		
interface, the holographic memory	y is of cost efficiency, volum	e compactness, and fast	data accessing. Key challenges to		
implement the competitive hologr	aphic memory are discussed	in this report.			
		<u></u>			
14. SUBJECT TERMS			15. NUMBER OF PAGES		
			20 16. PRICE CODE		
Holography, Optical Memory, Pl	hase Conjugate				
17. SECURITY CLASSIFICATION	8. SECURITY CLASSIFICATION OF THIS PAGE	19. SECURITY CLASSIFICAT OF ABSTRACT	ION 20. LIMITATION OF ABSTRACT		
		UNCLASSIF			
UNCLASSIFIED	UNCLASSIFIED	UNCLASSIF	Standard Form 298 (Rev. 2-89) (EG)		

.

ABSTRACT

This document is a final report on the works of integrated modular holographic memories, in response to the initial proposal 96-31-6, "Optoelectronic memory interface." We compared the read/write holographic memory module with silicon storage, magnetic storage on issues of cost, density, size and speed. With a photorefractive crystal on top of a silicon interface, the holographic memory is of cost efficiency, volume compactness and fast data accessing. Key challenges to implement the competitive holographic memory are discussed.

1. INTRODUCTION

Over the past few decades, the personal computers and the internet have transformed the whole world as people are able to store, retrieve and process more and more information easier and faster. All these benefits inspire more scientific researches on faster, smaller, cheaper and more powerful computer and memory system. Semiconductor electronics have been and will continue to be the driving force in this effort. According to the National Technology Roadmap For Semiconductors 1997(NTRS97),¹ the semiconductor industry has maintained a 25-30% per-year cost reduction per function and the average 10.5%/year reduction rate in feature size throughout its history. It is projected to keep this historic trend for another decade until it reaches physical limits as feature sizes approach 100nm. The magnetic storage density of over 10 Gbits/in² is commercially available and keeps pushing to the micro-magnetic limit.

With a photorefractive crystal sitting on top of silicon, a read/write holographic memory is a potential competitive technique to store more data with faster data access, smaller silicon area, lower cost and smaller volume, compared with the traditional silicon Dynamic Random Access Memory (DRAM). Instead of storing data on the silicon area, pages of data are stored as holograms inside the same crystal volume. The silicon devices are only interfaces to read/write holograms to the memory.

Due to the intrinsic parallelism of the holographic memory and the use of silicon interface output, the recording and accessing bandwidths of holographic memory are comparable with silicon DRAM, far more faster than the magnetic storage. Therefore we will concentrate on the DRAM performance as the comparison target for the integrated modular holographic memory.

In section 2, we will discuss the properties of the holographic memory. Section 3 will compare the holographic memory with the silicon memory on issues of cost, density, size and speed. The challenges to the device development, material research and algorithm of data organization for implementing a competitive holographic memory system are addressed.

2. A HOLOGRAPHIC MEMORY SYSTEM

In a holographic memory, a page of data is recorded as phase gratings by interference between the spatial modulated signal beam and a coherent reference beam inside a photorefractive crystal such as LiNbO₃, BaTiO₃, etc. When the identical reference beam is brought back, the signal wavefront is reconstructed by the diffraction and recovers the data. A large number of different holograms can be recorded in the same

volume of a photorefractive material by angle, spatial, fractal, wavelength, phase coding, peristrophic or shift multiplexing. This leads to a very high data storage density in a crystal. If we assume each page of data has N by N binary pixels and M pages recorded in a crystal of volume V, then we will have storage density MN^2/V bits per volume. Typically N=10³, M=10³ and V=1 cm³, yielding a density of 10⁹ bits/cm³.

Two compact holographic memory designs with different detectors are shown in Figure 1. Different pages of data are angle multiplexed by a laser diode (LD) array. A different one LD is chosen to record and reconstruct one corresponding data page. The switching speed from one page to another can be as fast as 10 microseconds. After being collimated, the beam is separated into two branches. The signal branch goes through Spatial Light Modulator (SLM) or Dynamic Holographic Refresher (DHR) before entering the crystal. Instead of the identical reference beam, the phase conjugate of the reference beam is used for the reconstruction of the signal beam. The volume grating diffraction reconstructs the phase conjugate signal beam, which travels backward and self-focuses back to the original location of the SLM.

The phase conjugate reference beam is achieved by reflection of plane wave reference beams. For each LD cell, there is another cell symmetric to the optical axis of the collimating lens, which constructs the conjugate beam in the crystal by reflection. Compared with using a real phase-conjugate mirror, using a flat mirror is easy, compact and efficient. Simulation indicates that as long as the reference wavefront is a plane wave within one-tenth of a wavelength, we can get up to 90% percent diffraction efficiency using conjugate readout compared to the conventional architecture.

To detect the reconstructed signal, we can deflect the signal to a detector array with a beamsplitter as in Figure 1 (b). The detector cell has the same physical size as the SLM pixel and is aligned pixel to pixel with the SLM image.

Another method is to design a photo sensor cell next to each SLM pixel on the same chip, which leads to the idea of the DHR chip.² With the phase conjugate reconstruction, the image of each pixel is self-aligned to its photo sensor, as shown in Figure 1 (a). This makes the system easier to operate and more reliable, at the expense of data page density because of larger area for each cell to contain both the deflector and the sensor.



Figure 1. Architectures of phase conjugate holographic memory with (a) DHR chip; (b) separated SLM and detector array. Crystal.: photorefractive crystal; BS: Beam Splitter; M: Mirror; L: Lens.



Figure 2. The cross section of Opto-Electronic IC, a DHR cell including a liquid crystal controlled reflector and a photo sensor.



Figure 3. The conjugate reconstruction of 25 holograms by the DHR chip. 1) hologram #1 after 1 cycle recording: 2),3),4) hologram #1,#13,#25 after 100 cycle of refreshing.

Figure 2 shows the cross section of one cell in a DHR chip. Each cell is of $132x211 \ \mu\text{m}^2$, containing a liquid crystal controlled reflector and a photo sensor. DHR chips are fabricated with 24 by 20 cells on a medium size chip by 2 μ m process. Figure 3 shows the experimental results of recording, reconstructing and refreshing the holograms in a phase conjugate system with the DHR chip.

Figure 4 shows a model of the holographic memory module with a DHR chip, where LD array is not included. In this module, one 1x1x1 cm³ LiNbO3 crystal is used as storage medium on top of a 1x1 cm² silicon interface. With aggressive projection of one microns dimension for each SLM and Detector pixel, this system can store 50 Gbits on 500 pages. Each page contains 10,000 by 10,000 binary pixels.

We assume that 100 photons are collected for each pixel to have a reasonable SNR detection. To achieve the accessing time 25 μ s for each page, it requires a reconstructed power of 0.16 mW. For a material with M/10, the readout reference beam intensity must be at least 0.4W. This will give the data accessing bandwidth as 4 Terabit/sec for each module. At present, a readout time of 250 μ sec is feasible given the power available from LDs.

Silicon $(1x1 \text{ cm}^2)$	\$125
$LiNbO_3$ (1x1x1 cm ³)	\$10
Liquid Crystal	\$5
Beamsplitters and lens	\$6
LD array (500)	\$25 - 100
Total:	\$171-246

 Table 1. The estimated cost of each component in a holographic memory module.



Figure 4. A practical model of a phase conjugate holographic memory module. It includes a DHR chip, one $LiNbO_3$ crystal, two beamsplitters and two mirrors.

3. COMPARING WITH SILICON STORAGE

To build a holographic memory competitive with silicon storage, it is essential to be more cost-efficient, faster data accessing and smaller in volume. We will discuss these issues respectively and address the advantages and drawbacks of the holographic module.

1. Cost model

For the holographic module, the cost includes mainly three parts: silicon interface C_{Si} , optical elements C_{Opt} and LD array C_{LD} , where the LD cost is the most uncertain element. The cost for the optical elements is well known. To compare with the cost of silicon storage DRAM, which is proportional to the silicon area, we assume the same cost for the same silicon area in both holographic memory and DRAM. The cost ratio per megabyte CR of holographic memory to the silicon storage will be:

$$CR = \frac{C_{s_i} + C_{opt} + C_{vCSEL}}{C_{s_i}} \cdot \frac{R}{M}$$
(1)

where the R is the pixel area ratio of the SLM and detector to the silicon area of each bit on DRAM, M is the number of holograms multiplexed in the crystal on top of the silicon. With the fixed cost of silicon area C_{Si} , optical elements C_{Opt} , and LD array C_{LD} , the key to have a small cost ratio CR is to have small R and large M, which means a high storage density in holographic memory comparing with the DRAM.

The number of holograms to be recorded and readout with reasonable bit error rate, is limited by the dynamic range and sensitivity, or the M/# of the material.³ With M holograms recorded with exponential schedule to keep each hologram the same intensity, the diffraction efficiency of each hologram would be:

$$\eta = \left(\frac{M/\#}{M}\right)^2 \tag{2}$$

Recording and reading 10,000 holograms at one location of a LiNbO₃ crystal was demonstrated with a similar system.⁴ However limited by the material M/# and the LD array number and power, it is practical to keep M below 1000.

For current commercial SLM and detector array, the pixel area is typically $4x4\mu m^2$. And the current commercial DRAM is $1 \mu m^2/bit$,¹ which leads R=16. With typical M=1000, we have R/M=1.6%, which leads to a small and promising CR. However if the DRAM keeps the history trend as the NTRS97 projected, the DRAM cell will be $0.04\mu m^2/bit$ in 2006. To keep the R around 25, the pixel size of the holographic data pages has to be $1x1\mu m^2$ or even smaller, which is achievable for the holographic memory system.

Figure 5 shows the experimental demonstration of the recording and reconstruction of $1x1 \ \mu m^2$ random pixel mask as SLM. The phase conjugate reconstruction magnified by a x80 microscope is shown in Figure 5 a). The intensity histogram in Figure 5 b) is sampled within a 30x30 super-pixel region, which gives Bit Error Rate (BER) at 7x10⁻⁵. This finite BER indicates the requirement for error correction coding for the holographic memory.



Figure 5. a) A phase conjugate reconstruction of the random $1 \times 1 \mu m^2$ pixels. b) The intensity histogram for the reconstruction and the Gaussian fitting. SNR=4.8, and BER= 7×10^{-5} .

Comparing the cost per megabyte for the DRAM projection of 42 cents/Mbyte in 2006, we have the cost estimation for the holographic module in table 1, where we assume the same cost per area for silicon usage. With the R=25 for $1x1\mu m^2$ pixel size and M=500, the cost for holographic memory is around 4 cents/Mbyte, one order of magnitude lower than the DRAM in 2006.

However, if the DRAM feature size keeps decreasing beyond $0.04\mu m^2$ /bit with the historic trend, the holographic memory would not be able to follow the pixel size decreases. The pixel size of $1 \times 1 \mu m^2$ is

already approaching the physical limit of the wavelength of the light. Therefore with the increasing ratio R, holographic memory will lose its edge comparing with the silicon storage.

A key challenge to the small pixel size is to develop high resolution SLM and detector array to achieve the pixel size as small as $1 \times 1 \mu m^2$.

2. Volume Density

The volume density comparison is similar to the cost model.^{5,6} For the previous holographic memory module, the silicon surface density will be up to 440 bits/ μ m² due to the multiplexing M=500 and R=25, which is M/R times higher than the projected DRAM density 22 bits/ μ m² in 2006. For matching the capacity of a holographic module with certain silicon area, as much as M/R times silicon area are needed for conventional silicon storage. These silicon area can be either fabricated on one silicon chip, or on several chips, or combined on several layer by flip chip interconnect. With a factor M/R >20, the holographic memory is expected to have a more compact volume than the silicon storage system.

3. Read/Write Speed

A holographic memory has a large writing and reading speed due to the intrinsic parallelism during recording and reconstructing one full page of data each time. The data transfer rate is N^2/τ , where τ is either the reading time τ_R or the recording time τ_W for one page of data. For the previous holographic module, $N=10^4$, and $\tau_R=25\mu$ s, $\tau_W=100\mu$ s, it has reading rate at $4x10^{12}$ bits/sec and writing rate at 10^{12} bits/sec. Comparing with the projected 16Gbit-DRAM on a 790 mm² silicon chip in 2006, which will have 1GHz clock and 2000 pins, DRAM has a maximum read/write rate at $2x10^{12}$ bits/sec. The holographic memory has faster accessing rate and compatible writing rate, although the latency for each page is relatively slow.

To increase the data transport speed, it is essential to increase the number of pixels in each page and decrease the reading/writing time for each page. Both are limited by the power output from the LD array and the M/# of the material. With higher power output and/or higher M/#, it can support a larger data page and decreases the reading and recording time τ_R , τ_W . For the previous holographic module with M/10 and the reading rate at 25 µs for 10⁸-pixel-page, it requires the LD array output power as 0.4 W for each, which is achievable for the LD array.

Another drawback for the holographic memory is the disparity between the recording speed and the reading speed. The data accessing time depends on the diffraction efficiency of each hologram, or the M/# of the material. Current photorefractive materials give M/# at the order of 1. To achieve fast accesses to 500 pages, it is crucial to find materials of M/# around 10 or higher. For the recording process, the time to record one hologram depends on the sensitivity of the material. Normally the recording speed is slower than the access speed because of low sensitivity.

This raises another challenge to develop the advanced photorefractive material with high M/# and sensitivity. Current research shows promising results on the material M/# and the sensitivity improvement by optimizing the material doping level and processing. Other work on the doubly doped material for holographic memory⁷ provides a potential material with high sensitivity, large M/# and nonvolatility during reading process.

4. Random Access

A holographic memory can randomly access any page of data recorded. However it is difficult to write a new page of data onto an old page of data without changing other pages. The old data page has to be erased before recording a new page on it. Experiments demonstrated that one page can be erased independently and a new page is written at the same location without loss of other page of data.⁸ However, it is too complicated to implement it into a practical compact holographic memory.

In addition, the holographic grating recorded in the photorefractive material continues to decay during reading and writing of other gratings at the same location. The data needs to be refreshed during the usage to keep it above acceptable threshold intensity. This can be done by readout the page of data and record it back to the original location to enforce the grating. Experiments are done to record 25 holograms and refresh for 100 times, which demonstrated the ability to refresh with the DHR chip.⁹ Figure 3 shows the samples of 25 data images stored and after refreshed 100 times. There is no bit error during these refreshing processes.

A natural storage algorithm for the holographic memory is to keep recording new data into new pages while refreshing old pages in a module. When most the pages of data in a module are obsolete, the whole module is erased before reloading remaining data and new data into it. Considering the big capacity for each module, this is inconvenient compared with silicon storage. In addition, the holographic memory processes data in pages of size 100 Megabit, which is also considerable large as a basic data processing unit. Therefore a practical memory system should combine several holographic modules with some silicon storage as buffer. And special algorithms are necessary to organize and manipulate the data structure.

4. CONCLUSIONS

With an optical crystal seating on top of a silicon interface, the integrated modular holographic memory has comparable recording and accessing bandwidth with DRAM technology, which is much faster than the magnetic storage. Compared with silicon DRAM storage, holographic memory has more cost efficiency than the traditional DRAM, and comparable storage density. It also has the shortcomings of low recording speed, long page latency time, error correct coding requirement, random-page recording complication and large data processing unit. A practical and competitive memory system should combine the holographic memory of low cost and large storage capacity with the conventional flexible silicon storage as buffer. To implement this competitive system, four key challenges have to be overcome: high resolution SLM and detector array, high power high density LD array, advanced photorefractive materials and the data organization algorithm.

5. REFERENCES

- 1. The National Technology Roadmap for Semiconductors, SIA, 1997 edition.
- J-J. P. Drolet, G. Barbastathis, and D. Psaltis, "Integrated optoelectronic interconnects using liquidcrystal-on silicon VLSI", SPIE CRV62, 1996, pp.106-131
- F. H. Mok, G. W. Burr, D. Psaltis, "System metric for holographic memory systems", Opt. Letters, vol. 21, 1996, pp. 896-898
- 4. G. Burr, X. An, D. Psaltis, and F. Mok, "Large-scale rapid access holographic memory" 1995 Optical Data Storage Meeting, SPIE Technical Digest Series, vol. 2514, 1995, pp. 363-371
- J-J. P. Drolet, "Optoelectronic devices for information storage and processing", Ph.D. thesis, California Institute of Technology, 1997.
- G. Barbastathis, "Intelligent Holographic Databases", Ph.D. thesis, California Institute of Technology, 1997.
- 7. K. Buse, A. Adibi, and D. Psaltis, "Nonvolatile holographic storage in doubly-doped lithium niobate crystals", Nature, Vol. 393, pp665-668 June 98
- 8. Y. Qiao and D. Psaltis, "Sampled dynamic holographic memory", Opt. Letters, vol. 17, 1992, pp.1376-1378
- 9. J-J. P. Drolet, E. Chuang, G. Barbastathis, and D. Psaltis, "Compact, integrated dynamic holographic memory with refreshed holograms", Opt. Letters, vol. 22, No. 8, 1997, pp.552-554

LT. GARY T SUNADA 1 AIR FORCE RESEARCH LABORATORY/IFED 32 BROOKS ROAD RJME, NY 13441-4114 5 DEMETRI PSALTIS CALIFORNIA INSTITUTE OF TECHNOLOGY DEPT OF ELECTRICAL ENGINEERING MAIL STOP 136-93 PASADENA, CA 91125 AFRL/IFDIL 1 2 TECHNICAL LIBRARY 26 ELECTRONIC PKY RDME NY 13441-4514 ATTENTION: DTIC-OCC 2 4 DEFENSE TECHNICAL INFO CENTER 8725 JOHN J. KINGMAN ROAD, STE 0944 FT. BELVOIR, VA 22060-6218 DEFENSE ADVANCED RESEARCH 7 1 PROJECTS AGENCY 3701 NORTH FAIRFAX DRIVE ARLINGTON VA 22203-1714 ATTN: NAN PERIMMER 1 12 IIT RESEARCH INSTITUTE 201 MILL ST. ROME, NY 13440 AFIT ACADEMIC LIBRARY 1 17 AFIT/LDR, 2950 P.STREET AREA B. BLDG 642 WRIGHT-PATTERSON AFB OH 45433-7765 AFRL/MLME 1 19 2977 P STREET, STE 6 WRIGHT-PATTERSON AFB OH 45433-7739 ATTN: SMDC IM PL 1 24 US ARMY SPACE & MISSILE DEF CMD P.O. BOX 1500 HUNTSVILLE AL 35807-3801 27 COMMANDER, CODE 4TL000D 1 TECHNICAL LIBRARY, NAWC-WD **1 ADMINISTRATION CIRCLE** CHINA LAKE CA 93555-6100

SPACE & NAVAL WARFARE SYSTEMS Command, executive director (PD13A) Attn: MR. Carl Andriani 2451 Crystal Orive Arlington VA 22245-5200	1	29
CDR, US ARMY AVIATION & MISSILE CMD REDSTONE SCIENTIFIC INFORMATION CTR ATTN: AMSAM-RD-DB-R, (DDCUMENTS) REDSTONE ARSENAL AL 35898-5000	2	31
REPORT LIBRARY MS P364 LOS ALAMOS NATIONAL LABORATORY LOS ALAMOS NM 87545	1	33
AFIWC/MSY 102 HALL BLVD, STE 315 SAN ANTONIO TX 78243-7016	1	38
USAF/AIR FORCE RESEARCH LABORATORY AFRL/VSJSA(LIBRARY-BLDG 1103) 5 WRIGHT DRIVE HANSCOM AFB MA 01731-3004	1	44
ATTN: EILEEN LADUKE/0460 MITRE CORPORATION 202 BURLINGTON RD BEDFORD MA 01730	1	45
OUSD(P)/DTSA/DUTD ATTN: PATRICK G. SULLIVAN, JR. 400 ARMY NAVY DRIVE SUITE 300 ARLINGTON_VA 22202	2	46
DR ROBERT LEHANEY Darpa/eto 3701 North Fairfax Drive Arlington, VA 22203-1714	1	2
DR. ALAN CRAIG HQ AFOSR/NE 110 DUNCAN AVE SUITE 3115 BOLLING AFB DC 20332-0001	1	3

JIM CUSACK ROME LABORATORY/OCP 25 ELECTRONIC PARKWAY ROME, NY 4515

MICHAEL GILBERT CENTRAL IMAGERY OFFICE 8401 OLD COURTHOUSE ROAD VIENNA, VA 22182

MAJ JOHN L STEVENS AFSOC/DOX 100 BARTLEY STREET HURLBURT FIELD, FL 32544-5273

DARPA/ETO 1 10 ATTN: DR. ELIAS TOWE 3701 NORTH FAIRFAX DRIVE ARLINGTON, VA 22203-1714

1

1

1

1

5

7

8

11

AMES RESEARCH CENTER ATTN: DR. CHARLES GARY MAIL STOP 269-3 MOFFETT FIELD, CA 94035-1000

MISSION OF AFRL/INFORMATION DIRECTORATE (IF)

The advancement and application of information systems science and technology for aerospace command and control and its transition to **air**, space, and ground systems to meet customer needs in the areas of **Global** Awareness, Dynamic Planning and Execution, and Global Information Exchange is the focus of this AFRL organization. The directorate's **areas** of investigation include a broad spectrum of information and fusion, communication, collaborative environment and modeling and simulation, defensive information warfare, and intelligent information systems technologies.