

## FPGA PROCESSOR IMPLEMENTATION FOR THE FORWARD KINEMATICS OF THE UMDH

THESIS

Steven M. Parmley

AFIT/GE/ENG/97D-21

DTIC QUALITY INSPECTED &

## DEPARTMENT OF THE AIR FORCE AIR UNIVERSITY AIR FORCE INSTITUTE OF TECHNOLOGY

Wright-Patterson Air Force Base, Ohio

## FPGA PROCESSOR IMPLEMENTATION FOR THE FORWARD KINEMATICS OF THE UMDH

### THESIS

## Steven M. Parmley

## AFIT/GE/ENG/97D-21

Approved for public release; distribution unlimited

# FPGA PROCESSOR IMPLEMENTATION FOR THE FORWARD KINEMATICS OF THE UMDH

### THESIS

Presented to the Faculty of the Graduate School of Engineering

of the Air Force Institute of Technology

Air University

In Partial Fulfillment of the Requirements for the Degree of

Masters of Science in Electrical Engineering

Steven M. Parmley, B.S.

December 1997

Approved for public release; distribution unlimited

# FPGA PROCESSOR IMPLEMENTATION FOR THE FORWARD KINEMATICS OF THE UMDH

Steven M. Parmley, B.S.

Approved: eld Major Don Gelosh, Ph.D. Chairman Dr. Curtis Spenny Rattan Dr. Kuldip Rattan

Major Dean Schneider, Ph.D.

<u>25 Nov</u>97 date <u>2Dec 97</u>

date

2 Dec. 97 date

3Dec 97 date



## Acknowledgments

I would like to take a moment to thank my thesis advisor, Maj Don Gelosh, and my committee members, Dr. Curtis Spenny, Maj Dean Schneider, and Dr. Kuldip Rattan for their guidance and support during this thesis effort.

A special thanks goes out to my co-workers from Wright Laboratories Avionics Directorate. Capt. Tony Kadrovach was instrumental in helping me narrow the thesis topic. Mrs. Kerry Kill helped me get a grasp with the Exemplar and XACT tools. An extra thanks goes to a truly motivated engineer, Mr. Gary Fecher. Gary's help with the Xilinx hardware proved invaluable.

The Dayton Area Graduate Studies Institute (DAGSI) deserves a cheer for giving me the opportunity to attend AFIT. On the same note, Mrs. Mary Jane McCormick always managed to handle the paperwork with a smile.

Finally, I would like to thank my family for their support and encouragement over the past two years.

Steven M. Parmley



## **Table of Contents**

Acknowledgments	ii vii
List of Figures	ix
Abstract	x
Abstract	2 <b>x</b>
1. Introduction	1
1.1 Background	1
1.2 Problem Statement	. 1
1.3 Assumptions	2
1.4 Approach	2
1.5 Overview	2
2. Literature Review and Background	4
2.1 Review	4
2.2 Introduction	4
2.3 Review of Forward Kinematic Computations	5
and the Denavit-Hartenberg Notation	
2.4 UMDH Forward Kinematic Computations	13
2.5 Conclusions	17
3. Algorithm Analysis and Profiling	18
3.1 Introduction	18
3.2 Numeric Magnitude	18
3.2 Numeric Precision	20
3.4 Mathematical Operator Usage	20
3.5 Conclusions	21
4. VHDL Model	22
4.1 Introduction	22
4.2 Functional Units	22
4.2.1 Cosine/Sine Unit	22
4.2.2 Adder/Subtractor Unit	25

Page



4.2.3 Multiplier Unit	27
4.2.4 Register File Unit	29
4.2.5 Latches and Multiplexors	31
4.2.6 FKP Core	32
4.2.7 Microcode Store	34
4.2.8 Control Unit	35
4.3 Conclusions	40
5. VHDL To FPGA Synthesis	41
5.1 Introduction	41
5.2 VHDL Source Restrictions	41
5.3 Design Flow	42
5.3.1 Synopsys Design Analyzer	43
5.3.2 Exemplar Leonardo	43
5.3.3 Xilinx XACTstep M1	49
5.4 Bitstream file to FPGA	51
5.5 Conclusions	52
6. FPGA Verification	53
6.1 Introduction	53
6.2 IMS Logic Master XL100 tester	53
6.3 HQ208 Chip Carrier and Daughter Board	54
6.4 Functional Unit Testing	56
6.5 Conclusions	59
7. Conclusions and Recommendations for Future Work	60
7.2 Conclusions	60
7.2 Lessons Learned	61
7.3 Recomendations	61
7.4 Ideas for Future Work	62

Bibliography

BIB-1

Page



Appendix A: Code for Behavioral Algorithm	APP A-1
A.1 C code	APP A-1
A.2 Matlab code	APP A-4
Appendix B: VHDL Functional Unit Models	APP B-1
and Simulation Testbenches	
B.1 Cosine/Sine Unit	APP B-1
B.1.1 Model	APP B-1
B.1.2 Testbench	APP B-3
B.1.3 Results	APP B-5
B.2 Adder/Subtractor Unit	APP B-6
B.2.1 Model	APP B-6
B.2.2 Testbench	APP B-8
B.2.3 Results	APP B-11
B 3 Multiplier Unit	APP B-15
B.3.1 Model	APP B-15
B 3.2 Testbench	APP B-19
B 3 3 Results	<b>APP B-25</b>
B 4 Register File Unit	<b>APP B-32</b>
B 4 1 Model	APP B-32
B 4 2 Testbench	APP B-33
B 4 3 Results	APP B-39
B 5 Latch	APP B-42
B 5 1 Model	<b>APP B-42</b>
B 5 2 Testbench	<b>APP B-42</b>
B 5 3 Results	<b>APP B-44</b>
B 6 Multiplexor	<b>APP B-45</b>
B 6 3 Model	APP B-45
B 6 3 Testbench	<b>APP B-45</b>
B 6 3 Results	APP B-47
B 7 FKP Core	APP B-48
B.7.1 Model	APP B-48
B.7.2 Testbench	APP B-51
B.7.3 Results	APP B-57

Page



Page	
+	

B.8 Microcode Store	APP B-64
B.8.1 Model	<b>APP B-64</b>
B.8.2 Testbench	APP B-69
B.8.3 Results	APP B-74
B.9 Control Unit	APP B-79
B.9.1 Model	APP B-79
Appendix C: XACTstep Synthesis Log File for Register File	APP C-1
Appendix D: Ironwood Electronics Adapter to IMS and FPGA Pinouts	APP D-1

VITA



# **List of Figures**

		page
Figure 2.1:	The Six Possible Joints	6
Figure 2.2:	Link Length and Link Twist	7
Figure 2.3:	Link Offset and Joint Angle	8
Figure 2.4:	Intermediate Frames	9
Figure 2.5:	Utah MIT Dextrous Hand	13
Figure 2.6:	Top View of UMDH	14
Figure 2.7:	Side View of UMDH	14
Figure 4.1:	Cosine/Sine Unit Block Diagram	23
Figure 4.2:	Cosine/Sine Unit State Diagram	24
Figure 4.3:	Adder/Subtractor Unit Block Diagram	25
Figure 4.4:	Adder/Subtractor Unit State Diagram	26
Figure 4.5:	Multiplier Unit Block Diagram	28
Figure 4.6:	Multiplier Unit State Diagram	28
Figure 4.7:	Register File Unit Block Diagram	30
Figure 4.8:	Latch Unit Block Diagram	31
Figure 4.9:	Multiplexor Unit Block Diagram	32
Figure 4.10:	FKP Core Block Diagram	33
Figure 4.11:	FKP System Block Diagram	36
Figure 5.1:	Exemplar Logic Leonardo Startup Screen	43
Figure 5.2:	Leonardo Flow Guide	44
Figure 5.3:	Customize Flow Guide	45
Figure 5.4:	Customized Flow Guide	46



		page
Figure 5.5:	Load Library	46
Figure 5.6:	Analyze	46
Figure 5.7:	Elaborate	47
Figure 5.8:	Pre Optimize	47
Figure 5.9:	Load Modgen Library	47
Figure 5.10:	Resolve Modgen	47
Figure 5.11:	Optimize	48
Figure 5.12:	Results of Optimization	48
Figure 5.13:	Pack CLBs	48
Figure 5.14:	Decompose LUTs	48
Figure 5.15:	Write XNF	49
Figure 5.16:	XACTstep Design Manager	49
Figure 5.17:	Implementation Window	50
Figure 5.18:	Inplementation Options	50
Figure 5.19:	Configuration Options	51
Figure 5.20:	Flow Engine	51
Figure 5.21:	4020E CLB and Routing for the Half Register File Unit	52
Figure 6.1:	The IMS Logic Master XL100	53
Figure 6.2:	Completed Test Unit	54
Figure 6.3:	Slave Serial Download	56

U		
Figure 6.4:	IMS Waveform Results of Register File	58



## List of Tables

		page
Table 2.1:	DH Table for Thumb of UMDH	15
Table 3.1:	Kinematic Range of UMDH	19
Table 4.1:	FKP Instruction Set	35
Table 4.2:	Control Port	35
Table 4.3:	Command Port	36
Table 4.4a:	Operations Involved with the Set Function	38
Table 4.4b:	Internal Operations During Run Function	38



### **Abstract**

The focus of this research was on the implementation of a forward kinematic algorithm for the Utah MIT Dexterous Hand (UMDH). Specifically, the algorithm was synthesized from mathematical models onto a Field Programmable Gate Array (FPGA) processor. This approach is different from the classical, general-purpose microprocessor design where all robotic controller functions including forward kinematics are executed serially from a compiled programming language such as C. The compiled code and subsequent real-time operating system must be stored on some form of nonvolatile memory, typically magnetic media such as a fixed or hard disk drive, along with other computer hardware components to allow the user to load and execute the software. With a future goal of moving the controllers to a portable platform like a dexterous prosthetic hand for amputee patients, the application of such a hardware implementation is impossible.

Instead, this research explores a different implementation based on a modular approach of dedicated hardware controllers. The controller for the forward kinematics of the UMDH is used as a test case. The resulting FPGA processor replaces a robotic system's burden of repetitive and discrete software system calls with a stand-alone hardware interface that appears more like a single hardware function call. The robotic system is free to tackle other tasks while the FPGA processor is busy computing the results of the algorithm.



The forward kinematic algorithm for the UMDH was chosen as test case due to its familiarity among the academic community. Although considerable time was spent deriving the equations, the specifics of the UMDH algorithm itself was not the focus of this thesis. Rather, the focus was on the implementation of such an extensive and complex algorithm onto an FPGA processor. Forward kinematic algorithms from other portable robotic devices such as planetary rovers, flight line bomb loaders, or teleoperation systems could have been implemented just as well.

This thesis is divided into three parts. First, the UMDH is examined and the forward kinematic equations for it are developed. This stage will be different for every robotic system, but the process will remain the same. Second, the resulting equations are evaluated for maximum and minimum numeric ranges and amounts of desired precision. This information is used in the third part, where mathematical, memory storage, and controller functional units are developed. Specifically, VHDL models are created, simulated, synthesized, and placed into an FPGA processor.



## 1. Introduction

#### 1.1 Background

Although robotic devices have been in existence for many years, they were hindered due to the high computational demands until the digital computer revolution came about. Today, highly sophisticated control algorithms are written in software, usually with a real time operating system such as Chimera(Khosla), VX-Works(Wind), or Condor(Narasimhan) and executing on a VME based processor or similar dedicated hardware platform. Each part of the algorithm may be executing concurrently with other parts and may be highly repetitive in nature.

One particular part that is highly repetitive is the calculation of the forward kinematics of the device. The forward kinematics allow the angles of the device to be transformed to the spatial position and orientation of the end of the device. Even a small motion at the base of the device may cause considerable motion farther out on the tip of the device, so the transform must be calculated repetively in order to keep track of the device in Cartesian coordinates.

#### 1.2 Problem Statement

The forward kinematics of the Utah MIT Dexterous Hand (UMDH) (Sarcos) will be developed and implemented on a Xilinx Field Programmable Gate Array (FPGA) (Xilinx). The result is a Forward Kinematic Processor for the UMDH that will autonomously calculate the results while the surrounding system performs more task specific operations.



#### **1.3** Assumptions

Although the process used to calculate the forward kinematics is the same for most common robotic devices, there could exist a device or devices which would not easily map to the algorithms discussed. On example is a parallel linkage device like a bomb loader. It is assumed that the developed algorithm is for the UMDH specifically and that all UMDHs are mechanically identical.

#### 1.4 Approach

The design of the Forward Kinematic Processor starts with the development of the forward kinematic algorithm specifically for the UMDH. This algorithm is evaluated for arithmetic and transcendental properties and arranged such that a minimum amount of hardware time is required. The required arithmetic and transcendental operations lead to the development of functional units to process the numeric data. The functional units are then integrated into one complete processing unit, and synthesized from VHDL code to logic blocks on a Xilinx FPGA.

#### 1.5 Overview

The remaining chapters of this document describe the development and implementation of the Forward Kinematic Processor. Chapter 2 reviews the mathematical foundation of general forward kinematics and applies it to the specific nature of the UMDH. Chapter 3 looks at the results of Chapter 2, particularly the equations for position and orientation, and evaluates them for magnitude constraints, required precision, and operational occurrences. Chapter 4 describes the development of a VHDL model that simulates the digital hardware implementation of an application specific microprocessor that can compute the equations from Chapter 2. Chapter 5



deals with synthesizing the model directly to an Xilinx FPGA. Chapter 6 evaluates the results and Chapter 7 discusses recommendations and possible future work.



## 2. Literature Review and Background

#### 2.1 Review

As mentioned in Chapter 1, a typical robotics research environment consists of a real time operating system supported by a relatively large hardware platform. The use of such a system allows researchers to quickly change various parameters of the control structure for robotic devices. Although dedicated hardware may show an increase in performance for a particular application, to build and maintain it is sometimes too much overhead for researchers whose primary focus is robotics, not hardware design (Narasimhan).

The concept of a dexterous prosthetic hand requires a contoller that moves with the device. Obviously, a generalized hardware platform would be much too large to be portable. Such area requirements may necessitate a custom hardware implementation (Narasimhan). With the hopes of a stand-alone dexterous prosthetic hand and the advent and popularity of the FPGA, it is now possible to merge the two technologies and create a truly portable solution. As the controller algorithms in the research laboratory are upgraded, they can be downloaded into the existing hardware of the hand using the reconfigurable properties of the FPGA (Xilinx).

#### 2.2 Introduction

This chapter discusses a method to represent the mechanical attributes of a particular manipulator. This representation is then used to determine the transformation from the relative angles of each link to the 3-dimensional coordinate locations and orientations of the tip of the end link. The process, known as forward kinematics, is then applied to the unique nature of the Utah



\_\_\_\_\_5

MIT Dexterous Hand (UMDH). Specifically, the thumb mechanism of the UMDH is evaluated and the resulting control equations will form the basis for FPGA implementation in the remaining chapters.

# 2.3 Review of Forward Kinematic Computations and the Denavit-Hartenberg Notation (Craig)

In order to represent the mechanical attributes of any general purpose manipulator, a convention is formulated that will relate the various physical parts that make up the manipulator. It is composed of rigid links connected by joints to allow for relative motion of the neighboring links. Most manipulators have joints that are either revolute or prismatic as shown in Figure 2.1. Revolute joints are typical hinge style joints and the unit of measurement is the joint angle between the two halves of the joint. Prismatic joints are designed such that one half can slide back and forth in relation to the fixed half. The measuring unit is the joint offset between the two halves. Other possible joint configurations include cylindrical, planar, screw, and spherical (Craig:69).

Link 0 is considered to be the immobile base of the manipulator. Link 1 is the first moving part, followed by link 2, and so on out to the end link n. The axes of the joints which connect the links are measured relative to the previous axis. Each joint axis defines a vector in which the next link in the chain will rotate about. However, the link and its previous joint are given the same index. This vector is based on the coordinate frame of the previous joint. There are two quantities to measure the difference between the two axes as shown in Figure 2.2. First, the link length  $a_{i-1}$  is the distance of the line that is mutually perpendicular to both axes. Second, the link





Figure 2.1. The Six Possible Joints

twist  $\alpha_{i-1}$  is the angle between the i-1 axis and a parallel projection of the axis i onto the origin point of the perpendicular line found earlier.

For links that have a common joint between them, there are two quantities that can be measured. First, the link offset  $d_i$  is the distance between the connection points of the two links along the axis of the common joint. If this value is zero, then that implies a door like hinge. If the value is non-zero, then that implies a sort of scissors-like hinge where the two links use the same





Figure 2.2. Link Length and Link Twist

value is non-zero, then that implies a sort of scissors-like hinge where the two links use the same joint but are slightly offset from each other. Secondly, the joint angle  $\mathcal{P}_i$  is the rotational difference between the two links about their common joint. These two quantities are shown in Figure 2.3. If the joint is revolute, then the link offset is fixed and the joint angle will be allowed to vary. Similarly, if the joint is prismatic, then the joint angle is fixed and the link offset is allowed to vary. For the first and last links, the fixed quantity will be set to zero (Craig:73).





Figure 2.3. Link Offset and Joint Angle

These four quantities, link length  $a_{i-1}$ , link twist  $a_{i-1}$ , link offset  $d_i$ , and joint angle  $\theta_i$ , allow for the unique description of any common manipulator. Together, they form a convention known as the Denavit-Hartenberg notation (Craig:74). The four quantities are then regularly placed into a DH table containing the information for all degrees of freedom of the manipulator (Craig:68-82; Rattan:37-44).

The next step is to relate the frames of links i and i-1. To do this, three intermediate frames are created to allow the transformation form one link to the next. Figure 2.4 shows the addition of these three frames, denoted R, Q, and P (Craig:83).





Figure 2.4 Intermediate Frames

First, the R frame is placed at the same origin as the i-1 frame but rotated about the x-axis by the link twist  $\alpha_{i-1}$  amount. The Q frame is then placed in the same orientation as P but it is shifted along the x-axis by the link length  $\alpha_{i-1}$  amount towards the next link. The R frame is then placed at the same origin as Q but rotated by the z-axis by the joint angle  $\alpha_i$  amount. Finally, the frame of link i has the same orientation as R but it is shifted along the z-axis by the link offset  $d_i$ amount towards the next link (Craig:83-84;Rattan:45-52).



Because moving from i-1 to R is a rotation, its rotational matrix is given by Equation 2.1. The transformation from R to Q is given by the positional scaling vector of Equation 2.2. Together, Equations 2.1 and 2.2 form the transformation matrix shown in Equation 2.3.

$$\operatorname{Rotation about x-axis} = \begin{bmatrix} 1 & 0 & 0 \\ 0 & \cos(\alpha_{i-1}) & -\sin(\alpha_{i-1}) \\ 0 & \sin(\alpha_{i-1}') & \cos(\alpha_{i-1}') \end{bmatrix}$$
Equation 2.1

Scaling along x-asis 
$$= \begin{bmatrix} 0 \\ 0 \\ 0 \end{bmatrix}$$

**Equation 2.2** 

$$\operatorname{Transform}(i-1 \text{ to } Q) = \begin{bmatrix} 1 & 0 & 0 & a_{i-1} \\ 0 & \cos(\alpha_{i-1}) & -\sin(\alpha_{i-1}) & 0 \\ 0 & \sin(\alpha_{i-1}') & \cos(\alpha_{i-1}) & 0 \\ 0 & 0 & 0 & 1 \end{bmatrix}_{\text{Equation 2.3}}$$

Similarly, moving from Q to P is a rotation. Its rotational matrix is given by equation 2.4. The transformation from P to i is given by the positional scaling vector of Equation 2.5. Together, Equations 2.4 and 2.5 form the transformation matrix shown in Equation 2.6.



$$\operatorname{Rotation\ about\ z-axis} \begin{bmatrix} \cos(\theta_i) & -\sin(\theta_i) & 0\\ \sin(\theta_i) & \cos(\theta_i) & 0\\ 0 & 0 & 1 \end{bmatrix} \qquad \operatorname{Equation\ 2.4}$$

$$\operatorname{Scaling\ along\ z-axis} = \begin{bmatrix} 0\\ 0\\ d_i \end{bmatrix} \qquad \operatorname{Equation\ 2.5}$$

$$\operatorname{Equation\ 2.5} \qquad \begin{bmatrix} \cos(\theta_i) & -\sin(\theta_i) & 0 & 0\\ \sin(\theta_i) & \cos(\theta_i) & 0 & 0\\ \sin(\theta_i) & \cos(\theta_i) & 0 & 0\\ 0 & 0 & 1 & d_i\\ 0 & 0 & 0 & 1 \end{bmatrix} \qquad \operatorname{Equation\ 2.6}$$

The complete transformation is the matrix multiplication of Equations 2.3 and 2.6. This is the transformation from the i-1 to the i link and is shown in Equation 2.7.

$$\operatorname{Transform}(i-1 \text{ to } i) = \begin{bmatrix} \cos(\theta_i) & -\sin(\theta_i) & 0 & a_{i-1} \\ \sin(\theta_i)\cos(\alpha_{i-1}) & \cos(\theta_i)\cos(\alpha_{i-1}) & -\sin(\alpha_{i-1}) & -\sin(\alpha_{i-1})d_i \\ \sin(\theta_i)\sin(\alpha_{i-1}) & \cos(\theta_i)\sin(\alpha_{i-1}) & \cos(\alpha_{i-1}) & \cos(\alpha_{i-1})d_i \\ 0 & 0 & 0 & 1 \end{bmatrix}$$

#### **Equation 2.7**

To find the nth frame, simply multiply the transforms of each intermediate frame together as in Equation 2.8a. Equation 2.8b shows the final transformation matrix from 0 to n. The result is a 4 by 4 matrix that represents the orientation of frame n with respect to frame 0 and the

11



location of the last link with respect to frame 0. The first column represents the normal vector N, the second column represents the sliding vector S, the third column represents the approach vector A, and the fourth column represents the position vector P. Due to the nature of the zeros and ones in Equations 2.3 and 2.6, the fourth row will always be [0 0 0 1] (Craig:84-85; Rattan:53, 55).

$${}_{n}^{0}T = \binom{0}{1}T\binom{1}{2}T\binom{2}{3}T\binom{n-1}{n}T$$
Equation 2.8a
$${}_{4}^{0}T = \begin{bmatrix} N_{x} & S_{x} & A_{x} & P_{x} \\ N_{y} & S_{y} & A_{y} & P_{y} \\ N_{z} & S_{z} & A_{z} & P_{z} \\ 0 & 0 & 0 & 1 \end{bmatrix}$$
Equation 2.8a

**Equation 2.8b** 

If there is an extension from the last joint, such as a tool or a finger tip of length L in the case of the UMDH, the orientation is the same as the joint itself, but the position is shifted by the amount L along the normal vector n of the joint. Equations 2.9, 2.10, and 2.11 show the modification to the position vector from the last joint to get the new position vector of the end of the extension (Solanki and Rattan:72).

$$P'_{x} = P_{x} + N_{x}L$$
  
 $P'_{y} = P_{y} + N_{y}L$   
Equation 2.10



 $P_{z}$ 

$$= P_z + N_z L$$

Equation 2.11

## 2.4 UMDH Forward Kinematic Computations

The UMDH shown in figure 2.5 is composed of three fingers and a thumb. The three fingers are kinematically identical with the exception of their offsets at the knuckle locations. The thumb is slightly different from the fingers and it is located between the first and second fingers on the palm of the hand.



Figure 2.5. Utah MIT Dextrous Hand

Figures 2.6 and 2.7 show the top and side view of the UMDH respectively (Solanki and Rattan:67-68). Notice how the 0th frame is located back towards the wrist. It is defined at this location because it is the intersection of the joint axis for both the thumb and the middle finger. This could have been chosen at a different location but would result in more complicated transformation matricies (Solanki and Rattan:66).





Figure 2.6. Top View of UMDH (thumb extends out of page)



Figure 2.7. Side View of UMDH



Because the three fingers and the thumb are almost kinematically identical, only one will be further explored. The thumb mechanism alone represents a serial chain manipulator with four degrees of freedom resulting from the four revolute joints. The DH table for the thumb of the UMDH in this configuration is shown in Table 2.1 (Solanki and Rattan:69). Using these values and Equation 2.7, each link relationship can be calculated. Replacing the i and i-1 variables with the fixed quantities from the DH table results in much simplified versions of the transformation matrices. Equations 2.12 through 2.15 shows each intermediate matrix (Solanki and Rattan:70).

Table 2.1.DH table for Thumb of UMDH

i	link twist	link length	link offset	joint angle
1	$\alpha_0 = 0^\circ$	$a_0 = -0.75''$	$d_1 = 3.125"$	$\theta_{1}$
2	$\alpha_1 = 90^{\circ}$	<i>a</i> <sub>1</sub> = 0.375"	$d_2 = 0"$	$\theta_2$
3	$\alpha_2 = 0^{\circ}$	a <sub>2</sub> = 1.700"	<i>d</i> <sub>3</sub> = 0"	$\theta_3$
4	$\alpha_3 = 0^{\circ}$	$a_3 = 1.300"$	<i>d</i> <sub>4</sub> = 0"	$\theta_{_4}$

$${}_{1}^{0}T = \begin{bmatrix} \cos(\mathscr{O}_{1}) & -\sin(\mathscr{O}_{1}) & 0 & a_{0} \\ \sin(\mathscr{O}_{1}) & \cos(\mathscr{O}_{1}) & 0 & 0 \\ 0 & 0 & 1 & d_{1} \\ 0 & 0 & 0 & 1 \end{bmatrix}$$

Equation 2.12





These four transformation matrices are concatenated into one using Equation 2.8. The

result, after consecutive matrix multiplications, is shown in Equation 2.16 (Solanki and

Rattan:71).

$${}_{4}^{0}T = \begin{bmatrix} \cos(\ell_{1})\cos(\ell_{2}+\ell_{3}+\ell_{4}) & -\cos(\ell_{1})\sin(\ell_{2}+\ell_{3}+\ell_{4}) & \sin(\ell_{1}) & a_{0}+\cos(\ell_{1})(a_{1}+a_{2}\cos(\ell_{2})+a_{3}\cos(\ell_{2}+\ell_{3})) \\ \sin(\ell_{1})\cos(\ell_{2}+\ell_{3}+\ell_{4}) & -\sin(\ell_{1})\sin(\ell_{2}+\ell_{3}+\ell_{4}) & -\cos(\ell_{1}) & \sin(\ell_{1})(a_{1}+a_{2}\cos(\ell_{2})+a_{3}\cos(\ell_{2}+\ell_{3})) \\ \sin(\ell_{2}+\ell_{3}+\ell_{4}) & \cos(\ell_{2}+\ell_{3}+\ell_{4}) & 0 & a_{2}\sin(\ell_{2})+a_{3}\sin(\ell_{2}+\ell_{3})+d_{1} \\ 0 & 0 & 0 & 1 \end{bmatrix}$$

**Equation 2.16** 



The elements within the matrix of Equation 2.16 are one to one equivalent to Equation 2.8b. The resulting twelve equations out of sixteen (four equations are a constant 0 or 1) can now be used as the basis for the remaining chapters.

#### 2.5 Conclusions

This chapter investigated a mathematical method for the calculation of the forward kinematic equations of the thumb mechanism of the Utah MIT Dexterous Hand. The resulting Equation 2.16 = 2.8b represents the locations and orientation of the last joint of the UMDH. It does not directly give the location of the tip of the thumb. It will require the application of Equations 2.9 through 2.11 to derive such information from 2.16. The L term can be fixed as the length of the last link, or 1.3 inches if the desired answer is for the tip of the thumb. Other L values can be used to represent tools attached to the tip. Such tools might be force or temperature sensors. The remaining chapters will deal with the Equation 2.16 since this represents the base configurations of all UMDHs.



## 3. Algorithm Analysis and Profiling

### **3.1 Introduction**

Before a physical computational architecture can be defined for implementation, the twelve equations derived in Chapter 2 need to be evaluated in the context of the desired performance of the UMDH. Only those hardware components that are absolutely necessary will be implemented. It is proposed that the desired forward kinematic processor deals only with mathematical operations and does not work with concepts such as character strings, addressing modes, or conditional branches typically found in a general purpose microprocessor. Therefore, this chapter deals with the trade-offs involved in finding an optimum hardware representation for both high performance and low hardware overhead.

#### 3.2 Numeric Magnitude

The first metric that is evaluated is the notion of numeric magnitude. We need to know the highest valued (positive or negative) number that is ever used within any stage in the calculation of the equation. This defines the amount of hardware needed to hold such a number.

To determine such a number, the algorithm was written in the C language as a procedure call and is listed in Appendix A. The procedure is called by the main routine for many different UMDH configurations. Each of the four joints of the UMDH are controlled by nested FOR loops which cause the angles to sweep through each joint's given range shown in Table 3.1 (Solanki and Rattan:69). The results of the equations for each particular configuration were written to a data



file. The data file was then imported into the Matlab environment and searched for the maximum and minimum values as listed in Appendix A. The values of the angles, including intermediate steps where up to three angles are added together, show that they never exceed the range +360 to -360 degrees. Intermediate additions, subtractions, and multiplications never exceed -2.3864 to +3.3750. The final results of the NSAP matrix never exceed -2.3864 to +5.6271.

Joint Angle	Range of motion in degrees
$\theta_1$	-45 to 135
$\theta_2$	-15 to 60
$\theta_3$	6.5 to 90
$\theta_4$	0 to 90

Table 3.1.Kinematic Range of UMDH

The implementation of the integer portions of such numbers can be accomplished directly with just four bits of hardware (three bits represent the integers 0 to 7 and one bit for the sign). However, since the values obtained are just a sample of the results from entire range of the UMDH, and not an exhaustive test. This represents the minimum hardware size required. Also, the future expansion to another type of manipulator may require more than just four bits. Therefore, at least four bits will be held for now for hardware implementation..



### **3.3 Numeric Precision**

The second metric used is the numeric precision required by the system. The UMDH was designed with metal joints that are controlled remotely via a set of tendons running around plastic pulleys. The coulomb friction of the joints and pulleys causes a motion deadband every time a joint stops. The electronic control system of the UMDH attempts to track the desired position of each joint, but it is limited by these mechanical properties. Consequently, simply turning up the gains of the UMDH controller would not suffice because that causes the joints to become unstable and to begin oscillating.

Therefore, in an attempt to avoid decreasing performance beyond that of the current system and to avoid possible truncation problems at intermediate stages in the equations, the number of decimal bits required is set to eight. This allows for a resolution of 0.003906250 per least significant bit since the last bit is the placeholder for 2<sup>-8</sup>. If the value is representative of an angle, then it is clear that 0.003906250 degrees is much higher a precision than the UMDH could ever track. If the value represents a Cartesian coordinate of the end of the finger, then the same applies to 0.003906250 inches. Although the UMDH was modeled as an ideal body of rigid links, all devices will inherently flex to some extent.

#### 3.4 Mathematical Operator Usage

The 12 equations are examined for occurrences of additions/subtractions, multiplications, or cosines/sines. A brute force approach by simply counting the number of operations found in Equation 2.16 results in 22 additions, three subtractions, 12 multiplications, 11 cosines, and nine sines. However, many of the terms in the 12 equations appear in more than one location.



#### FPGA Processor Implementation for the Forward Kinematics of the UMDH

Therefore, the number of operations can be reduced by sharing these terms. Both the cosine and sine of three angles are used three separate times. Similarly, the entire last half of  $P_x$  and  $P_y$  are identical. If the order of calculation for the 12 equations takes advantage of the common terms then the number of operations can be reduced to seven additions, three subtractions, 10 multiplications, four cosines, and four sines. This is a 68.2% decrease in additions, 16.6% decrease in multiplication, 63.6% decrease in cosines, and 55.5% decrease in sines. The subtractions remain unchanged because of the negative signs on  $P_y$ ,  $S_x$  and  $S_y$ .

#### 3.5 Conclusions

This chapter evaluated the equations from Chapter 2 to determine the best representation of the numbers. We determined that the absolute largest number only required four bits but that more bits for higher numbers may be required in future implementations. To keep the precision of each number, eight bits are required for a minimum of 1/256th difference between each number.

Therefore, the implementation of the numbers in hardware are done with a total of eight bits for the integer portion and eight bits for the decimal portion. Together, the 16 bits form the basis for a fixed point number with the binary point in the center between the set of eight bits. This results in a maximum number of +127.99609375 and a minimum number of -128.00000000.

Finally, we determined that the 12 equations can be calculated in just 28 operations if common terms are reused. This is a decrease of 50.9% from the original 57 operations.



## 4. VHDL Model

### 4.1 Introduction

This chapter discusses the first step in the implementation of the forward kinematic processor. The step is the development of behavioral VHDL models for each of the required mathematical operations found in Equation 2.16 as well as temporary register-based memory and other structures used to route the data within the processor. Finally, a structural VHDL model for the entire processor is developed. Each model is developed and simulated using the Synopsys Analyzer and Simulator (Synopsys) before synthesis in Chapter 5.

#### 4.2 Functional Units

In all models, the 16-bit fixed-point representation of all numeric data will be implemented as a bit vector of size 15 down to 0. The binary point is implied to be at the center, between bits 8 and 9.

#### 4.2.1 Cosine/Sine Unit.

The first functional unit developed was the cosine and sine unit. Both transcendental functions are designed into one model as shown in Figure 4.1. The unit calculated the cosine or sine by means of an external lookup table. An address is generated and sent to a ROM chip that returns the result back to the cosine/sine unit. Since the specifications of the external ROM chip were not known at the start of the design, the model incorporated the ability to set the delay before the unit latches the results from the ROM. These wait states allow the possibility of the use of slower ROM devices.




Figure 4.1. Cosine/Sine Unit Block Diagram

For example, if the system clock of the forward kinematic processor has a clock period of 40 ns (25 MHz) and the ROM device has an access time of only 150 ns, then the number of wait states would be set to three. Three wait states causes three extra 40 ns clock cycles in addition to the current cycle, for a total of 4 cycles or 160 ns. This prevents the cosine/sine unit from reading in incorrect data early.

The state machine is shown in Figure 4.2. A reset signal during any state will force the system to state 0. In state 0, the ready output signal is not asserted, the number of wait states are calculated, the temporary counter is set to zero and look-up table address is formed and sent to the external ROM. To form the address, the unit takes as input a 16-bit vector and strips off the



lower 11 bits, representative of three bits of integer and eight bits of decimal. Also, the highest bit, representing the sign, is also pulled out. Finally, an input signal called sel, that determines cosine or sine, is also taken and these 13 bits form the address into the ROM lookup table containing the results of both cosine and sine.



Figure 4.2. Cosine/Sine Unit State Machine

The unit will stay in state 0 until the go input signal is asserted. Once in state 1, it will stay there, incrementing the counter until it matches the precalculated number of wait states. It will then move to state 2 where the results from the ROM look-up table are latched into the output bus. The unit then transitions to state 3 at the next rising edge of the clock and the ready output signal is asserted. The next transition on the rising edge of the clock is back to state 0, where it waits for the next cycle.



The behavioral VHDL model for the cosine/sine model is listed in Appendix B.1.1. The VHDL testbench code and results for it are listed in Appendix B.1.2. The testbench sends the unit through the eight possible wait states with a simulated external ROM. These results are shown in Appendix B.1.3.

#### 4.2.2 Adder/Subtractor Unit.

The adder and subtractor are contained within one functional unit. The subtractor is implemented using the adder model and inverting the secondary input before applying it to the adder. In both cases, two 16-bit numbers are input into the unit and one 16-bit number is output as shown in Figure 4.3. There are no provisions for overflow or underflow conditions because of the nature of the operands. At no time should there occur an overflow or underflow condition.



Figure 4.3. Adder/Subtractor Unit Block Diagram



The unit starts at idle in state 0 shown in Figure 4.4. When the go input signal is asserted, the unit starts by calculating the sum and carry terms of Equation 4.1 and 4.2 for the least significant bits, where A and B are inputs bits and C is the carry in from the previous bit. (Weste and Eshraghian:517). Each clock tick causes the unit to progress to the next state and calculate the next bit. After sixteen clock ticks, all sums have been calculated and the result is sent to the output bus. A done output signal is asserted indicating completion and the state machine returns to state 0 in preparation for another addition or subtraction.



Figure 4.4. Adder/Subtractor Unit State Machine

Carry = AB + C(A+B)

**Equation 4.1** 

Sum = ABC + (A+B+C)Carry

**Equation 4.2** 



Typically, an adder/subtractor would not be implemented as a state machine requiring at least 16 clock ticks. However, since the target platform is an FPGA, and the timing of the synthesized design will not be known until Chapter 5, it is impossible to determine how long it will take to allow all the sum and carry terms to ripple their results to the final result. Therefore, the unit indicates to the surrounding system when it has completed the final state by asserting the done signal. If at any time the reset signal is asserted, the unit is forced back to state 0.

The behavioral VHDL model for the adder/subtractor model is listed in Appendix B.2.1. The VHDL testbench code for it is listed in Appendix B.2.2. The testbench sends the unit through 30 different additions and 30 different subtractions. These results are shown in Appendix B.2.3.

#### 4.2.3 Multiplier Unit.

The multiplier unit has the same data interface as the adder/subtractor unit. Figure 4.5 shows the two 16-bit inputs and one 16-bit result. Once again there are no provisions for overflow or underflow. Typically two 16-bit numbers multiplied together would result in a 32-bit result, but in this specific implementation, the numbers should never exceed 16-bits, a constraint of the 16-bit architecture.

The multiplier actually uses a modified copy of the adder/subtractor inside its design. The adder/subtractor is extended to 32-bits to handle the accumulation of the partial products. The multiplier follows the same basic data flow as the adder/subtractor except that it requires many more states to calculate the result. Figure 4.6 shows the state machine for the multiplier unit.





Figure 4.5. Multiplier Unit Block Diagram



Figure 4.6. Multiplier Unit State Machine



It stays idle in state 0 until the go input signal is asserted. Each of 16 partial products are calculated and then repetitively added up to form the final result. Similar to the adder/subtractor unit, when the final state is reached, an output signal ready is asserted to indicate to the surrounding system that multiplication is complete. If at any time the reset signal is asserted, the unit is forced back to state 0.

The behavioral VHDL model for the multiplier model is listed in Appendix B.3.1. The VHDL testbench code for it is listed in Appendix B.3.2. The testbench sends the unit through the same 30 inputs as the adder/subtractor but multiplies rather than adds or subtracts. These results are shown in Appendix B.3.3.

#### 4.2.4 Register File Unit.

The register file unit is used to store the starting angles of the UMDH, certain constants from the DH table, temporary and intermediate calculations, and the 12 equation results. It is designed to hold the 16-bit numbers in any of 32 different locations, except for the first two locations. The first location is hard wired to always hold a zero value and the second location holds a hard wired one value. This was designed early on because of the expected need to increment by one or to allow for moves from one location to another through the adder/subtractor unit with one of the inputs being zero.

It is designed with one 16-bit input bus called the C bus and two 16-bit output buses called the A and B bus as shown in Figure 4.7. The data of the C bus is written to any of the remaining 30 locations by use of the C bus address and a latch signal. Data can be read from any



of the 32 locations to both A and B bus by using the A and B address. If the reset signal is asserted, the 30 locations are forced to zero.



Figure 4.7. Register File Unit Block Diagram

The behavioral VHDL model for the register file model is listed in Appendix B.4.1. The VHDL testbench code for it is listed in Appendix B.4.2. The testbench has three parts. In the first part, a reset is asserted and the zero register and one register are verified as well as that the remaining 30 were forced to zero. In the second part, all 32 registers are given test values. In the third part, all 32 registers are evaluated again showing that all but the two hard wired registers accepted the values. These results are shown in Appendix B.4.3.



#### 4.2.5 Latches and Multiplexors.

The latches and multiplexors are required in the design as glue logic between the other functional units. To start, there is a 16-bit latch as shown in Figure 4.8. When its latch signal is asserted, the input bus is transferred to the output and held at that value until the next time this latch is asserted. This design requires two latches as described in the next section. The behavioral model for the latch is found in Appendix B.5.1 and its testbench is located in B.5.2. The results of the testbench are found in Appendix B.5.3.



Figure 4.8. Latch Unit Block Diagram

Also required is a multiplexor as shown in Figure 4.9. It directs one of four inputs to a single output. The multiplexor is 16 bits wide for all inputs and outputs and is controlled by two input signals determining the one of four paths.





Figure 4.9. Multiplexor Unit Block Diagram

The behavioral VHDL model for the multiplexor is found in Appendix B.6.1 and its testbench is located in B.6.2. The results of the testbench are found in Appendix B.6.3.

#### 4.2.6 FKP Core.

The functional units designed so far are brought together to form the core of the Forward Kinematic Processor (FKP). This core encapsulates the functional units such that they appear like a single large functional unit. Two latches and one multiplexor are used to glue the other functional units together so that data can travel from unit to unit in a productive manner. Figure 4.10 shows the connections of the units inside the core. There is one 16-bit data input bus which is routed to the input data latch. From there, the data is passed though the multiplexor and back around to the register file for storage. Once data is loaded into the registers, they can be sent to the cosine, sine, addition, subtraction, or multiplication units and rolled back around to the



register file via the multiplexor again. When the desired computations are complete, the data in a register is sent to the output latch and then to the output bus. To control the dataflow, all of the control signals from each of the functional units are passed as control signals for the core unit. This model does not handle the actual control of the core, but rather gives one concise shell for everything inside it.



Figure 4.10. FKP Core Block Diagram



The structural VHDL model of the FKP core is shown in Appendix B.7.1 with the testbench in B.7.2. The testbench performs the actions described above on some data. It was designed to prove functionality of the core since each subunit has already been verified. The results are shown in Appendix B.7.3.

#### 4.2.7 Microcode Store.

This section defines the instruction set of the processor. Because this is an application specific design, the instruction set contains only commands for moving data in and out, and performing one of the arithmetic or transcendental operations. Table 4.1 shows all possible instructions utilized within the processor. The microcode for each instruction is derived from the testbench of the FKP core. Since the FKP core does not supply autonomous control over the functional units, each simulated instruction was hard coded in sequence. The microcode store has taken each simulated instruction and formed each into a procedure (opcode) call with its parameters (operands) being the passed into the procedure. All procedures are contained in a package model that can be called by the control unit of the next section.

The behavioral VHDL package model of the instructions are shown in Appendix B.8.1 with the testbench in Appendix B.8.2 performing the same operations as the FKP core testbench. The results in Appendix B.8.3 show that the replacement of the autonomous microcode performs identically to the hard coded testbench of the FKP core.



#### Table 4.1. FKP Instruction Set

Instruction	Description
move_in (R, data)	Latch input bus, pass data through multiplexor to register R
move_out (data, R)	Move data out of register R, through output latch to output bus
add (R1, R2, R3)	Send data from two registers (R2 and R3) to two inputs of adder/subtractor unit, add, send result back to register R1
sub (R1, R2, R3)	Send data from two registers (R2 and R3) to two inputs of adder/subtractor unit, subtract, send result back to register R1
mult (R1, R2, R3)	Send data from two registers (R2 and R3) to two inputs of multiplier unit, multiply, send result back to register R1
cos (R1, R2)	Send data from register R2 to input of cosine/sine unit, perform cosine, send result back to register R1
sin (R1, R2)	Send data from register R2 to input of cosine/sine unit, perform sine, send result back to register R1

#### 4.2.8 Control Unit.

The control unit can now utilize the microcode store package to make the FKP core perform the various instructions without the burden of worrying about dataflow on every single clock tick. The control unit allows interface with the outside world via an six bit control port and a seven bit command port as shown in Table 4.2 and 4.3 respectively. The control unit is a shell for the microcode store and the FKP core as shown in Figure 4.11.

Table 4.2. Control Port

Bit #	5	4	3	2	1	0
Name	Clock	Reset	Strobe	Ready	DataGetValid	DataGetAck
IN/OUT	IN	IN	IN	OUT	OUT	IN



Description bit #	CMD1 6	CMD0 5	A4 4	A3 3	A2 2	A1 1	A0 0
Set Register	0	0	A4	A3	A2	A1	A0
Get Register	0	1	A4	A3	A2	A1	A0
Run	1	0	X	X	X	X	X

 Table 4.3. Command Port



Figure 4.11. FKP System Block Diagram



#### FPGA Processor Implementation for the Forward Kinematics of the UMDH

The clock input is the overall system clock for the processor. The reset is the overall system reset for the processor. The remaining bits of the control port are utilized in conjunction with the command port. After system reset, the ready output signal is asserted, indicating that the processor is available to perform one of the three functions: set register, get register, or run. The user sets the CMD0 and CMD1 bits to correspond to the desired function and asserts the strobe input signal. The processor will deassert the ready signal, evaluate the command port and take the appropriate action. When the function is complete, the ready signal is reasserted.

If the function is a set register, then the 16-bit input data bus is latched in and routed to the register designated by bits A4-A0 of the command port. If the function is a get function, then the register designated by bits A4-A0 are sent through the output latch and to the 16-bit data output bus. Finally, if the function is run, then the A4-A0 bits are ignored and the predetermined sequence of instructions is executed.

The sequence is arranged to take advantage of any common terms found in the 12 equations of Chapter 2. Chapter 3 evaluated the equations and determined that there would be seven additions, three subtractions, 10 multiplication's, four cosines, and four sines. This would require a total of 28 instructions. However, this did not count for the data moves into and out of the processor using the set and get functions. Table 4.4a shows the operations involved with moving in the angles and possibly some constants into the registers. The register locations that hold this constant data is fixed due to the fact that the run function will expect the correct data in these locations. The first time theses data values are loaded, both constants (a's) and angles (b's)



are required. But from then on, only the new set of angles are needed because the constants do not change and are not written over unless due to power loss or system reset.

Step #	Register #	Instruction and Description
1a	2	$move_in (2, a0) = move link length 0 into register 2$
2a	3	$move_in (3, a1) = move link length 1 into register 3$
3a	4	$move_in (4, a2) = move link length 2 into register 4$
4a	5	$move_in (5, a3) = move link length 3 into register 5$
5a	6	$move_in (6, d1) = move link offset 1 into register 6$
1b	7	<i>move_in (7, <math>\theta</math>1)</i> = move theta 1 into register 7
2b	8	<i>move_in (8, <math>\theta</math>2)</i> = move theta 2 into register 8
3b	9	<i>move_in (9, <math>\theta</math>3)</i> = move theta 3 into register 9
4b	10	<i>move_in (10, <math>\theta</math>4)</i> = move theta 4 into register 10

Table 4.4a.	<b>Operations Invo</b>	olved with	the Set	Function
-------------	------------------------	------------	---------	----------

With the constants and angles loaded, the run function can be initiated. Table 4.4b shows the internal steps involved with calculating the results of the twelve equations. There is one extra add of step 18 due to the internal move of the zero in the zero register to register 28.

Step #	Register #	Instruction and Description	
2	11	$\cos(11, 7) = \cos(\theta 1)$	<u> </u>
3	12	$sin(12, 7) = sin(\theta 2)$	

Figure 4.4b. Internal Operations During Run Function



FPGA Processor Implementation for the Forward Kinematics of the UMDH

4	13	$\cos(13, 8) = \cos(\theta 2)$
5	14	$add(14,8, 9) = \theta 2 + \theta 3$
8		add(14, 14, 10) = 02+03+04
6	15	$sin(15, 14) = sin(\theta 2 + \theta 3)$
7	16	$cos(16, 14) = cos(\theta 2 + \theta 3)$
19	17	$mult(17, 4, 13) = a2 \cos(\theta 2)$
21		$add(17, 17, 18) = a2 \cos(\theta 2) + a3 \cos(\theta 2 + \theta 3)$
22		$add(17, 17, 3) = a1 + a2 \cos(\theta 2) + a3 \cos(\theta 2 + \theta 3)$
20	18	$mult(18, 5, 16) = a3 \cos(\theta 2 + \theta 3)$
23		$mult(18, 17, 11) = \cos(\theta 1)(a1 + a2\cos(\theta 2) + a3\cos(\theta 2 + \theta 3))$
26	19	$mult(19, 4, 12) = a2 \sin(\theta 2)$
11	20	$mult(20, 11, 25) = \cos(\theta 1)\cos(\theta 2 + \theta 3 + \theta 4)$
12	21	$mult(21, 26, 25) = sin(\theta 1)cos(\theta 2 + \theta 3 + \theta 4)$
9	22	$sin(22, 14) = sin(\theta 2 + \theta 3 + \theta 4)$
13	23	$mult(23, 11, 22) = \cos(\theta 1)\sin(\theta 2 + \theta 3 + \theta 4)$
14		$sub(23, 0, 23) = -(\cos(\theta 1)\sin(\theta 2 + \theta 3 + \theta 4))$
15	24	$mult(24, 26, 22) = sin(\theta 1)sin(\theta 2 + \theta 3 + \theta 4)$
16		$sub(24, 0, 24) = -(sin(\theta 1)sin(\theta 2 + \theta 3 + \theta 4))$
10	25	$\cos(25, 14) = \cos(\theta 2 + \theta 3 + \theta 4)$
1	26	$sin(26, 7) = sin(\theta 1)$

<u>39</u>



FPGA Processor Implementation for the Forward Kinematics of the UMDH

17	27	$sub(27, 0, 11) = -\cos(\theta 1)$
18	28	add(28, 0, 0) = 0
24	29	$add(29, 18, 2) = a0 + cos(\theta 1)(a1 + a2 cos(\theta 2) + a3 cos(\theta 2 + \theta 3))$
25	30	$mult(30, 17, 26) = \sin(\theta 1)(a1 + a2\cos(\theta 2) + a3\cos(\theta 2 + \theta 3))$
27	31	$mult(31, 5, 15) = a3 \sin(\theta 2 + \theta 3)$
28		$add(31, 31, 19) = a2 \sin(\theta 2) + a3 \sin(\theta 2 + \theta 3)$
29		$add(31, 31, 6) = a2 \sin(\theta 2) + a3 \sin(\theta 2 + \theta 3) + d1$

The get functions can now be used to retrieve the last 12 registers for the results of the 12 equations. Each value is moved out one at a time and in any order the user desires.

The structural VHDL model of the Forward Kinematic Processor is shown in Appendix B.9.1.

## 4.3 Conclusions

This chapter developed the models of each of the required functional units. Each model was tested as a stand-alone design before integration into the Forward Kinematic Processor. Once the initial five constants are loaded in, the processor takes four instructions to load the angles, 29 instructions to calculate the results, and 12 instructions to get them out, for a total of 45 instructions. The processor was then tested from the top most level of the design model. With the simulation of the processor complete, the next step in the implementation is synthesis to an FPGA. This is described in Chapter 5.



# 5. VHDL To FPGA Synthesis

#### 5.1 Introduction

The goal of this chapter is to move the FKP design modeled in the hardware description language straight to an FPGA implementation. The models were behavioral descriptions of the functional units with a top level structural description of the entire processor. At this level of abstraction, there is no implied physical architecture. We have not even worked with a gate level representation of the design. The synthesis into an FPGA induces an explicit physical architecture based on the target device; in this case the Xilinx 4020E.

#### 5.2 VHDL Source Restrictions

VHDL was originally designed as a simulation and modeling language. The concept of synthesis directly from the model was not included in the design of the language. Therefore, some of the constructs found in VHDL are not synthesizable. The most obvious limitation is the use of specific time delays. For example, the statement "wait for 10ns" or "A  $\leq$ = B after 5ns" has no meaning to a synthesis tool because there is no on-chip clock to direct when the action is to take place. Also, constructs such as access types, records, recursive subprograms, and multidimensional arrays are non-synthesizable (Raines; Ailes:21).

Most of these restrictions were known when beginning the development of the models from Chapter 4, but some unexpected and potentially detrimental constraints appeared as the design moved on. First was the use of more than one signal inside of process sensitivity list. Typically, many signals can be listed in the sensitivity list of the process, indicating execution of



#### FPGA Processor Implementation for the Forward Kinematics of the UMDH

the process if any of the listed signals changes state. The synthesis tools could only handle one signal in the list. A process that is dependent on both the clock and the reset signal would cause errors during synthesis. To work around this problem, most all sensitivity lists became empty forcing continuous execution, with the clock events being listed as a separate wait statement within the process body. The second problem pertains to the need to assert a signal for one clock period and then deassert it on the next clock period. Such an event infers a clock wait between the two transitions, but only one wait statement is allowed on each pass through the process body. The result is a streamlined hardware description such as "A<=B; wait until clock tick; A<=not(B); wait until clock tick" being unrolled to an explicit state machine where the execution through the process body takes a different path for each state. Each state then contains a unique command for "A<=B" or "A<=not(B)" and there is only one wait statement for all paths.

#### 5.3 Design Flow

There are four major tools used to perform the synthesis step. The Synopsys VHDL analyzer is used to compile the VHDL code. This includes compilation of the testbenches for each functional unit. The functional units are then simulated with the Synopsys VHDL simulator. These two tools together, both executing on a UNIX platform, form the primary development tools of the models (Synopsys). Because both the Analyzer and Simulator do not aim towards synthesis, the restrictions from section 5.2 are ignored and pushed aside for later tools. The other three major tools are Synopsys Design Analyzer and Exemplar Leonardo for synthesis, and Xilinx XACTstep for mapping.



#### 5.3.1 Synopsys Design Analyzer

The Synopsys Design Analyzer started out as the primary UNIX synthesis tool. Within the Design Analyzer is a feature called the FPGA Compiler. It accepts VHDL as input and attempts to produce a hybrid Synopsys/Xilinx netlist. The drawback to using this tool is its turnaround time. Typically, a small model such as the cosine/sine unit will take upwards of two hours to generate the netlist (Synopsys).

#### 5.3.2 Exemplar Leonardo

The PC/Windows 95 based Exemplar Leonardo application turned out to be quicker than Synopsys and much easier to learn and use. The following sequence describes the path used to generate a correctly targeted netlist (Exemplar). First, the program is loaded and the startup screen is shown in Figure 5.1.

			nere de la compañía de la calendada	a da an				$\mathbf{x}$
File [O	<u>O</u> ptimize <u>R</u> epo	rt Hi <u>e</u> rarchy	<u>T</u> ools Option	15		n a managamba ng sa	B	elp
×mplr	Flow Guide	Toolbar	Scł	ematic Viewer	Design B	rowser	Quit	
Leonard Copyrig *** News :	lo - V4.0.3 ht 1990-1996 Welcome to In	Exemplar L nteractive	ogic, Inc. Leonardo Ve	All rights : ersion V4.0.3	reserved. ***			
* Ent	er (command)	-help to	get usage o	of each comman	nd			
Session LEONARI	history wil 00{1}:	l be logged	to file 'e	exemplar.his'	·		2. ÷	
	anna an ann an ann ann ann ann ann ann	an a	ALLE LOCAL CALLEND AND AND A CONTRACTORY	(953)7696.9699999999999999999999999999999999		Cancel	J	

Figure 5.1. Exemplar Logic Leonardo Startup Screen



The first action taken is to click on the Flow Guide button. The Flow Guide shown in Figure 5.2 appears. Because we wish to customize certain aspects of the design, the Customize Flow Guide button is clicked. Another window appears that allows us to inform the tool that the design consists of multiple VHDL files because many of the functional units depend on a package or header file. We also select the option of packing the configurable logic blocks (CLB) of a Xilinx FPGA, decomposition of Look Up Tables (LUT), and reporting of area used as shown in Figure 5.3. The result is a variation of Figure 5.2 with the extra steps added into the design Flow Guide of Figure 5.4.



Figure 5.2. Leonardo Flow Guide

The first button, Load Library, is selected and we choose the 4000E family as shown in Figure 5.5. The second button is used repetitively to read in and analyze the VHDL files. A

window appears that allows the filename to be input as shown in Figure 5.6. As each file is being

read in, any warning messages are displayed regarding synthesis problems.





Figure 5.3. Customize Flow Guide

Once all the VHDL files are loaded in, the design is elaborated based on the top level entity description. Figure 5.7 shows the Elaborate window. Clicking the elaborate button automatically determines what the top level is and considers its port declaration as the I/O of the design. Next, the Pre-Optimize step is accomplished, shown in Figure 5.8, followed by the selection of the Modgen Library in Figure 5.9, and the resolution of the Modgens shown in Figure 5.10.





Figure 5.4. Customized Flow Guide

Tech Type:       FPGA Enhanced         Xilinx 3100a       Xilinx 3100a         Xilinx 3100a       Xilinx 4000a         Xilinx 4000a       Xilinx 4000e         Xilinx 4000e       Xilinx 4000e         Xilinx 4000b       Xilinx 5200         Xilinx 7200a       Xilinx 7300		r
Xilinx 3100 Xilinx 3100a Xilinx 4000 Xilinx 4000a Xilinx 4000e Xilinx 4000e Xilinx 4000e Xilinx 5200 Xilinx 7200a Xilinx 7300	Tech Type:	FPGA Enhanced
Xilinx 3100a Xilinx 4000 Xilinx 4000a Xilinx 4000ex Xilinx 4000h Xilinx 5200 Xilinx 7200a Xilinx 7300	Xilinx 3100	
Xilinx 4000 Xilinx 4000a Xilinx 4000e Xilinx 4000ex Xilinx 4000h Xilinx 5200 Xilinx 7200a Xilinx 7300	Xilinx 3100a	
Xilinx 4000a Xiinx 4000e Xiinx 4000ex Xiinx 4000h Xiinx 5200 Xiinx 7200a Xiinx 7300	Xilinx 4000	le l
Xilinx 4000e Xilinx 4000ex Xilinx 4000h Xilinx 5200 Xilinx 7200a Xilinx 7300	Xilinx 4000a	
Xilinx 4000ex Xilinx 4000h Xilinx 5200 Xilinx 7200a Xilinx 7300	Xilinx 4000e	
Xilinx 4000h Xilinx 5200 Xilinx 7200a Xilinx 7300	Xilinx 4000ex	
Xilinx 5200 Xilinx 7200a Xilinx 7300	Xilinx 4000h	. Å:
Xilinx 7200a Xilinx 7300/		
Xilinx 7300	Xilinx 5200	
	Xilinx 5200 Xilinx 7200a	· .

Figure 5.5. Load Library

-ormat:	🗢 Auto	VHDL	🗸 Verilog
---------	--------	------	-----------





FPGA Processor Implementation for the Forward Kinematics of the UMDH





وجاهل ومحمدهم والمتعاد والمتعاد والمتناوية والمتعادية والمتعاد والمتعاد والمتعادين والمتعاد والمتعاد والمراجع	
Lucent ORCA-2A	2
Lucent ORCA-2C	
Xilinx 3K	
Xilimx 3K XBLOX	
Xilimx 4K	
Xilinx 4K XBLOX	
Xilinx 5K	
Xilinx 7K	
General ASIC Technologies	
General FPGA Technologies	17



Design:	work.reg_file_16_e.behavior			
Switches:	Preserve hierarchy			
	_1 Default Resolving			
	Perform resolving only at the top level of hierarch			
	1			





The heart of this design flow is the Optimize step, where we can choose what type of optimization to do. The exhaustive selection will require multiple hours to complete. On the other hand, a quick optimization may only require five to 10 minutes. Because we are primarily concerned with area and not with speed, the area optimization box is checked as shown in Figure 5.11. The results of the optimization are shown in Figure 5.12, but the numbers are not entirely accurate. The critical path is listed as 29ns. However, the design has not yet been placed and routed on the chip. We will see later in Chapter 6 that the critical path is closer to 100ns.

47



	23						
Design:	work.reg_file_16_e.behavior						
Target:	<ul> <li>Xilimx 4000e</li> </ul>						
Effort:	✓ Remap ✓ Quick ✓ Standard ♦ Exhaustive						
Mode:	Mode:  Chip V Macro Optimize:  Area V Delay Pass Limits:  Run All Passes V Run Only Marked Passes V Skip Marked Passes						
Optimize:							
Pass Limits:							
Switches:							
Opti	mize <u>A</u> dvanced <u>Cancel</u>						

Figure 5.11. Optimize

	Start optim	nization	for design	.work	.reg_f	ile_16_	e.behavi	.or	
	Pass	Area (FGe)	Delay (ns)	DFFs	PIs	POsm	-CPU		
	1	809	29	256	31	32	00:54		
			Resource	Use Es	timate	. ·	• .		
Technology: Area: Critical Path: DFFs: IOFFs: HM CLBs: Input Pins: Output Pins:		xi4e 809 Funct 29 ns 256 (in C 32 (in IO 0 31 32	ion Ge LBs or Bs)	nerato IOBs)	rs				

### Figure 5.12. Results of Optimization

The optimized design is then packed into the CLBs by using the window shown in Figure

5.13, followed by decomposing the LUTs within the CLBs shown in Figure 5.14.

A POINT		×				
and the second se	Design:	.work.reg_file_16_e.behavior	D	)esign:	.work.reg_file_16_e.b	ehavior
A REAL PROPERTY AND A REAL PROPERTY.	Switches:	_ ↓ Operate on single level of hierarchy	S	iwitches:	Create new views	for each decomposed lookup table
and the second se	_ <u></u>	ck <u>C</u> ancel			ecompose	<u></u> Cancel

Figure 5.13. Pack CLBs

Figure 5.14. Decompose LUTs

X



The final step is the writing of the Xilinx Netlist Format (XNF) file to disk as shown in Figure 5.15.

		Ø				
Filename:	C:/exemplar/work/reg16/reg16.xnf					
Format:	🗸 Auto 🧹 VHDL. 🧹 Verilog 🗸 EDIF 🔶 XNF 🗸 SDF					
Switches:	Don't write any warnings or info messages					
	Write only the top level of hierarchy to file					
Write	Advanced <u>C</u> ancel					

Figure 5.15. Write XNF

# 5.3.3 Xilinx XACTstep M1

The Xilinx XACT step program picks up where the Exemplar tools stop. It inputs the XNF file and sets up a project manager screen that keeps track of the version and revision of the design as shown in Figure 5.16. Once loaded in as a project the design is implemented as shown

File Design Iools Utilities View Help	
	New Yorkers

Figure 5.16. XACTstep Design Manager



in Figure 5.17. The target device is chosen, along with the current version and revision number. Additional options shown in Figure 5.18 allow a constraint file to be added to the design. In this case, a UCF file is used to lock certain I/O names to actual pins on the FPGA. Also, the configuration template can be edited from this screen. Figure 5.19 shows the configuration options screen. Both the inputs and the outputs are set to CMOS thresholds and the DONE, M0, M1, and M2 mode pins are set to have an internal pull-up resistor.







The Flow engine is now invoked and the process of translating, mapping, placing and routing, and configuring is performed. Figure 5.20 shows the Flow Engine and the results of a synthesized design. The result is a BIT file that is ready for download into the FPGA.





Figure 5.19. Configuration Options



Figure 5.20. Flow Engine

# 5.4 Bitstream file to FPGA

The BIT file is downloaded to the FPGA using the Hardware Debugger utility of the XACTstep program. An X-Checker cable is used between the FPGA and the host computer's serial port. The Hardware Debugger then sends the proper headers, frames of data, and trailers down the X-Checker cable and into the FPGA.



# 5.5 Conclusions

This chapter discussed the procedures for synthesizing VHDL models to FPGA implementations. The process works, however the FKP processor cannot fit entirely on the target 4020E FPGA. If the target FPGA was much larger in capacity than the 4020E, then in theory, the entire design could be placed into one device. Instead, half of the register file unit is pushed through Exemplar Leonardo and Xilinx XACTstep and programmed into the 4020E that is available in the laboratory. Figure (5.21) shows the CLB and routing layout for the register file in the 4020E. This design used 40% of the total available CLBs, 27% of the total available IOBs, and 12% of the total CLKIOBs of the 4020E. A text log of the XACTstep process from XNF format to BIT format is listed in Appendix C.



Figure 5.21. 4020E CLB and Routing for the Half Register File Unit



# 6. FPGA Verification

# 6.1 Introduction

This chapter investigates the physical implementation of one of the functional unit models into a Xilinx 4020E FPGA. The Logic Master XL100 by Integrated Measurements Systems (Integrated) will serve as the testbed for the programmed device. Because the 4020E package is not directly compatible with the IMS, a custom adapter is developed.

## 6.2 IMS Logic Master XL100 tester

The IMS Logic Master XL100, shown in Figure 6.1, can support up to 100MHz data and clock rates with up to 224 I/O channels. To test the 4020E FPGA, one XL PGA Auto Socket Card is used to form the interface to the IMS.



Figure 6.1. The IMS Logic Master XL100



# 6.3 HQ208 Chip Carrier and Daughter Board

The Xilinx 4020E FPGA is contained in a Heat-sinked Quad Flat Pack (HQFP) 208 pin package (Xilinx:10-35). Because the device does not have pins that can be easily inserted into a test circuit board, an adapter from Ironwood Electronics (see Appendix D) is used to mount the FPGA to the test board. The adapter is wire-wrapped to a set of connectors which match up with connectors installed on the IMS socket card. Figure 6.2 shows the completed test unit. Also shown in Figure 6.2 is the Xilinx X-Checker cable for downloading the serial bit stream from the host PC to the FPGA.



Figure 6.2. Completed Test Unit

There are 16 ground connections and seven +5 Volt connections to the adapter. The power supply is external to the IMS to allow the FPGA to be programmed and hold its configuration when the IMS is not cycling a test. When the IMS finishes a test and sits idle, it removes all power to the device under test. This would erase the configuration every time the



IMS stopped a test cycle because the configuration is stored in internal latches (Xilinx 13-39). By keeping power supplied to the FPGA, even while idle, the configuration is retained. One possible solution to the loss of configuration is to program a PROM device instead of the FPGA directly. The PROM can then hold the configuration information even when the power is removed, and transfer the data into the FPGA every time the system powers up.

Also connected to the adapter are control pins for the FPGA. The TCK pin is pulled up to Vcc to prevent the device from entering into a boundary scan EXTEST during the download process(Xilinx:13-30). The M0, M1, and M2 pins are also pulled up to Vcc to force the device into Serial Slave mode. This mode is the simplest to implement. The Init, Done, Rst, and Prog pins are all pulled up to Vcc. Combined those with the Din and Cclk from the X-Checker and we have the setup shown in Figure (6.3) (Xilinx:5-18).

The remaining connections represent either input or output of the FPGA. The Ironwood Electronics data sheet in Appendix C shows the 4020E pin name and number associated with the adapter pin numbers and corresponding IMS connections.

There is a switch wired to the Prog pin to allow a forced reset of the FPGA. This causes the configuration to be erased and the device will prepare for a new download. The small green LED indicates power to the FPGA from the external supply. The red LED indicates that the IMS has output 5 Volts on the J13 channel.





Figure 6.3. Slave Serial Download

## 6.4 Functional Unit Testing

The first design that was successfully tested was a combination AND/OR gate utilizing four I/O pins and one CLB out of a total of 784. The AND/OR gate was modeled in VHDL and pushed all the way through to implementation. Fastest speed rating on the gates was 11 ns, or 90.9MHz.

The second design was the half register file unit from Chapter 5. The only difference in the process the second time was the addition of a UCF constraint file to force the I/O pins to



predetermined locations. Even if the model changes and causes a resynthesis of the design, the surrounding environment of the FPGA does not have to change.

The IMS tester allowed for a functionality and speed test of the FPGA. For the functional test, the register file is reset and all 16 registers are output to the A and B bus in opposite orders. Figure 6.4 shows the waveforms and indicates that all registers except number 1 is cleared to a zero. If we recall from Chapter 4, the number 1 register always holds a numeric 1.0, and the number 0 register always holds a numeric 0.0.

After the registers are cleared, all 16 registers are written to with a different bit. Once again the two output buses A and B are given the values of each register in opposite order. The waveform shows that both the A and B bus can retrieve the stored information from all registers, with the exception of registers 0 and 1.

The speed test is performed by decreasing the IMS clock period until the above functionality test fails. At 48.5 ns, the test fails. Because the cycle of the register file is two cycles of the IMS, the actual failure time is a 97 ns clock period, or 10.3MHz.



<u>58</u>



Figure 6.4. IMS Waveform Results of Register File


## 6.5 Conclusions

This chapter showed the physical implementation and electrical verification of only the half sized register file that was synthesized in Chapter 5. A Xilinx 4020E FPGA was configured from the host PC using a custom adapter board and electrically tested by using the IMS test station. The entire FKP model could not be implemented because the size of the design. It would require multiple 4020E FPGAs or possibly one FPGA from a higher density device, both of which were not available at the time of implementation. However, the success of the half sized register file indicates that the entire FKP model could have also been implemented successfully, assuming the model is correct and a multi-device partitioner program is available.



# 7. Conclusions and Recommendations for Future Work

#### 7.1 Conclusions

The objective of this research was to implement the forward kinematic algorithm for the Utah MIT Dexterous Hand (UMDH) by creating VHDL models and directly synthesizing them into an FPGA. The forward kinematics of the UMDH were developed and analyzed and the resulting algorithm shows that 12 separate equations each containing multiple mathematical operations are needed. If common expressions are shared between equations, a total of 28 operations are required. These shared terms are stored in the register file unit and are sent to either a cosine/sine unit, an adder/subtractor unit, or a multiplier unit as the algorithm proceeds. The input (angles) and output (transformation matrix) are transferred through dedicated I/O buses. The design results in a semi-autonomous Forward Kinematic Processor (FKP) that can calculate the forward kinematics every time the surrounding system issues a run command. The surrounding system does not deal with the intricacies of the algorithm and can tackle other system tasks while the FKP is busy.

It was planned that the entire algorithm would fit into a single FPGA. However, without the availability of high density FPGAs in the laboratory, only a small portion of the design was able to become realized in hardware. The register file unit was chosen as the sub-model to implement because it contains combinational logic similar to all the other units plus memory storage. After a few iterations with the floorplanning tools, the register file itself proved to be larger than one 4020E FPGA. The register file unit was reduced to half its size and resynthesized.



The new design successfully fit using 40% of the configurable logic blocks of the 4020E. The design was programmed into a 4020E FPGA and tested using an IMS Logic Master XL. Electrical verification shows an upper bound on the clock frequency to be 10.3 MHz, above which the registers begin to hold incorrect data.

### 7.2 Lessons Learned

It can be concluded that small designs can accurately map into the FPGA and with short turn-around times. The Xilinx 4020E does not have the capacity that was initially expected and proved to be too small for the entire FKP design. The FKP core model and everything underneath is completely synthesizable. This required some restrictions on the coding style to avoid multiple signals in sensitivity lists, multiple wait statements in a process, and any reference to a specific delay of time.

#### 7.3 Recommendations

The first issue to be addressed is the optimization of the VHDL code for synthesis. Some VHDL compilers support the use of in-line macro declarations for instantiation of complete structures such as fast adders already designed into the device. The use of such structures can not only speed up the design, but also take up less FPGA area. Secondly, this research focused solely on Xilinx devices. Using other vendors products such as Altera's MAX Plus II software and their Flex10K series of FPGAs may produce better or worse results. Third, portions of the FKP itself could be redesigned. The multiplier unit uses a 32-bit adder as on of its components. The adder/subtractor unit is 16 bits by itself. The two units could be merged into an ALU, thus eliminating the 16-bit adder and allowing all additions and subtractions to pass through the 32-bit



component of the ALU. The increased overhead to choose either multiplication or addition/subtraction should be minimal compared to the area saved by removing the 16-bit adder/subtractor unit. Fourth, investigation into partitioning tools for Xilinx devices may allow the design to be spread across multiple FPGAs. Last, the microstore and contoller units are not entirly synthesizable. Both need to be modified to adhere to the synthesis restrictions.

#### 7.4 Ideas for Future Work

The architecture of the design could be modified to resemble more of a macropipeline structure. The core could be divided into three parts. The first part would calculate the angles needed. The second part would calculate the sines and cosines. The third part would perform the multiplications, additions and subtractions. The result would be a higher throughput system but with a two stage delay to get the answers. On the other hand, the two data buses, one input and one output, could be merged into a single I/O bus.

The design was based on the idea of the functional units each being a separate state machine and synchronously handshaking with the control unit. This allowed all timing propagation delays within the CLBs, IOBs and routing to be ignored. The result is a design that may waste time during a stage that is simple because the stage that requires the longest time restricts the rest of the design from going any faster. A possible better approach would be a more combinational, less state machine design. This would require knowledge of the delays of the circuit as it is placed into the FPGA.

Different algorithms such as the inverse kinematics of the UMDH or a gross/fine motion controller could be investigated using the same concepts and procedures developed here.



The investigation into PROM development for truly portable systems should be addressed. The PROM device can serially download the configuration of the FPGA every time the system powers up. This property of the FPGA also allows dynamic reconfiguration of parts of the design, allowing the controller of the FKP to swap in and out functional units as needed.



# Bibliography

- Ailes, John W. <u>Automatic Digital Hardware Synthesis Using VHDL</u>. MS Thesis, Naval Post Graduate School, Monterey Ca, September 1990. (AD A246 976)
- Cohen, Ben. <u>VHDL Coding Styles and Methodologies: An In-Depth Tutorial</u>. Norwell Ma: Kluwer Academic Publishers, 1995.
- Craig, John J. Introduction to Robotics: Mechanics and Control. Reading Ma: Addison-Wesley, 1989.
- Exemplar Logic. HDL Synthesis Guide: Release 4.0. Alameda Ca: 1996
- ----. Leonardo User's Guide: Release 4.0. Alameda Ca: 1996
- Integrated Measurement Systems. Logic Master Series: Product Training Manual XL. Beaverton Or: no date.
- ----. Verification Solutions: A Guide to Design Verification and Test. Beaverton Or: 1988.
- Khosla, P. K. and D.B Stewart. <u>Program Documentation, Chimera 3.1: The Real Time</u> <u>Operating System for Reconfigurable Sensor Based Control Systems</u>. Carnegie Mellon University, The Robotics Institute, Department of Electrical and Computer Engineering: 1993.
- Narasimhan, Sundar, David M. Siegel, and John M. Hollerbach. <u>A Standard Architecture for</u> <u>Controlling Robots</u>. Massachusetts Institute of Technology, Artificial Intelligence Laboratory. July 1988 (AD A195 929)
- Raines, Rick Capt. USAF. Class Notes, CSCE 487, Intro to Digital System Design. School of Engineering, Air Force Institute of Technology, Wright Patterson AFB OH, Summer Quarter 1996.
- Rattan, Kuldip. Class Notes, Ceg 456, Introduction to Robotics. Wright State University, Dayton OH, Spring Quarter 1995.
- Sarcos Incorporated. <u>Hand Electronics Documentation Package</u>. Salt Lake City Utah: March 1987.
- Solanki, Ranvir Singh and Kuldip S. Rattan. <u>A Kinematic Study of the Merlin 6500 Robot and</u> <u>the UTAH/MIT Dexterous Hand and a Simulation on their Combined Behavior</u>. AAMRL-TR-88-059. Wright Patterson AFB, OH: Harry G. Armstrong Aerospace Medical Research Laboratory, September 1988 (AD-A203 907).



Synopsys. <u>Iview On-line Documentation: Analyzer and Simulator V3.3b</u>. Mountan View Ca: 1997

Synopsys. Iview On-line Documentation: FPGA Compiler. Mountan View Ca: 1994

- Weste, Neil H. E. and Kamran Eshraghian. <u>Principles of CMOS VLSI Design: A System</u> <u>Perspective</u>. Reading Ma: Addison-Wesley, 1993.
- Wind River Systems. <u>VX-Works</u>. Alamed Ca.
- XACTstep. Version M1, IBM, CDROM. Computer Software. Xilinx, San Jose Ca: 1997.
- Xilinx. The Programmable Logic Data Book. San Jose Ca: 1996.
- ----. XACT Hardware & Peripherals Guide. San Jose Ca: April, 1994.
- ----. XACT User Guide. San Jose Ca: April, 1994.
- ----. Xilinx Alliance Series: Quick Start Guide vM1.3. San Jose Ca: 1997.



# Appendix A: Code for behavioral Algorithm

### A.1 C code

### "umdh.h" c code header file

/*	***************************	*/
ľ*		*/
/*	umdh.h	*
/*		*
ľ	Steve Parmley	*
/*	- 	*
/*		*
/*	Defines kinematic parameters of umdh thumb manipulators.	*,
/*		*,
/*	*********************	*

 #define UMDH\_A0
 (-0.75)

 #define UMDH\_A1
 (0.375)

 #define UMDH\_A2
 (1.7)

 #define UMDH\_A3
 (1.3)

 #define UMDH\_D1
 (3.125)

 #define UMDH\_D2
 (0.0)

 #define UMDH\_D3
 (0.0)

 #define UMDH\_D4
 (0.0)

-



"rang	e.c" c code
/k ************************************	*/
1  *	*/
/* range c	*/
/* ///////////////////////////////////	*/
/* Steve Parmley - UMHD forward kinematic function	*/
/*	*/
/*	*/
/* Compute forward kinematics given current joint positions	*/
/* and writes all temp values to disk	*/
/* Compile with gcc range.c -im	*/
/* ************************************	*/
** ********	*/
	*/
/* Include nes /* ***********************************	*/
#include <math.h> #include "umdh.h" #include <stdio.h> #include <stdlib.h></stdlib.h></stdio.h></math.h>	
/* *******************	*/
/* umdhFwdKin Compute forward kine	matics. */
{ float a0,a1,a2,a3, d1,d2,d3,d4; float c1, c2, c3, c4; float s1, s2, s3, s4; float c23,s23,c234,s234;	
a0 = UMDH_A0; a1 = UMDH_A1; a2 = UMDH_A2; a3 = UMDH_A3; d1 = UMDH_D1; d2 = UMDH_D2; d3 = UMDH_D3; d4 = UMDH_D4;	
s1 = sin([tang[0]); c1 = cos([tang[0]);       s2 = sin([tang[1]); c2 = cos([tang[1]);       s3 = sin([tang[2]); c3 = cos([tang[2]);       s4 = sin([tang[3]); c4 = cos([tang[3]);       s23 = s2*c3 + c2*s3; c23 = c2*c3 - s2*s3;       s234 = sin([tang[1]+jtang[2]+jtang[3]);       c234 = cos([tang[1]+jtang[2]+jtang[3]);       c234 = cos([tang[1]+jtang[2]+jtang[3]);	
fprintf(rangeptr,"%ჩn%ჩn%ჩn%ჩn%ჩn%ჩn%ჩn%ჩn",s1,s2,s fprintf(rangeptr,"%ჩn%ჩn%ჩn%ჩn%ჩn%ჩn",s2*c3,c2*s3,s23	3,s4,c1,c2,c3,c4); ,c23);
M	

/\* n vector \*/ noap[0] = c1\*c234; noap[1] = s1\*c234; noap[2] = s234;

/\* o vector \*/



```
noap[3] = -c1*s234;
 noap[4] = -s1*s234;
 noap[5] = c234;
                        */
 /* a vector
 noap[6] = s1;
 noap[7] = -c1;
 noap[8] = 0.0;
                        */
 /* p vector
 noap[9] = a0 + c1*(a1 + a2*c2 + a3*c23);
 noap[10] = s1*(a1 + a2*c2 + a3*c23);
 noap[11] = a2*s2 + a3*s23 + d1;
 a2*c2.
                                                   a1+a2*c2+a3*c23,
                                                   c1*(a1+a2*c2+a3*c23),
                                                   s1*(a1+a2*c2+a3*c23));
 return;
}
main ()
FILE *fp;
FILE *rangeptr;
float jtang[6];
float noap[12];
float step = 3.1415 /8.0;
fp = fopen("fwdkin.dat","w");
rangeptr = fopen("range.dat","w");
for (jtang[0]=-3.1415/4.0;jtang[0] < 3.1415 / 4.0*3.0; jtang[0]=jtang[0]+step)
  for (jtang[1]=0.0;jtang[1] < 3.1415 / 3.0; jtang[1]=jtang[1]+step)
   for (jtang[2]=0.0;jtang[2] < 3.1415 / 2.0; jtang[2]=jtang[2]+step)
for (jtang[3]=0.0;jtang[3] < 3.1415 / 2.0; jtang[3]=jtang[3]+step)
          {
         umdhFwdKin(jtang,noap,rangeptr);
               fprintf(fp,"%ft%ft%ft%ft%fn",jtang[0],jtang[1],jtang[2],jtang[3]);
fprintf(fp,"%ft%ft%ft%ft%fn",noap[0],noap[3],noap[6],noap[9]);
fprintf(fp,"%ft%ft%ft%ft%fn",noap[1],noap[4],noap[7],noap[10]);
                fprintf(fp,"%ftt%ftt%ftn\n",noap[2],noap[5],noap[8],noap[11]);
       }
fclose(fp);
fclose(rangeptr);
}
```



#### A.2 Matlab code

#### "fk.m" Matlab code

% Steve Parmley

% Matlab code that loads data generated by C code %

% Plots positions of last joint and arc of fingertip %

clear; close all; load fwdkin.dat; for i=1:599, nx(i)=fwdkin(i\*4+2,1); ny(i)=fwdkin(i\*4+3,1); nz(i)=fwdkin(i\*4+4,1); ox(i)=fwdkin(i\*4+2,2); oy(i)=fwdkin(i\*4+3,2); oz(i)=fwdkin(i\*4+4,2); ax(i)=fwdkin(i\*4+2,3); ay(i)=fwdkin(i\*4+3,3); az(i)=fwdkin(i\*4+4,3); px(i)=fwdkin(i\*4+2,4); py(i)=fwdkin(i\*4+3,4); pz(i)=fwdkin(i\*4+4,4); ppx(i) = px(i) + nx(i) \* 1.125;ppy(i) = py(i) + ny(i) \* 1.125; ppz(i) = pz(i) + nz(i) \* 1.125; end; for i=1:24, px1(i) = px(i);py1(i) = py(i); pz1(i) = pz(i);ppx1(i) = ppx(i);ppy1(i) = ppy(i); ppz1(i) = ppz(i);px2(i) = px(i+24);py2(i) = py(i+24); pz2(i) = pz(i+24);ppx2(i) = ppx(i+24);ppy2(i) = ppy(i+24); ppz2(i) = ppz(i+24); px3(i) = px(i+49); py3(i) = py(i+49); pz3(i) = pz(i+49); ppx3(i) = ppx(i+49); ppy3(i) = ppy(i+49); ppz3(i) = ppz(i+49);px4(i) = px(i+74);py4(i) = py(i+74);pz4(i) = pz(i+74);ppx4(i) = ppx(i+74); ppy4(i) = ppy(i+74); ppz4(i) = ppz(i+74); px5(i) = px(i+149);py5(i) = py(i+149); pz5(i) = pz(i+149);ppx5(i) = ppx(i+149); ppy5(i) = ppy(i+149);

ppz5(i) = ppz(i+149);



px6(i) = px(i+224); py6(i) = py(i+224); pz6(i) = pz(i+224); ppx6(i) = ppx(i+224); ppy6(i) = ppy(i+224); ppz6(i) = ppy(i+224); px7(i) = px(i+299); py7(i) = py(i+299); pz7(i) = pz(i+299);

pz7(i) = pz(i+299); ppx7(i) = ppx(i+299); ppy7(i) = ppy(i+299); ppz7(i) = ppz(i+299);

end;

plot3(ppx1,ppy1,ppz1,'-',px1,py1,pz1,'+',ppx2,ppy2,ppz2,'--',px2,py2,pz2,'o',ppx3,ppy3,ppz3,'-.',px3,py3,pz3,'x'); grid; view(-45,10); axis([-3 3 -6 0 1 7]); title ('UMDH Thumb Motion (joint 0 fixed)'); h=legend('Fingertip Positions (Joint 2 Location A)','Joint 3 Positions (Joint 2 Location A)','Fingertip Positions (Joint 2 Location B)','Joint 3 Positions (Joint 2 Location B)','Fingertip Positions (Joint 2 Location C)','Joint 3 Positions (Joint 2 Location C)'); axes(h);



## "range.m" Matlab code

%Steve Parmley%%Matlab code that loads data generated by C code %%Plots positions of last joint and arc of fingertip%

,

load fwdkin.dat; max(fwdkin) min(fwdkin)

load range.dat; max(range) min(range)



# APP B-1

# Appendix B: VHDL Functional Unit Models and Simulation Testbenches

# **B.1** Cosine/Sine Unit

## **B.1.1** Cosine/Sine Model

Project: Filename:		Thesis cos_sin.v	hd
– Other files required:			_
- Date:		Sept 199	)/ - A-ch-s-ion
- Entity/Architecture Name:		COS_SIN_0	e/benavior
Developer:		Sievera	
library IEEE;			
use IEEE.sto_logic_1164.all;			
entity cos_sin_e is			
port (cos_sin_reset	:	in	std_ulogic;
cos_sin_clk	:	in	std_ulogic;
cos_sin_A_bus	:	in	std_ulogic_vector(15 downto 0);
cos_sin_go	:	in	std_ulogic;
cos_sin_sel	:	in	std_ulogic;
cos_sin_wait	:	in	std_ulogic_vector(2 downto 0);
cos_sin_ready	:	out	std_ulogic;
cos_sin_C_bus	:	out	<pre>std_ulogic_vector(15 downto 0);</pre>
- the following describes	the conne	ction to the	rom
cos sin rom addr	:	out	<pre>std_ulogic_vector(12 downto 0);</pre>
cos sin rom data	:	in	std_ulogic_vector(15 downto 0));
end cos_sin_e;			
architecture behavior of Cos_si begin lookup: process variable state : integer; variable wait_count, wait_coun create sinks for four bits not variable temp1,temp2,temp3,te begin	n_e is ter : intege used of A emp4 : std	er; _bus _ulogic;	
if cos_sin_reset = '1 state := 0 end if;	i <b>' then</b> ;		
wait until (cos_sin_o	cik'event a	nd cos_sin	n_clk='1');
if state = 0 then – turn off cos_sin_ – calcula wait_cou wait_cou if cos_sit	f all signal: ready <= ' te how ma nt := 0; nter := 0; n_wait(0) =	s 0'; any waits = '1' then	
_			



# FPGA Processor Implementation for the Forward Kinematics of the UMDH APP B-2

```
wait_count := wait_count + 1;
          end if:
          if cos_sin_wait(1) = '1' then
                    wait_count := wait_count + 2;
          end if;
          if cos_sin_wait(2) = '1' then
                    wait_count := wait_count + 4;
          end if:
          - copy over lower 8 decimal bits and 3 LSBs of integer
          cos_sin_rom_addr(10 downto 0) <= cos_sin_A_bus(10 downto 0);
          - copy in sign bit
          \cos_sin_rom_addr(11) \le \cos_sin_A_bus(15);
          - copy in selector bit for cos or sin function
          cos_sin_rom_addr(12) <= cos_sin_sel;
          - sink the 4 unused bits
          temp1 := cos_sin_A_bus(11);
          temp2 := cos_sin_A_bus(12);
          temp3 := cos_sin_A_bus(13);
          temp4 := cos_sin_A_bus(14);
          - wait for go signal
          if cos_sin_go = '1' then
                     state := 1;
          end if:
end if;
if state = 1 then
          - induce rom wait states for slower external devices
          if wait_count = wait_counter then
                     state := 2;
          else
                     wait_counter := wait_counter + 1;
          end if;
end if;
if state = 2 then
          - latch data
          cos_sin_C_bus <= cos_sin_rom_data;
          - indicate to control that the information is latched
          cos_sin_ready <= '1';
          - wait one cycle and
          state := 3;
elsif state = 3 then
          - ready signal
          cos_sin_ready <= '0';
          - start over
          state := 0;
end if;
```

end process lookup; end behavior;



#### **B.1.2** Cosine/Sine Testbench

- Project:	Thesis
Filename:	cos_sin-bench.vnd
- Other files required:	
- Date:	sept 19 97
- Entity/Architecture Name:	cos_sin_tb/test
- Developer:	Steve Parmley
	•

library IEEE;

use IEEE.std\_logic\_1164.all;

entity cos\_sin\_tb is end cos\_sin\_tb;

architecture test of cos\_sin\_tb is

```
component cos_sin_e
                                               std_ulogic;
port (cos_sin_reset
                                      in
                            :
                                                std_ulogic;
         cos_sin_clk
                            :
                                      in
         cos_sin_A_bus
                                                std_ulogic_vector(15 downto 0);
                                      in
                            :
                                                std_ulogic;
         cos_sin_go
                            :
                                      in
         cos_sin_sel
                                      in
                                                std_ulogic;
                            :
                                                std_ulogic_vector(2 downto 0);
         cos_sin_wait
                            :
                                      in
         cos_sin_ready
                           :
                                                std_ulogic;
                                      out
                                                std_ulogic_vector(15 downto 0);
         cos sin C bus
                           :
                                      out
    - the following describes the connection to the rom
                                               std ulogic vector(12 downto 0);
         cos_sin_rom_addr :
                                      out
                                                std_ulogic_vector(15 downto 0));
         cos_sin_rom_data :
                                      in
```

```
end component;
```

```
signal sys_reset, sys_clk, go, sel, ready : std_ulogic := '0';
signal waits : std_ulogic_vector(2 downto 0) := "000";
signal angle_in : std_ulogic_vector(15 downto 0);
signal result : std_ulogic_vector(15 downto 0);
signal rom_address : std_ulogic_vector(12 downto 0);
signal rom_result : std_ulogic_vector(15 downto 0);
```

begin

U1: cos\_sin\_e PORT MAP (sys\_reset, sys\_clk, angle\_in, go, sel, waits, ready, result, rom\_address, rom\_result); clock : process

begin sys\_clk <= not(sys\_clk); wait for 10 ps; end process clock;

rst : process begin

sys\_reset <= '1';



```
wait for 5 ps;
          sys_reset <= '0';
          wait for 15000 ps;
end process rst;
exercise : process
 variable wait_count : integer := 0;
 begin
          -- do it again with more waits
          case wait_count is
                     when 0 => waits <= "000";
                     when 1 => waits <= "001":
                     when 2 => waits <= "010";
                     when 3 => waits <= "011";
                     when 4 => waits <= "100":
                     when 5 => waits <= "101";
                     when 6 => waits <= "110";
                     when 7 => waits <= "111";
                                          wait until sys_clk'event and sys_clk='1';
                     when others =>
                                          wait until sys_clk'event and sys_clk='1';
                                          ASSERT false
                                 REPORT "DONE"
                                 SEVERITY failure;
                     end case:
          wait_count := wait_count + 1;
          wait until sys_clk'event and sys_clk='0';
          - processor is setting up input bus
          angle_in(15 downto 1) <= "000100100011010";
          angle in(0) <= waits(0);
          - set selection to sin or cos
          sel <= waits(0);
          - wait for a while
          wait until sys_clk'event and sys_clk='1';
           - and initiate function
          go <= '1';
           - wait for function to report ready
          wait until ready = '1' and ready'event;
          wait until sys_clk'event and sys_clk='1';
          - turn off go signal
          go <= '0';
 end process exercise;
rom : process
 begin
          wait until rom address'event;
           - make up some rom data (inverse of the address for now)
          rom_result(12 downto 0) <= not(rom_address(12 downto 0));
```

```
-- fill in the rest
rom_result(15 downto 13) <= "111";
end process rom;
```



end test;

CONFIGURATION cos\_sin\_c OF cos\_sin\_tb IS FOR test FOR ALL: cos\_sin\_e USE ENTITY WORK.cos\_sin\_e(behavior); END FOR; END FOR; END cos\_sin\_c;

## **B.1.3** Cosine/Sine Results





.

# **B.2** Adder/Subtractor Unit

## **B.2.1** Adder/Subtractor Model

- Project: - Filename: Other files required:		Thesis adder.vhd		
Other files required: Date: Entity/Architecture Name: Developer: Function: Limitations: History: Last Analyzed On:		sept 30 97 adder_e/behavior Steve Parmley		
library IEEE; use IEEE.std_logic_1164.all	;			
entitvadder e is				
port (adder_reset	:	in	std_ulogic;	
adder_clk	:	in	std_ulogic;	
adder_A_bus	:	in	std_ulogic_vector(15 downto 0);	
adder_B_bus	:	in	std_ulogic_vector(15 downto 0);	
adder_go	:	in	std_ulogic;	
adder_sel	:	in	std_ulogic;	
adder_done	:	out	std_ulogic;	
adder_C_bus end adder_e;	:	QUI	sta_ulogic_vector(15 downto 0)),	
Signal Bxor : std_ulogic_vecto Signal Cout : std_ulogic_vecto Signal SUM : std_ulogic_vecto begin	r(15 downt r(15 down1 or(15 down	o 0); to 0); to 0);		
addsub : process				
begin				
wait until adder_clk'event ar	nd adder_c	lk='1';		
if adder_reset = '1' then				
state <= 0; end if;				
if adder_go = '1' then				
if state = 0 then Bxor(0) <= adder_E Bxor(1) <= adder_E Bxor(2) <= adder_E Bxor(3) <= adder_E Bxor(4) <= adder_E Bxor(5) <= adder_E Bxor(6) <= adder_E Bxor(7) <= adder_E Bxor(8) <= adder_E Bxor(9) <= adder_E Bxor(10) <= adder_E	3_bus(0) xx 3_bus(1) xx 3_bus(2) xx 3_bus(3) xx 3_bus(3) xx 3_bus(5) xx 3_bus(6) xx 3_bus(6) xx 3_bus(8) xx 3_bus(9) xx B_bus(10)	or adder_se or adder_se	əl; əl; x; x; x; əl; əl; əl; z;sel;	



```
Bxor(11) <= adder_B_bus(11) xor adder_sel;
         Bxor(12) <= adder_B_bus(12) xor adder_sel;
         Bxor(13) <= adder_B_bus(13) xor adder_sel;
         Bxor(14) <= adder_B_bus(14) xor adder_sel;
         Bxor(15) <= adder_B_bus(15) xor adder_sel;
         state <= 1:
   elsif state = 1 then
         Cout(0) <= ((adder_A_bus(0) and Bxor(0)) or (adder_sel and (adder_A_bus(0) or Bxor(0)) ));
         state <= 2:
   elsif state = 2 then
         SUM(0) <= ((adder_A_bus(0) and Bxor(0) and adder_sel) or ((adder_A_bus(0) or Bxor(0) or adder_sel) and (not Cout(0))));
                  <= ((adder_A_bus(1) and Bxor(1)) or (Cout(0) and (adder_A_bus(1) or Bxor(1)) ));
         Cout(1)
         state <= 3:
   elsif state = 3 then
         SUM(1) <= ((adder_A_bus(1) and Bxor(1) and Cout(0)) or ((adder_A_bus(1) or Bxor(1) or Cout(0)) and (not Cout(1))));
         Cout(2) <= ((adder_A_bus(2) and Bxor(2)) or (Cout(1) and (adder_A_bus(2) or Bxor(2)) ));
         state <= 4:
   elsif state = 4 then
         SUM(2) <= ((adder_A_bus(2) and Bxor(2) and Cout(1)) or ((adder_A_bus(2) or Bxor(2) or Cout(1)) and (not Cout(2))));
         Cout(3) <= ((adder_A_bus(3) and Bxor(3)) or (Cout(2) and (adder_A_bus(3) or Bxor(3)) ));
         state <= 5;
   elsif state = 5 then
         SUM(3) <= ((adder_A_bus(3) and Bxor(3) and Cout(2)) or ((adder_A_bus(3) or Bxor(3) or Cout(2)) and (not Cout(3))));
         Cout(4) <= ((adder_A_bus(4) and Bxor(4)) or (Cout(3) and (adder_A_bus(4) or Bxor(4)) ));
         state <= 6;
   elsif state = 6 then
         SUM(4) <= ((adder_A_bus(4) and Bxor(4) and Cout(3)) or ((adder_A_bus(4) or Bxor(4) or Cout(3)) and (not Cout(4))));
         Cout(5) <= ((adder_A_bus(5) and Bxor(5)) or (Cout(4) and (adder_A_bus(5) or Bxor(5)) ));
         state <= 7;
   elsif state = 7 then
         SUM(5) <= ((adder_A_bus(5) and Bxor(5) and Cout(4)) or ((adder_A_bus(5) or Bxor(5) or Cout(4)) and (not Cout(5))));
         Cout(6) <= ((adder_A_bus(6) and Bxor(6)) or (Cout(5) and (adder_A_bus(6) or Bxor(6)) ));
         state <= 8:
   elsif state = 8 then
         SUM(6) <= ((adder_A_bus(6) and Bxor(6) and Cout(5)) or ((adder_A_bus(6) or Bxor(6) or Cout(5)) and (not Cout(6))));
         Cout(7) <= ((adder_A_bus(7) and Bxor(7)) or (Cout(6) and (adder_A_bus(7) or Bxor(7)) ));
         state <= 9;
   elsif state = 9 then
         SUM(7) <= ((adder_A_bus(7) and Bxor(7) and Cout(6)) or ((adder_A_bus(7) or Bxor(7) or Cout(6)) and (not Cout(7))));
                  <= ((adder_A_bus(8) and Bxor(8)) or (Cout(7) and (adder_A_bus(8) or Bxor(8)) ));
         Cout(8)
         state <= 10;
   elsif state = 10 then
         SUM(8) <= ((adder_A_bus(8) and Bxor(8) and Cout(7)) or ((adder_A_bus(8) or Bxor(8) or Cout(7)) and (not Cout(8))));
          Cout(9) <= ((adder_A_bus(9) and Bxor(9)) or (Cout(8) and (adder_A_bus(9) or Bxor(9)) ));
         state <= 11:
   elsif state = 11 then
          SUM(9) <= ((adder_A_bus(9) and Bxor(9) and Cout(8)) or ((adder_A_bus(9) or Bxor(9) or Cout(8)) and (not Cout(9))));
          Cout(10)<= ((adder_A_bus(10) and Bxor(10)) or (Cout(9) and (adder_A_bus(10) or Bxor(10)) ));
          state <= 12.
   elsif state = 12 then
          SUM(10) <= ((adder_A_bus(10) and Bxor(10) and Cout(9)) or ((adder_A_bus(10) or Bxor(10) or Cout(9)) and (not
Cout(10))));
          Cout(11)<= ((adder_A_bus(11) and Bxor(11)) or (Cout(10) and (adder_A_bus(11) or Bxor(11)) ));
          state <= 13;
   elsif state = 13 then
          SUM(11) <= ((adder_A_bus(11) and Bxor(11) and Cout(10)) or ((adder_A_bus(11) or Bxor(11) or Cout(10)) and (not
Cout(11))));
          Cout(12)<= ((adder_A_bus(12) and Bxor(12)) or (Cout(11) and (adder_A_bus(12) or Bxor(12)) ));
          state <= 14;
   elsif state = 14 then
          SUM(12) <= ((adder_A_bus(12) and Bxor(12) and Cout(11)) or ((adder_A_bus(12) or Bxor(12) or Cout(11)) and (not
Cout(12))));
          Cout(13)<= ((adder_A_bus(13) and Bxor(13)) or (Cout(12) and (adder_A_bus(13) or Bxor(13)) ));
          state <= 15:
   elsif state = 15 then
```



```
SUM(13) <= ((adder_A_bus(13) and Bxor(13) and Cout(12)) or ((adder_A_bus(13) or Bxor(13) or Cout(12)) and (not
Cout(13))));
          Cout(14)<= ((adder_A_bus(14) and Bxor(14)) or (Cout(13) and (adder_A_bus(14) or Bxor(14)) ));
          state <= 16;
   elsif state = 16 then
          SUM(14) <= ((adder_A_bus(14) and Bxor(14) and Cout(13)) or ((adder_A_bus(14) or Bxor(14) or Cout(13)) and (not
Cout(14))));
          Cout(15)<= ((adder_A_bus(15) and Bxor(15)) or (Cout(14) and (adder_A_bus(15) or Bxor(15)) ));
          state <= 17;
    elsif state = 17 then
          SUM(15) <= ((adder_A_bus(15) and Bxor(15) and Cout(14)) or ((adder_A_bus(15) or Bxor(15) or Cout(14)) and (not
Cout(15))));
          state <= 18;
    elsif state = 18 then
          adder_C_bus <= SUM;
          adder_done <= '1';
    end if;
   else
          adder_done <= '0';
          state <= 0;
  end if:
 end process addsub;
```

#### B.2.2 Adder/Subtractor Testbench

- Project:	Thesis
Filename:	adder-bench.vhd
- Other files required:	
- Date:	sept 30 97
- Entity/Architecture Name:	adder_tb/test
- Developer:	Steve Parmley
- Function:	
- Limitations:	
History:	
- Last Analyzed On:	

library IEEE; use IEEE.std\_logic\_1164.all;

entity adder\_tb is end adder\_tb;

end behavior;

architecture test of adder\_tb is



```
constant Btest00 : std_ulogic_vector(15 downto 0) := "0000000000000000"; -- +/- 0
constant Btest01 : std_ulogic_vector(15 downto 0) := "000000000000001"; - +/- 1
constant Btest02 : std_ulogic_vector(15 downto 0) := "00000000000000010"; - +/- 2
constant Btest03 : std_ulogic_vector(15 downto 0) := "0000000100000000"; - +/- 256
constant Btest04 : std_ulogic_vector(15 downto 0) := "100000000000000"; -- +/- 32K
constant Btest05 : std_ulogic_vector(15 downto 0) := "11111111111111111"; - +/- 65534
constant add : std_ulogic := '0';
constant sub : std_ulogic := '1';
component adder_e
 port (adder_reset
                                                  std_ulogic;
                                        in
                                                  std_ulogic;
          adder_clk
                                        in
                             :
                                                  std ulogic vector(15 downto 0);
          adder_A_bus
                             :
                                       in
                                                  std_ulogic_vector(15 downto 0);
          adder_B_bus
                                       in
                             :
                                                  std_ulogic;
          adder_go
                             :
                                        in
                                                  std_ulogic;
          adder_sel
                                        in
                             :
                                                  std ulogic;
          adder_done
                             :
                                        out
                                                  std_ulogic_vector(15 downto 0));
          adder C bus
                                        out
                             :
end component;
signal sys_clk,sys_reset, go, sel, done : std_ulogic := '0';
signal A,B, result : std_ulogic_vector(15 downto 0);
begin
U1:adder_e
  PORT MAP
                (sys_reset,
                    sys_clk,
                    А,
                    Β,
                    go,
                    sel.
                    done,
                    result):
clock : process
begin
          sys_clk <= not(sys_clk);
          wait for 10 ps;
end process clock;
exercise : process
 variable inputA, inputB : std_ulogic_vector(15 downto 0);
 begin
  sys reset <= '0';
  For i in 0 to 1 loop
  -- add or sub
           CASE i IS
                    WHEN 0 => sel <= add;
                    WHEN 1 => sel <= sub:
           END CASE;
           for j in 0 to 9 loop
            for I in 0 to 5 loop
        - pick a test
                     CASE j IS
                               WHEN 0 => inputA := Atest00;
                               WHEN 1 => inputA := Atest01;
                               WHEN 2 => inputA := Atest02;
                               WHEN 3 => inputA := Atest03;
```



```
WHEN 5 => inputA := Atest05;
                  WHEN 6 => inputA := Atest06;
                  WHEN 7 => inputA := Atest07;
                  WHEN 8 => inputA := Atest08;
                  WHEN 9 => inputA := Atest09;
        END CASE;
        CASELIS
                  WHEN 0 => inputB := Btest00;
                  WHEN 1 => inputB := Btest01;
                  WHEN 2 => inputB := Btest02;
                  WHEN 3 => inputB := Btest03;
                  WHEN 4 => inputB := Btest04;
                  WHEN 5 => inputB := Btest05;
        END CASE;
        go <= '0';
        wait until done = '0';
        FOR k IN 0 TO 15 loop
                   A(k) <= inputA(k);
                   B(k) \le inputB(k);
        end loop;
        wait until sys_clk'event and sys_clk='0';
        go <= '1';
        wait until done ='1':
        go <= '0';
end loop;
        wait until sys_clk'event and sys_clk='0';
         wait until sys_clk'event and sys_clk='0';
         wait until sys_clk'event and sys_clk='0';
        wait until sys_clk'event and sys_clk='0';
        wait until sys_clk'event and sys_clk='0';
        wait until sys_clk'event and sys_clk='0';
```

wait until sys\_clk'event and sys\_clk='0';

WHEN 4 => inputA := Atest04;

ASSERT false REPORT "DONE" SEVERITY failure; end process exercise; end test:

end loop;

end loop;



CONFIGURATION adder\_c OF adder\_to IS FOR test FOR ALL: adder\_e USE ENTITY WORK.adder\_e(behavior); END FOR; END FOR; END adder\_c;

#### **B.2.3** Adder/Subtractor Results





FPGA Processor Implementation for the Forward Kinematics of the UMDH APP B-12





FPGA Processor Implementation for the Forward Kinematics of the UMDH APP B-13





FPGA Processor Implementation for the Forward Kinematics of the UMDH APP B-14

			4	150000	00	4600	00000	ć	1700000	)0	4800	0000
	SYS CLK											
	GO								].			
	SEL								_	_	-	-
	DONE			-	[	5 			<u></u>	<b>[</b> ]		
<u>نا</u>	A(15:0)			7FFF					FFFF			
$\mathbb{P}^{2}$	B(15:0)	0*	0100	8000	FFFF	0000	0001	<b>0</b> 002	0100	8000	FF	FF
(÷	RESULT(15:0)	•	7FFD	7EFF	FFFF	8000	FFFF	FFFE	FFFD	FEFF	7FFF	0000



# **B.3** Multipler Unit

# **B.3.1** Multiplier Model

<ul> <li>Project:</li> <li>Filename:</li> <li>Other files required:</li> <li>Date:</li> <li>Entity/Architecture Name:</li> <li>Developer:</li> <li>Function:</li> <li>Limitations:</li> <li>History:</li> <li>Last Analyzed On:</li> </ul>		Thesis adder32.vhd sept 30 97 adder32_e/behavior Steve Parmley			
entity adder32 e is					
port (adder_reset	:	in	std_ulogic;		
adder_clk	:	in	std_ulogic;		
adder_A_bus	:	in	std_ulogic_vector(31 downto 0);		
adder_B_bus	:	in	std_ulogic_vector(31 downto 0);		
adder_go	:	in	std_ulogic;		
adder_sel	:	IN	std_ulogic;		
adder_done		out	std_ulogic;		
end adder32_e;	·	out	sta_diogic_vector(51 downto 0)),		
Signal Bxor : std_ulogic_vecto Signal Cout : std_ulogic_vecto Signal SUM : std_ulogic_vecto begin	or(31 downt or(31 downt or(31 downi	o 0); o 0); to 0);			
addsub : process					
begin					
wait until adder_clk'event a	nd adder_cl	k='1';			
if adder_reset = '1' then					
state <= 0; end if;					
if adder_go = '1' then					
<pre>if state = 0 then     Bxor(0) &lt;= adder_B_bus(0) xor adder_sel;     Bxor(1) &lt;= adder_B_bus(1) xor adder_sel;     Bxor(2) &lt;= adder_B_bus(2) xor adder_sel;     Bxor(3) &lt;= adder_B_bus(3) xor adder_sel;     Bxor(4) &lt;= adder_B_bus(4) xor adder_sel;     Bxor(5) &lt;= adder_B_bus(5) xor adder_sel;     Bxor(5) &lt;= adder_B_bus(6) xor adder_sel;     Bxor(7) &lt;= adder_B_bus(6) xor adder_sel;     Bxor(7) &lt;= adder_B_bus(7) xor adder_sel;     Bxor(8) &lt;= adder_B_bus(8) xor adder_sel;     Bxor(9) &lt;= adder_B_bus(10) xor adder_sel;     Bxor(10) &lt;= adder_b_bus(10) xor adder_bus(10) xor adder_sel;     Bxor(10) &lt;= adder_b_bus(10) xor adder_bus(10) xor adder_bus(10) xor adder_bus(10) xor adder_bus(10) xor adder_bus(10) xor adder_bus(10) xor ad</pre>					



- Limitations:

```
Bxor(11) <= adder_B_bus(11) xor adder_sel;
          Bxor(12) <= adder_B_bus(12) xor adder_sel;
          Bxor(13) <= adder_B_bus(13) xor adder_sel;
          Bxor(14) <= adder_B_bus(14) xor adder_sel;
          Bxor(15) <= adder_B_bus(15) xor adder_sel;
         Bxor(16) <= adder_B_bus(16) xor adder_sel;
          Bxor(17) <= adder_B_bus(17) xor adder_sel;
          Bxor(18) <= adder_B_bus(18) xor adder_sel;
          Bxor(19) <= adder_B_bus(19) xor adder_sel;
          Bxor(20) <= adder_B_bus(20) xor adder_set;
          Bxor(21) <= adder_B_bus(21) xor adder_sel;
          Bxor(22) <= adder_B_bus(22) xor adder_sel;
          Bxor(23) <= adder_B_bus(23) xor adder_sel;
          Bxor(24) <= adder_B_bus(24) xor adder_set;
          Bxor(25) <= adder_B_bus(25) xor adder_sel;
          Bxor(26) <= adder_B_bus(26) xor adder_sel;</p>
          Bxor(27) <= adder_B_bus(27) xor adder_sel;
          Bxor(28) <= adder_B_bus(28) xor adder_sel;
          Bxor(29) <= adder_B_bus(29) xor adder_sel;
          Bxor(30) <= adder_B_bus(30) xor adder_sel;
          Bxor(31) <= adder_B_bus(31) xor adder_sel;
          state <= 1:
   elsif state = 1 then
          Cout(0) <= ((adder_A_bus(0) and Bxor(0)) or (adder_sel and (adder_A_bus(0) or Bxor(0)) ));
          state <= state + 1;
   elsif state = 2 then
                              <= ((adder_A_bus(state-2) and Bxor(state-2) and adder_sel) or ((adder_A_bus(state-2) or Bxor(state-2)
          SUM(state-2)
or adder_sel) and (not Cout(state-2))));
                              <= ((adder_A_bus(state-1) and Bxor(state-1)) or (Cout(state-2) and (adder_A_bus(state-1) or Bxor(state-
          Cout(state-1)
1)) ));
          state <= state + 1;
   elsif state >= 3 and state <= 32 then
                              <= ((adder_A_bus(state-2) and Bxor(state-2) and Cout(state-3)) or ((adder_A_bus(state-2) or Bxor(state-
          SUM(state-2)
2) or Cout(state-3)) and (not Cout(state-2))));
                              <= ((adder_A_bus(state-1) and Bxor(state-1)) or (Cout(state-2) and (adder_A_bus(state-1) or Bxor(state-
          Cout(state-1)
1))));
          state <= state + 1;
   elsif state = 33 then
          SUM(31) <= ((adder_A_bus(31) and Bxor(31) and Cout(30)) or ((adder_A_bus(31) or Bxor(31) or Cout(30)) and (not
Cout(31))));
          state <= state +1;
    elsif state = 34 then
          adder_C_bus <= SUM;
          adder_done <= '1';
   end if:
  else
          adder_done <= '0';
          state <= 0;
  end if;
 end process addsub;
end behavior;
                                         Thesis
- Project:
                                         mult.vhd
- Filename:
- Other files required:
                                         Oct 10 97
- Date:
                                         mult32_e/behavior
- Entity/mult_A_busrchitecture Name:
                                         Steve Parmley
- Developer:
- Function:
```



- History: - Last Analyzed On: library IEEE; use IEEE.std\_logic\_1164.all; entity mult\_e is port (mult\_reset : mult\_clk : mult\_A\_bus : mult\_B\_bus

mult clk	:	ເກ	sta_ulogic;
mult A bus	:	in	std_ulogic_vector(15 downto 0);
mult B bus	:	in	std_ulogic_vector(15 downto 0);
mult go	:	in	std_ulogic;
mult done	:	out	std_ulogic;
mult C bus	:	out	std_ulogic_vector(15 downto 0));
			— ·

in

std\_ulogic;

end mult\_e;

architecture behavior of mult\_e is

Signal state, state2 : integer;

Signal result00,result01,result02,result03,result04,result05,result06,result07, result08,result09,result10,result11,result12,result13,result14,result15 : std\_ulogic\_vector(31 downto 0);

signal sys\_clk, sys\_reset, go, sel, done : std\_ulogic := '0'; signal A,B, result : std\_ulogic\_vector(31 downto 0);

component adder32\_e

port (adder reset	:	in	std_ulogic;
adder clk	:	in	std_ulogic;
adder A bus	:	in	std_ulogic_vector(31 downto 0);
adder B bus	:	in	std_ulogic_vector(31 downto 0);
adder go	:	in	std_ulogic;
adder sel	:	in	std_ulogic;
adder done	:	out	std_ulogic;
adder_C_bus	:	out	<pre>std_ulogic_vector(31 downto 0));</pre>
end component;			

begin U1:adder32\_e

PORT MAP (sys\_reset,

sys\_clk, A, B, go<sub>.</sub>

sel, done, result);

sys\_clk <= mult\_clk; sel <= '0'; sys\_reset <= mult\_reset;</pre>

addsub : process

begin

wait until mult\_clk'event and mult\_clk='1';

if mult\_reset = '1' then state <= 0; end if;

if mult\_go = '1' then



if state = 0 then

```
result01 <= "0000000000000000000000000000000000";
          result05 <= "0000000000000000000000000000000000";
          state <= 1;
elsif state = 1 then
    for i in 0 to 15 loop
    if mult_B_bus(i) = '1' then
          case i is
            when 0 => result00(15 downto 0) <= mult_A_bus ;
            when 1 => result01(16 downto 1) <= mult_A_bus;
            when 2 => result02(17 downto 2) <= mult_A_bus ;
            when 3 => result03(18 downto 3) <= mult_A_bus ;
            when 4 => result04(19 downto 4) <= mult_A_bus ;
            when 5 => result05(20 downto 5) <= mult_A_bus ;
            when 6 => result06(21 downto 6) <= mult_A_bus ;
            when 7 => result07(22 downto 7) <= mult_A_bus ;
            when 8 => result08(23 downto 8) <= mult_A_bus ;
            when 9 => result09(24 downto 9) <= mult_A_bus ;
            when 10 => result10(25 downto 10) <= mult_A_bus ;
            when 11 => result11(26 downto 11) <= mult_A_bus ;
            when 12 => result12(27 downto 12) <= mult_A_bus ;
            when 13 => result13(28 downto 13) <= mult_A_bus ;
            when 14 => result14(29 downto 14) <= mult_A_bus ;
            when 15 => result15(30 downto 15) <= mult_A_bus ;
            when others =>
          end case;
     end if:
    end loop:
    state <= 2;
elsif state = 2 then
    go <= '0':
    if done = '0' then
          A <= result00;
           B <= result01;
           state <= 3:
    end if;
elsif state = 3 then
    go <= '1';
    if done = '1' then
           state <= 4;
           state2 <= 0;
    end if;
elsif state >= 4 and state <= 15 then
    if state2 = 0 then
           go <= '0':
           if done = '0' then
                 A <= result:
```



#### case state is

```
when 4 => B <= result02;
                             when 5 => B <= result03;
                             when 6 => B <= result04;
                             when 7 => B <= result05;
                             when 8 => B <= result06;
                             when 9 => B <= result07;
                             when 10 => B <= result08;
                             when 11 => B <= result09;
                             when 12 => B <= result10;
                             when 13 => B <= result11;
                             when 14 => B <= result12;
                             when 15 => B <= result13;
                             when 16 => B <= result14;
                             when 17 => B <= result15;
                             when others =>
                            end case;
                            state2 <= 1;
                  end if:
       elsif state2 = 1 then
                 go <= '1';
                  if done = '1' then
                            state2 <= 0;
                            state <= state +1;
                  end if;
       end if:
 elsif state = 18 then
        mult_C_bus <= result(23 downto 8);
       mult_done <= '1';
 end if;
else
        mult_done <= '0';
        state <= 0;
end if;
```

end process addsub; end behavior;

#### **B.3.2** Multiplier Testbench

- Project:	Thesis
- Filename:	adder32-bench.vhd
- Other files required:	
– Date:	sept 30 97
- Entity/Architecture Name:	adder32_tb/test
- Developer:	Steve Parmley
- Function:	
Limitations:	
History:	
Last Analyzed On:	
-	

library IEEE; use IEEE.std\_logic\_1164.all;

entity adder32\_tb is end adder32\_tb;



architecture test of adder32\_tb is

```
constant Atest04 : std_ulogic_vector(31 downto 0) := "01010101010101010101010101010101";
constant Atest05 : std_ulogic_vector(31 downto 0) := "10101010101010101010101010101010";
constant add : std_ulogic := '0';
constant sub : std_ulogic := '1';
component adder32_e
                     std_ulogic;
                 in
port (adder_reset
    adder clk
                     std_ulogic;
                 in
            :
                     std_ulogic_vector(31 downto 0);
    adder_A_bus
            :
                 in
    adder_B_bus
                     std_ulogic_vector(31 downto 0);
            :
                 in
                     std_ulogic;
    adder_go
                 in
            :
                 in
                     std_ulogic;
    adder_sel
                     std_ulogic;
    adder_done
                 out
            :
    adder_C_bus
                     std ulogic vector(31 downto 0));
            .
                 out
end component;
signal sys_clk,sys_reset, go, sel, done : std_ulogic := '0';
signal A,B, result : std_ulogic_vector(31 downto 0);
begin
U1: adder32 e
PORT MAP (sys_reset,
        sys_clk,
        А.
        Β,
        go,
        sel.
        done.
        result);
clock : process
begin
    sys_clk <= not(sys_clk);
    wait for 10 ps;
end process clock;
exercise : process
variable inputA, inputB : std_ulogic_vector(31 downto 0);
beain
 sys_reset <= '0';
 For i in 0 to 1 loop
 - add or sub
    CASE i IS
```



```
WHEN 0 => sel <= add;
                 WHEN 1 => sel <= sub;
       END CASE;
       for j in 0 to 9 loop
        for I in 0 to 5 loop
     - pick a test
                 CASE j IS
                           WHEN 0 => inputA := Atest00;
                           WHEN 1 => inputA := Atest01;
                           WHEN 2 => inputA := Atest02;
                           WHEN 3 => inputA := Atest03;
                           WHEN 4 => inputA := Atest04;
                           WHEN 5 => inputA := Atest05;
                           WHEN 6 => inputA := Atest06;
                           WHEN 7 => inputA := Atest07;
                           WHEN 8 => inputA := Atest08;
                           WHEN 9 => inputA := Atest09;
                 END CASE;
                 CASE I IS
                            WHEN 0 => inputB := Btest00;
                            WHEN 1 => inputB := Btest01;
                            WHEN 2 => inputB := Btest02;
                            WHEN 3 => inputB := Btest03;
                            WHEN 4 => inputB := Btest04;
                            WHEN 5 => inputB := Btest05;
                 END CASE;
                 go <= '0';
                  wait until done = '0':
                  FOR k IN 0 TO 31 loop
                            A(k) \le inputA(k);
                            B(k) <= inputB(k);
                  end loop;
                  wait until sys_clk'event and sys_clk='0';
                  go <= '1';
                  wait until done ='1';
                  go <= '0';
         end loop;
        end loop;
end loop;
                  wait until sys_clk'event and sys_clk='0';
                  wait until sys_clk'event and sys_clk='0';
```

wait until sys\_clk'event and sys\_clk='0'; wait until sys\_clk'event and sys\_clk='0'; wait until sys\_clk'event and sys\_clk='0'; wait until sys\_clk'event and sys\_clk='0';



wait until sys\_clk'event and sys\_clk='0'; wait until sys\_clk'event and sys\_clk='0';

#### ASSERT false REPORT "DONE" SEVERITY failure; end process exercise; end test;

CONFIGURATION adder32\_c OF adder32\_tb IS FOR test FOR ALL: adder32\_e USE ENTITY WORK.adder32\_e(behavior); END FOR; END FOR; END Adder32\_c;

- Project:	Thesis
- Filename:	mult-bench.vhd
<ul> <li>Other files required:</li> </ul>	
- Date:	oct 10 97
- Entity/Architecture Name:	mult_tb/test
- Developer:	Steve Parmley
- Function:	•
- Limitations:	
- History:	
- Last Analyzed On:	

library IEEE; use IEEE.std\_logic\_1164.all;

entity mult\_tb is end mult\_tb;

#### architecture test of mult\_tb is

constant add : std\_ulogic := '0';



constant sub : std\_ulogic := '1'; component mult\_e std\_ulogic; in port (mult\_reset 1 in std\_ulogic; mult\_clk ٠ std\_ulogic\_vector(15 downto 0); mult\_A\_bus : in mult\_B\_bus std\_ulogic\_vector(15 downto 0); in : std\_ulogic; mult\_go : in mult\_done out std ulogic; : std\_ulogic\_vector(15 downto 0)); mult\_C\_bus : out end component; signal sys\_clk,sys\_reset, go, done : std\_ulogic := '0'; signal A,B, result : std\_ulogic\_vector(15 downto 0); begin U1 : mult\_e PORT MAP (sys\_reset, sys\_clk, А, В, go, done. result); clock : process begin sys\_cik <= not(sys\_cik); wait for 10 ps; end process clock; exercise : process variable inputA, inputB : std\_ulogic\_vector(15 downto 0); begin sys\_reset <= '0'; for j in 0 to 9 loop for I in 0 to 5 loop - pick a test CASE j IS WHEN 0 => inputA := Atest00; WHEN 1 => inputA := Atest01; WHEN 2 => inputA := Atest02; WHEN 3 => inputA := Atest03; WHEN 4 => inputA := Atest04; WHEN 5 => inputA := Atest05; WHEN 6 => inputA := Atest06; WHEN 7 => inputA := Atest07; WHEN 8 => inputA := Atest08; WHEN 9 => inputA := Atest09; END CASE; CASE I IS WHEN 0 => inputB := Btest00; WHEN 1 => inputB := Btest01; WHEN 2 => inputB := Btest02; WHEN 3 => inputB := Btest03; WHEN 4 => inputB := Btest04; WHEN 5 => inputB := Btest05; END CASE;

go <= '0';


wait until done = '0';

```
FOR k IN 0 TO 15 loop

A(k) <= inputA(k);

B(k) <= inputB(k);

end loop;
```

wait until sys\_clk'event and sys\_clk='0';

go <= '1';

wait until done ='1';

go <= '0'; end loop; end loop;

```
wait until sys_clk'event and sys_clk='0';
```

ASSERT false REPORT "DONE" SEVERITY failure; end process exercise; end test;

CONFIGURATION mult\_c OF mult\_tb IS FOR test FOR ALL: mult\_e USE ENTITY WORK.mult\_e(behavior); END FOR; END FOR; END mult\_c;



ŝ

## **B.3.3** Multiplier Results

(Adder32)



			6000000	a 1 t	800	0000	L
SYS_CLK	Jernedenversternes		9				A ISLAN
SYS_RESET						1	7
GO							0
SEL				n			1
DONE			1				Ļ
► A(31:0)		and the state of the	0000	00001			0.
► B(31:0)	00000000	00000001	00000002	00000100	80000000	FFFFFFFF	0.
► RESULT(31:0)	FFFFFFFF	00000001	00000002	00000003	00000101	80000001	þ0.

		10000	000		1200000	0 	-
SYS_CLK	L. L. Longer	Lezzh an transfer	and a second				
SYS_RESET					r	r	7=
GO							
SEL			ñ	h	)	1	
DONE						L	<u> </u>
► A(31:0)			000	00002			po.
► B(31:0)	00000000	80000001	00000002	00000100	80000000	FFFFFFF	<u>þo</u> .
► RESULT(31:0)	00000000	00000002	00000003	00000004	00000102	80000002	00.



		14000000		16	000000	1	minist
SYS_CLK	an a	nit familie and the street			212 222 - Constant Constant		
SYS_RESET							<b>.</b>
60							
SEL					h	1	ŧ
DONE							<u>l</u>
► A(31:0)			000	00003	A LOUIS MARKED THE STORE STORE		65
► B(31:0)	00000000	00000001	00000002	00000100	80000000	FFFFFFF	00
► RESULT(31.0)	00000001	00000003	00000004	00000005	00000103	8000003	00

	1800	0000	6 8 <u>8</u>	200000	00	L	2í
SYS_CLK							
SYS_RESET						1	7
<b>GO</b>							U
SEL	and the second			η		•	1
DONE							<u> </u>
► A(31:0)			555	55555			144.
► B(31:0)	00000000	00000001	0000002	00000100	80000000	FFFFFFF	00.
RESULT(31:0)	0000002	55555555	55555556	55555557	55555655	D5555555	55'

	22000000	)	2	4000000	maka	260	100C
SYS_CLK			and and a final stand of the second se	292.00			
SYS_RESET		and a state of the		2	1	and a Market state	1
GO							U
SEL			A	ĥ			1
DONE				<u>  </u>	Automatical and an and an and an		
► A(31:0)	ſ		AAA	Алала			<u>FF</u>
► B(31.0)	00000000	00000001	00000002	00000100	80000000	FFFFFFFF	00*
- DEQUETATA	55555554	AAAAAAAA	AAAAAAAB	AAAAAAAC	AAAAABAA	24444444	AA*





			32000000	1 B	34	000000	<u></u>
SYS_CLK	L	da construction of the second	and a second	n ferre feliet di Malfilla generation			
SYS_RESET							ī
GO							U
SEL	A		n.	1			N
DONE				l			heer
► A(31:0)			FF7	PFFF7F			VPP'
► B(31:0)	00000000	00000001	00000002	00000100	60000000	FFFFFFFF	000*
► RESULT(31:0)	FFFFFFFD	FF7FFF7F	FF7FFF80	FF7FFF81	FF80007F	7F7FFF7F	F <b>F7*</b>

		3600	3800000				
SYS_CLK	- Landardan	- to and -					
SYS_RESET					P	1	1
<b>GO</b>							IJ
SEL			Λ				1
DONE							L
► A(31:0)			7FF	FFFFF			L
► B(31:0)	00000000	00000001	0000002	00000100	80000000	FFFFFFF	000,
RESULT(31:0)	FF7FFF7E	7FFFFFFFF	80000000	80000001	800000FF	FFFFFFFF	7 <b>F</b> F*



	40000000		4:	2000000		Lora
		•••••••				
					[	
ļ	ĺ					<u> </u>
			i	a a faith a fa	1	1
		FFI	FFFFF			1000
00000000	00000001	00000002	00000100	80000000	FFFFFFFF	000
7FFFFFFF	FFFFFFF	00000000	00000001	000000FF	7FFFFFFF	FFF
			40000000 FFI 00000000 0000001 00000002 7EFEFEFEF 00000000	40000000 42 40000000 42 FFFFFF 00000000 0000001 0000002 09000100 7EFFFFFF 00000000 00000001	40000000 42000000 40000000 FFFFFFF 40000000 0000001 0000002 00000100 80000000 FFFFFFFF 40000000 0000001 00000002 00000100 80000000 FFFFFFFFF 40000000 0000001 0000000 0000000	40000000 40000000 40000000 42000000 FFFFFFF 400000000 FFFFFFFF 400000000 00000001 00000002 0000001 00000005 FFFFFFFF 7FFFFFFF 7FFFFFFF 7FFFFFFF

	4400	0000		46000	000	ter base	41
SYS_CLK				1. 			
SYS_RESET		of rest and the second se			<b></b> ]	1	
60							<u>]</u>
SEL			1			1	0
DONE						L	hoo
► A(31:0)			00	000000		3	
► B(31:0)	00000000	00000001	0000002	00000100	80000000	FFFFFFF	poor
	FFFFFF	00000000	FFFFFFFF	FFFFFFFE	FFFFFF00	8000000	000

4800000	0		5000000		52	0000
(			F	1		
						U
					1	1
					A CONTRACTOR OF	
		00	000001		a montre to	<u>vuu</u>
00000000	00000001	00000002	00000100	80000000	FFFFFFF	0000*
000	00001	00000000	FFFFFFFF	FFFFFF01	80000001	0000"
				48000000 5000000 48000000 50000000 5000000 5000000 50000000 50000000 50000000 50000000 50000000 50000000 50000000 50000000 50000000 50000000 50000000 50000000 500000000	48000000 5000000 48000000 50000000 600000001 60000000 00000001 60000000 00000001 60000000 00000000 60000000 FFFFFFF FFFFF01	48000000 5000000 52 48000000 000000 52 480000000 0000000 0000000 0000000 0000000







		620	00000		64000	000	
SYS_CLK		and the second secon					
SYS_RESET				r		CELEVILLE CONTRACTOR	1
GO					l	1	<u>V</u>
SEL		1		. (			
DONE						1	AAAA
► A(31:0)			53	003:00			1
<b>B</b> (31-8)	000000"	00000001	00000002	00000100	80000000	FFFFFFF	00000"
	0000001	55555555	55555554	55555553	55555455	D5555555	55555*
P. HEDREITONN			1				





700	00000		7200	0000	1	74
			1012 W. CLANOS / 9444			
				r	ſ	1
					]	<u>U</u>
			n 1	ħ	n	•
					L	
		FF	FFFFFE			<b>}</b>
000000*	00000001	0000002	00000100	80000000	FFFFFFF	00000*
AAAAA	FFFFFFE	FFFFFFFD	FFFFFFFC	FFFFFEFE	7FFFFFFE	FFFFF
	700	7000000 7000000 000000' 00000001 AAAAA' FFFFFFE	7000000 7000000 FF 000000' 0000001 0000002 AAAAA' FFFFFFE FFFFFD	70000000 7200 700 7	70000000         72000000           1	70000000         72000000           70000000         72000000           70000000         72000000           70000000         72000000           70000000         72000000           70000000         72000000           70000000         72000000           70000000         72000000           70000000         72000000           70000000         72000000           70000000         72000000           70000000         72000000           70000000         720000000           70000000         720000000           700000000         720000000           700000000         700000000           700000000         700000000           700000000         700000000           7000000000         700000000           7000000000         700000000           7000000000         700000000           7000000000         700000000           7000000000         700000000           7000000000         700000000           700000000000         700000000           7000000000000000000000000         7000000000000000000000000000000000000

	74000000	l 		7600000		7	80000
SYS_CLK							
SYS_RESET						[	
GO		1				)	U
SEL			, r	. 1	1	N	1
DONE							
► A(31:0)			FF	7FFF7F			17FFFF
► B(31:0)	000000 0	0000001	00000002	00000100	80000000	FFFFFFF	000000
► RESULT(31:0)	FFFFF' FF	-7FFF7F	FF7FFF7E	FF7FFF7D	FF7FFE7F	7F7FFF7F	FF7FF*





			8600000				
SYS_CLK							
SYS_RESET					Market States		7
GO				U			L
SEL				B	n	5	1
DONE				<u> </u>			
► A(31:0)				FFFFFFF			
► B(31:0)	00000*	00000001	00000002	00000100	80000000	FFFFFF	FF
► RESULT(31:0)	80000*	FFFFFFFF	FFFFFFFE	FFFFFFD	FFFFFEFF	7FFFFFFF	0000



# **B.4 Register Unit**

#### **B.4.1 Register Model**

- Project:	Thesis
- Filename:	reg_file_pkg.vhd
Other files required:	
- Date:	sept 23 97
Entity/Architecture Name:	na
Developer:	Steve Parmley

library IEEE; use IEEE.std\_logic\_1164.all;

package reg\_file\_pkg is

subtype addr is integer range 31 downto 0;

end reg\_file\_pkg;

<ul> <li>Project:</li> <li>Filename:</li> <li>Other files required:</li> </ul>	Thesis reg_file.vhd reg_file_pkg.vhd sent 23 97
<ul> <li>Date:</li> <li>Entity/Architecture Name:</li> <li>Developer:</li> </ul>	sept 23 97 reg_file_e/behavior Steve Parmley

library IEEE; use IEEE.std\_logic\_1164.ali;

use WORK.reg\_file\_pkg.all;

antitu rom filo o in			
enuly reg_me_e is			
port (reg_file_reset	:	in	std_ulogic;
reg file clk	:	in	std_ulogic;
reg file C bus	:	in	<pre>std_ulogic_vector(15 downto 0);</pre>
reg_file_C_reg_latch	:	in	std_ulogic;
reg_file_C_reg_addr	:	in	addr;
reg_file_A_bus	:	out	<pre>std_ulogic_vector(15 downto 0);</pre>
reg_file_A_reg_addr	:	in	addr;
reg file_B_bus	:	out	<pre>std_ulogic_vector(15 downto 0);</pre>
reg_file_B_reg_addr	:	in	addr);

end reg\_file\_e;

architecture behavior of reg\_file\_e is begin

registers: process subtype reg is std\_ulogic\_vector(15 downto 0); type bank is array(31 downto 0) of reg; variable regs : bank; begin

> if reg\_file\_reset = '1' then for index in 31 downto 2 loop regs(index) := "000000000000000"; end loop;



```
-- force reg 0 and 1 to zero and one values
regs(0) := "00000000000000";
regs(1) := "000000010000000";
```

end if;

wait until (reg\_file\_clk'event and reg\_file\_clk='1');

end process registers; end behavior;

#### **B.4.2** Register Testbench

library IEEE; use IEEE.std\_logic\_1164.all;

use WORK.reg\_file\_pkg.all;

entity reg\_file\_tb is end reg\_file\_tb;

architecture test of reg\_file\_tb is

component reg file e			
port (reg file reset	:	in	std_ulogic;
rea file clk	:	in	std_ulogic;
reg file C bus	:	in	<pre>std_ulogic_vector(15 downto 0);</pre>
reg file C reg latch	:	in	std_ulogic;
rea file C rea addr	:	in	addr;
red file A bus	:	out	std_ulogic_vector(15 downto 0);
rea file A rea addr	:	in	addr;
rea file B bus	:	out	std_ulogic_vector(15 downto 0);
reg_file_B_reg_addr	:	in	addr);

end component;

signal sys\_reset, sys\_clk : std\_ulogic := '0'; signal bus\_C, bus\_A, bus\_B : std\_ulogic\_vector(15 downto 0); signal reg\_addr\_A, reg\_addr\_B, reg\_addr\_C : addr; signal reg\_latch\_C : std\_ulogic;



```
begin
U1 : reg_file_e
 PORT MAP
               (sys_reset,
                    sys_clk,
                    bus_C,
                    reg_latch_C,
                    reg_addr_C,
                    bus_A,
                    reg_addr_A,
                    bus B,
                    reg_addr_B);
clock : process
begin
          sys_clk <= not(sys_clk);
          wait for 10 ps;
end process clock;
rst : process
begin
          sys_reset <= '1';
          wait for 5 ps;
          sys_reset <= '0':
          wait for 15000 ps;
end process rst;
exercise : process
 begin
          reg_latch_C <= '0';
          reg_addr_A <= 15;
          reg_addr_B <= 15;
          reg_addr_C <= 0;
          wait until sys_clk'event and sys_clk ='0';
          -- verify that all regs are clear (except for zero regs 0 and 1)
          for i in 31 downto 0 loop
                    reg_addr_A <= i;
                    - get B in reverse order to show dual bus works
                    reg_addr_B <= 31-i;
                    wait until sys_clk'event and sys_clk ='0';
          end loop;
          reg addr A <= 15;
          reg_addr_B <= 15;
          reg_addr_C <= 15;
          wait until sys_clk'event and sys_clk ='0';
          wait until sys_clk'event and sys_clk ='0';
          wait until sys_clk'event and sys_clk ='0';
          - write some info to the regs
          reg_addr_C <= 0;
          bus_C <= "01000000000001";
          wait until sys_clk'event and sys_clk ='0';
          reg_latch_C <= '1';
          wait until sys_clk'event and sys_clk ='0';
          reg_latch_C <= '0';
          reg_addr_C <= 1;
          bus_C <= "010000000000010";
          wait until sys_clk'event and sys_clk ='0';
          reg_latch_C <= '1';
```



wait until sys\_clk'event and sys\_clk ='0'; reg\_latch\_C <= '0';

reg\_addr\_C <= 2; bus\_C <= "010000000000011"; wait until sys\_clk'event and sys\_clk ='0'; reg\_latch\_C <= '1'; wait until sys\_clk'event and sys\_clk ='0'; reg\_latch\_C <= '0';</pre>

reg\_addr\_C <= 3; bus\_C <= "010000000000100"; wait until sys\_clk'event and sys\_clk ='0'; reg\_latch\_C <= '1'; wait until sys\_clk'event and sys\_clk ='0'; reg\_latch\_C <= '0';

reg\_addr\_C <= 4; bus\_C <= "010000000000101"; wait until sys\_clk'event and sys\_clk ='0'; reg\_latch\_C <= '1'; wait until sys\_clk'event and sys\_clk ='0'; reg\_latch\_C <= '0';</pre>

reg\_addr\_C <= 5; bus\_C <= "01000000000110"; wait until sys\_clk'event and sys\_clk ='0'; reg\_latch\_C <= '1'; wait until sys\_clk'event and sys\_clk ='0'; reg\_latch\_C <= '0';

reg\_addr\_C <= 6; bus\_C <= "010000000000111"; wait until sys\_clk'event and sys\_clk ='0'; reg\_latch\_C <= '1'; wait until sys\_clk'event and sys\_clk ='0'; reg\_latch\_C <= '0';

reg\_addr\_C <= 7; bus\_C <= "010000000001000"; wait until sys\_clk'event and sys\_clk ='0'; reg\_latch\_C <= '1'; wait until sys\_clk'event and sys\_clk ='0'; reg\_latch\_C <= '0';</pre>

reg\_addr\_C <= 8; bus\_C <= "010000000001001"; wait until sys\_clk'event and sys\_clk ='0'; reg\_latch\_C <= '1'; wait until sys\_clk'event and sys\_clk ='0'; reg\_latch\_C <= '0';

reg\_addr\_C <= 9; bus\_C <= "010000000001010"; wait until sys\_clk'event and sys\_clk ='0'; reg\_latch\_C <= '1'; wait until sys\_clk'event and sys\_clk ='0'; reg\_latch\_C <= '0';</pre>

 $\label{eq:constraint} \begin{array}{l} \mbox{reg_addr_C} <= 10; \\ \mbox{bus_C} <= "010000000001011"; \\ \mbox{wait until sys_clk'event and sys_clk ='0'; } \\ \mbox{reg_latch_C} <= '1'; \\ \mbox{wait until sys_clk'event and sys_clk ='0'; } \\ \mbox{reg_latch_C} <= '0'; \\ \end{array}$ 



reg\_addr\_C <= 11; bus\_C <= "010000000001100"; wait until sys\_clk'event and sys\_clk ='0'; reg\_latch\_C <= '1'; wait until sys\_clk'event and sys\_clk ='0'; reg\_latch\_C <= '0';</pre>

reg\_addr\_C <= 12; bus\_C <= "010000000001101"; wait until sys\_clk'event and sys\_clk ='0'; reg\_latch\_C <= '1'; wait until sys\_clk'event and sys\_clk ='0'; reg\_latch\_C <= '0';</pre>

reg\_addr\_C <= 13; bus\_C <= "010000000001110"; wait until sys\_clk'event and sys\_clk ='0'; reg\_latch\_C <= '1'; wait until sys\_clk'event and sys\_clk ='0'; reg\_latch\_C <= '0';

reg\_addr\_C <= 14; bus\_C <= "010000000001111"; wait until sys\_clk'event and sys\_clk ='0'; reg\_latch\_C <= '1'; wait until sys\_clk'event and sys\_clk ='0'; reg\_latch\_C <= '0';

reg\_addr\_C <= 15; bus\_C <= "010000000010000"; wait until sys\_clk'event and sys\_clk ='0'; reg\_latch\_C <= '1'; wait until sys\_clk'event and sys\_clk ='0'; reg\_latch\_C <= '0';

reg\_addr\_C <= 16; bus\_C <= "10000000000001"; wait until sys\_clk'event and sys\_clk ='0'; reg\_latch\_C <= '1'; wait until sys\_clk'event and sys\_clk ='0'; reg\_latch\_C <= '0';</pre>

reg\_addr\_C <= 17; bus\_C <= "10000000000010"; wait until sys\_clk'event and sys\_clk ='0'; reg\_latch\_C <= '1'; wait until sys\_clk'event and sys\_clk ='0'; reg\_latch\_C <= '0';</pre>

reg\_addr\_C <= 18; bus\_C <= "100000000000011"; wait until sys\_clk'event and sys\_clk ='0'; reg\_latch\_C <= '1'; wait until sys\_clk'event and sys\_clk ='0'; reg\_latch\_C <= '0';

reg\_addr\_C <= 19; bus\_C <= "100000000000100"; wait until sys\_clk'event and sys\_clk ='0'; reg\_latch\_C <= '1'; wait until sys\_clk'event and sys\_clk ='0'; reg\_latch\_C <= '0';

reg\_addr\_C <= 20;



```
bus_C <= "10000000000101":
wait until sys_clk'event and sys_clk ='0';
reg_latch_C <= '1';
wait until sys_clk'event and sys_clk ='0';
reg_latch_C <= '0';
reg_addr_C <= 21;
bus_C <= "10000000000110";
wait until sys_clk'event and sys_clk ='0';
reg_latch_C <= '1';
wait until sys_clk'event and sys_clk ='0';
reg_latch_C <= '0';
reg_addr_C <= 22;
bus_C <= "10000000000111";
wait until sys clk'event and sys_clk ='0';
reg_latch_C <= '1';
wait until sys_clk'event and sys_clk ='0';
reg_latch_C <= '0';
reg_addr_C <= 23;
bus_C <= "100000000001000";
wait until sys_clk'event and sys_clk ='0';
reg_latch_C <= '1';
wait until sys_clk'event and sys_clk ='0';
reg_latch_C <= '0';
reg_addr_C <= 24;
bus C <= "100000000001001";
wait until sys_clk'event and sys_clk ='0';
reg_latch_C <= '1';
wait until sys_clk'event and sys_clk ='0';
reg latch C <= '0';
reg_addr_C <= 25;
bus_C <= "100000000001010";
 wait until sys_clk'event and sys_clk ='0';
 reg_latch_C <= '1';
wait until sys_clk'event and sys_clk ='0';
 reg_latch_C <= '0';
 reg_addr_C <= 26;
 bus_C <= "100000000001011";
 wait until sys_clk'event and sys_clk ='0';
 reg_latch_C <= '1';
 wait until sys_clk'event and sys_clk ='0';
 reg_latch_C <= '0';
 reg_addr_C <= 27;
 bus C <= "10000000001100";
 wait until sys_clk'event and sys_clk ='0';
 reg_latch_C <= '1';
 wait until sys_clk'event and sys_clk ='0';
 reg_latch_C <= '0';
 reg_addr_C <= 28;
 bus_C <= "10000000001101";
 wait until sys_clk'event and sys_clk ='0';
 reg_latch_C <= '1';
 wait until sys_clk'event and sys_clk ='0';
 reg_latch_C <= '0';
 reg_addr_C <= 29;
 bus_C <= "10000000001110";
 wait until sys_clk'event and sys_clk ='0';
```



```
reg_latch_C <= '1';
         wait until sys_clk'event and sys_clk ='0';
         reg_latch_C <= '0';
         reg_addr_C <= 30;
         bus_C <= "100000000001111";
         wait until sys_clk'event and sys_clk ='0';
         reg_latch_C <= '1';
         wait until sys_clk'event and sys_clk ='0';
         reg_latch_C <= '0';
         reg_addr_C <= 31;
         bus_C <= "100000000010000";
         wait until sys_clk'event and sys_clk ='0';
         reg_latch_C <= '1';
         wait until sys_clk'event and sys_clk ='0';
         reg_latch_C <= '0';
         reg_addr_C <= 15;
         wait until sys_clk'event and sys_clk ='0';
         wait until sys_clk'event and sys_clk ='0';
         wait until sys_clk'event and sys_clk ='0';
         - verify that all regs are correct (except for zero regs 5 and 6)
         for i in 31 downto 0 loop
                   reg_addr_A <= i;
                    reg_addr_B <= 31-i;
                    wait until sys_clk'event and sys_clk ='0';
         end loop;
         wait until sys_clk'event and sys_clk ='1';
          ASSERT false
                    REPORT "DONE"
                    SEVERITY failure;
end process exercise;
end test:
CONFIGURATION reg_file_c OF reg_file_tb IS
 FOR test
   FOR ALL: reg_file_e
     USE ENTITY WORK.reg_file_e(behavior);
   END FOR;
```

END FOR; END reg\_file\_c;



#### **B.4.3 Register Results**









	2100000				4.4	2200000 مىلىرى بى ي				2300000 								
SYS_RESET	and and an and an		. 4. 6.			ente el			***** F					<u> </u>			r i t	_
SYS_CLK							And and a second se											
t⊳ BUS_C(15:0)			• • • • • • • • • • • • • • • • • • •					ger aud de		<del></del>		222	<b>Z</b> elaşteriş		T			n)::: 4.4.
the BUS_A(15:0)	4010	8010	800F 6	500E (	800D	8000	8001	800A	8009	8008	800	7 80	<b>)6 80</b>	Q5 8	004	8003	8002	80
⊳ BUS_B(15:0)	4010	0000	01 <b>00</b> -	4003	4004	4005	4000	4007	4008	400	) 400 	A 400	8 40	OC 4	00D	400E	400F	40
REG_ADDR_A	15	31 3	0 29	28	32	7	26	25 2	4	13	22	21	20	19	11 : 	8 1	7 1	5
REG_ADDR_B	15	0 1	2	3		4	5	6	7	8	9	10	11	12	<b>1</b>	3 1	14 (* 11 24 milionae	5
REG_ADDR_C									., .,·			15						-2000-2
REG_LATCH_C		state appartants of the	د د د دوس و م					· • • • • • • • • • • • • • • • • • • •										100-100 (1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-
		****				25(	0000	0			26	000	00				270	00
	24	00000	, 	1			. L	i ne Li shi si shi si	. Same	لا من الحد م		i	L.A.	ال غ	Ar	s á.	a	, \$
\$Y\$_RESET		00000	i, sta		e .5	1 -1		n <b>na</b> an Ann An gean Ann			s		alanda Vite	ال غ محمد المحمد ال	an da Angala	\$ Å.	ار رواند	
SYS_RESET SYS_CLK	24												1			۲		
SYS_RESET SYS_CLK I> BUS_C(15:0)								ZZZ	2							\$ \$.		مينا ، در مسلمان 
SYS_RESET SYS_CLK ▷ BUS_C(15:0) ▷ BUS_A(15:0)	24	00000 10/400F	400E	400D	4000	; + 	B 40	ZZZ DA 400	Z 9 400	8 40	)7 40	06 44	205 4	004	4003	1	00000	in the second
SYS_RESET SYS_CLK ▷ BUS_C(15:0) ▷ BUS_A(15:0) ▷ BUS_B(15:0)	24 600140 401060	50 50 C	400E	400D	4000	C 400	B 401	ZZZ )A 400 )7 600	z 9 400 8 800	8 40 9 800	)7 40 )A 80	06 44 08 60	X05 4	004 00D	4003 800E	1010	0 0000C F 801C	
SYS_RESET         SYS_CLK         ▷ BUS_C(15:0)         ▷ BUS_A(15:0)         ▷ BUS_B(15:0)         REG_ADDR_A	24 600140 401080	50 / 400F 01 8002	400E 8003	400D 8004	4000	2 400 5 800 10	B 400 6 800 9	ZZZ DA 400 D7 600 B	2 9 400 8 800 7	8 40 9 800 6	)7 40 )A 80 5	06 44 08 80	X05 4 X0C B 3	0004 000D	4003 800E	010	0 00000 F 6010 C	
SYS_RESET           SYS_CLK           ▷         BUS_C(15:0)           ▷         BUS_A(15:0)           ▷         BUS_B(15:0)           REG_ADDR_A           REG_ADDR_B	24 800140 401080 15 15	10/400f 10/400f 11/8002	+400E 2 8003 13 1 18 1	400D 8004 12 1 19 2	4000	2400 5 800 10 21	B 400 9 22	ZZZ )A 400 )7 600 6 23	2 9 400 8 800 7 24	8 40 9 800 6 25	)7 40 )A 80 5 26	06 44 08 80 4 27	X05 4 X0C 8 3 28	000 2 2 2	4003 800E	1 30	0 00000 F 8010 0 31	a standard and a standard and a standard and a standard a standard a standard a standard a standard a standard
SYS_RESET SYS_CLK ▷ BUS_C(15:0) ▷ BUS_A(15:0) ▷ BUS_B(15:0) REG_ADDR_A REG_ADDR_B REG_ADDR_C	24 800140 401080 15 15	50 400f 01 8002 14 17	400E 8003 13 1 18 1	400D 8004 12 1 19 2	4000	2400 5 800 10 21	B 400 9 22	ZZZ DA 400 D7 600 6 23	2 9 400 8 800 7 24	8 400 9 800 6 25	07 40 )A 80 5 28	06 44 08 50 4 27	005 4 00C 8 3 28	00D	4003 900E	1 010 1 010 1 30	0 00000 F 8010 0 31	in a limit of the second se



# **B.5** Latch

## **B.5.1** Latch Model

<ul> <li>Project:</li> <li>Filename:</li> <li>Other files required:</li> <li>Date:</li> <li>Entity/A_busrchitecture Name:</li> <li>Developer:</li> <li>Function:</li> <li>Limitations:</li> <li>History:</li> <li>Last Analyzed On:</li> </ul>	Thesis latch.vhd Oct 17 97 latch_e/be Steve Par	, shavior mley
library IEEE; use IEEE.std_logic_1164.all; entity latch_e is port (latch_en : latch_A_bus : latch_O_bus : end latch_e;	in in out	std_ulogic; std_ulogic_vector(15 downto 0); std_ulogic_vector(15 downto 0));
architecture behavior of latch_e is begin latch : process (latch_en, latch_A_bus) begin if latch_en = '1' then latch_O_bus <= latch_A_bus end if; end process latch; end behavior;	;;	

#### **B.5.2** Latch Testbench

- Project:	Thesis
Filename:	mux4_1-bench.vhd
<ul> <li>Other files required:</li> </ul>	
- Date:	Oct 17 97
- Entity/Architecture Name:	mux4_1_tb/test
Developer:	Steve Parmley
- Function:	
- Limitations:	
History:	
- Last Analyzed On:	

library IEEE; use IEEE.std\_logic\_1164.all;

entity latch\_tb is end latch\_tb;



architecture test of latch\_tb is

```
: std_ulogic_vector(15 downto 0) := "000000000000000";
constant Atest0
constant Atest1 : std_ulogic_vector(15 downto 0) := "0101010101010101";
                 : std_ulogic_vector(15 downto 0) := "11111111111111111";
constant Atest2
constant Atest3 : std_ulogic_vector(15 downto 0) := "1010101010101010";
component latch_e
                                                std_ulogic;
                                      in
 port (latch_en
                                                std_ulogic_vector(15 downto 0);
                                      in
         latch_A_bus
                            :
                                                std_ulogic_vector(15 downto 0));
                                      out
         latch_O_bus
                             :
end component;
                   : std_ulogic := '0';
signal en
                             : std_ulogic_vector(15 downto 0);
signal A,O
begin
U1 : latch_e
 PORT MAP
               (en,
                   Α
                   O);
exercise : process
 begin
         wait for 5 ps;
          For j in 0 to 3 loop
                   CASE j is
                             WHEN 0 => A <= Atest0;
                             WHEN 1 => A <= Atest1;
                             WHEN 2 => A <= Atest2;
                             WHEN 3 => A <= Atest3;
                   end CASE;
                   wait for 5 ps;
                   en <= '1';
                   wait for 5 ps:
                    en <= '0';
                   wait for 20 ps;
          end loop;
     ASSERT false
                    REPORT "DONE"
                    SEVERITY failure;
 end process exercise;
end test;
CONFIGURATION latch_c OF latch_tb IS
  FOR test
    FOR ALL: latch_e
     USE ENTITY WORK.latch_e(behavior);
    END FOR;
  END FOR;
END latch_c;
```



ī

## **B.5.3** Latch Results





## **B.6** Multiplexor

#### **B.6.1** Multiplexor Model

		Thesis							
Filename:		mux4_1	1.vhd						
- Other files required:			- Oct 17 97						
- Date:		Oct 17							
- Entity/A_busrchitecture Na	ame:	mux4	1_e/behavior						
- Developer:		Steve F	Parmley						
Function:									
Limitations:									
History:									
- Last Analyzed On:									
library IEEE;	-11.								
Use IEEE.sta_logic_1104.	341,								
entity mux4_1_e is									
port (mux_clk		in	std_ulogic;						
mux_sel	:	in im	std_ulogic_vector(1 downto 0);						
mux_A_bus	:	Jn im	std_ulogic_vector(15 downto 0);						
mux_B_bus	:	10	std_ulogic_vector(15 downto 0);						
mux_C_bus	:	in	std_ulogic_vector(15 downto 0);						
mux_D_bus	:	in	sid_ulogic_vector(15 downlo 0);						
mux_O_bus	:	out	sta_ulogic_vector(15 downto 0)),						
end mux4_1_e;									
architecture behavior of mux begin	4_1_e is								
mux : process									
begin									
wait until mux_clk'event ar	id mux_c	lk='1';							
case mux_sel is									
when "00" => mu	x_O_bus	<= mux_A_	bus;						
when "01" => mu	x_O_bus	<= mux_B_	bus;						
when "10" => mu	x_O_bus	<= mux_C_	bus;						
when "11" => mu	x_O_bus	<= mux_D_	bus;						
when others => n	hux_O_bi	us <= mux_/	A_bus;						
end case;									
end process mux;									
end behavior;									
<u>B.6.2 Mult</u>	tiplexo	r Testbo	ench						

# Project: Thesis Filename: mux4\_1-bench.vhd Other files required: Date: Oct 17 97 Entity/Architecture Name: mux4\_1\_tb/test Developer: Steve Parmley Function: Limitations: History: Last Analyzed On:



library IEEE; use IEEE.std\_logic\_1164.all;

entity mux4\_1\_tb is end mux4\_1\_tb;

architecture test of mux4\_1\_tb is

```
: std_ulogic_vector(15 downto 0) := "000000000000000";
constant Atest0
constant Btest0 : std_ulogic_vector(15 downto 0) := "0101010101010101";
constant Ctest0 : std_ulogic_vector(15 downto 0) := "11111111111111111";
constant Dtest0 : std_ulogic_vector(15 downto 0) := "1010101010101010";
                  : std_ulogic_vector(15 downto 0) := "0000111100001111";
constant Atest1
constant Btest1 : std_ulogic_vector(15 downto 0) := "1111000011110000";
constant Ctest1 : std_ulogic_vector(15 downto 0) := "1100110011001100";
constant Dtest1 : std_ulogic_vector(15 downto 0) := "0011001100110011";
constant A_sel : std_ulogic_vector := "00";
constant B_sel: std_ulogic_vector := "01";
constant C_sel : std_ulogic_vector := "10";
constant D_sel: std_ulogic_vector := "11";
component mux4_1_e
                                                 std ulogic;
                                       in
 port (mux_clk
                             :
                                                 std_ulogic_vector(1 downto 0);
         mux_sel
                             ;
                                       in
         mux_A_bus
                                                 std ulogic vector(15 downto 0);
                                       in
                             :
                                                 std_ulogic_vector(15 downto 0);
         mux B_bus
                             :
                                       in
                                                 std_ulogic_vector(15 downto 0);
         mux_C_bus
                                       in
                             :
                                                  std_ulogic_vector(15 downto 0);
         mux_D_bus
                             :
                                       in
                                                 std_ulogic_vector(15 downto 0));
         mux_O_bus
                                       out
                             :
end component;
                   : std_ulogic_vector(1 downto 0) := "11";
signal sel
                   : std_ulogic_vector(15 downto 0);
signal A,B,C,D,O
                             : std_ulogic := '0';
signal sys_clk
begin
U1: mux4 1 e
 PORT MAP (sys_clk,
                    sel,
                    А,
                    Β,
                    C,
                    D.
                    O);
clock : process
begin
          sys_clk <= not(sys_clk);
          wait for 10 ps;
end process clock;
exercise : process
 begin
          wait for 20 ps;
          For j in 0 to 1 loop
                    CASE j is
                              WHEN 0 => A <= Atest0;
                                         B <= Btest0:
                                         C <= Ctest0;
```



end test;

```
D <= Dtest0;
                            WHEN 1 => A <= Atest1;
                                       B <= Btest1;
                                       C <= Ctest1;
                                       D <= Dtest1;
                  end CASE;
                  For i in 0 to 3 loop
                            CASE i IS
                                     WHEN 0 => sel <= A_sel;
                                     WHEN 1 => sel <= B_sel;
                                     WHEN 2 => sel <= C_sel;
                                     WHEN 3 => sel <= D_sel;
                            END CASE;
                            wait until sys_clk'event and sys_clk = '1';
                   end loop;
         end loop;
    ASSERT false
                  REPORT "DONE"
                  SEVERITY failure;
 end process exercise;
CONFIGURATION mux4_1_c OF mux4_1_tb IS
 FOR test
   FOR ALL: mux4_1_e
USE ENTITY WORK.mux4_1_e(behavior);
   END FOR;
 END FOR;
END mux4_1_c;
```

#### **B.6.3** Multiplexor Results

	0 50000											
⊳ SEL(1:0)	3	0	<u></u>	2	3	0	1	2	3			
⊳ A(15:0)	UU*		0	000	OFOF							
⊳ B(15:0)	UU*	UU* 5555					FOFO					
⊳ C(15:0)	UU*	UU* FFFF					CCCC					
⊳ D(15:0)	)(15:0) UU* AAAA					3333						
⊳ O(15:0)	UU*	0000	5555	FFFF	AAAA	OFOF	F0F0	CCCC	3333			



# **B.7 FKP Core**

## **B.7.1 FKP Core Model**

<ul> <li>Project:</li> <li>Filename:</li> <li>Other files required:</li> <li>Date:</li> <li>Entity/Architecture Name:</li> <li>Developer:</li> <li>Function:</li> <li>Limitations:</li> <li>History:</li> <li>Last Analyzed On:</li> </ul>	Thesi fkp_c all FK Oct 1 fkp_c Steve	s ore_core.vhd P files 7 97 ore_e/behavior Parmley	
library IEEE;			
use IEEE.std_logic_1164.all;			
use WORK.reg_file_pkg.all;			
entity fko, core, e is			
port (fkp core clk	:	in	std_ulogic;
fkp_core_reset	:	in	std_ulogic;
fkp_core_data_in	:	in	<pre>std_ulogic_vector(15 downto 0);</pre>
fkp_core_data_out	:	out	std_ulogic_vector(15 downto 0);
fkp_core_data_in_latch	:	in	std_ulogic;
fkp_core_data_out_latch	;	in	std_ulogic;
fkp_core_c_reg_latch	:	in	std_ulogic;
fkp_core_c_reg_addr	:	in	addr;
fkp_core_a_reg_addr	:	in	addr;
fkp_core_b_reg_addr	:	in	addr;
fkp_core_cos_sin_ready	:	out	std_ulogic;
fkp_core_cos_sin_go	:	in	std_ulogic;
fkp_core_cos_sin_sel	:	in	std_ulogic;
fkp_core_cos_sin_wait	:	in	std_ulogic_vector(2 downto 0);
fkp_core_rom_addr	:	out	std_ulogic_vector(12 downto 0);
fkp_core_rom_data	:	in	std_ulogic_vector(15 downto U);
fkp_core_adder_go	:	in	std_ulogic;
fkp_core_adder_sel	:	in	std_ulogic;
fkp_core_adder_done	:	out	std_ulogic;
fkp_core_mult_go	:	in	std_ulogic;
fkp_core_mult_done	:	out	std_ulogic;
fkp_core_mux_sel	:	in	std_ulogic_vector(1 downto 0));
end fkp_core_e;			
architecture structural of fkp_core_e is			
SIGNALS signal cos_sin_to_mux, adder_to_n signal mux_to_regs, A_bus, B_bus	ıux, mul : std_	lt_to_mux, data _ulogic_vector(	_in_to_mux : std_ulogic_vector(15 downto 0); 15 downto 0);
- COMPONENTS			

component adder_e			
port (adder reset	:	in	std_ulogic;
adder clk	:	in	std_ulogic;
adder A bus	:	in	std_ulogic_vector(15 downto 0);
adder B bus	:	in	std_ulogic_vector(15 downto 0);
adder go	:	in	std_ulogic;
adder_sel	:	in	std_ulogic;



	adder done	:	out	std_ulogic	•
	adder C bus	:	out	std_ulogic	_vector(15 downto 0));
end comp	onent:				
•···• • •····	,				
componer	it mult e				
port (mul	t reset :	in	std_ulogic	;	
P (	mult clk :	in	std_ulogic	;	
	mult A bus	:	in	std_ulogic	vector(15 downto 0);
	mult B bus	:	in	std_ulogic	<pre>_vector(15 downto 0);</pre>
	mult ao	:	in	std ulogic	
	mult_done		out	std ulogic	
	mult C hus	:	out	std ulogic	vector(15 downto 0));
and comp	onent:	•	•••		
end comp	Uncrit,				
componer	nt cos sin e				
nort (cos	sin reset	in	std ulogia	:	
post (out	cos sin clk		in	std ulogia	
		•	in	std ulogic	vector(15 downto 0):
	cos_sin_A_bus	:	in	etd_ulogic	
	cos_sin_go	•	111 1	std_ulogic	21 
	cos_sin_sel	:	in	sta_ulogic	, , , , , , , , , , , , , , , , , , , ,
	cos_sin_wait	:	in	sta_ulogic	:_vector(2 downto 0);
	cos_sin_ready	:	out	std_ulogic	
	cos_sin_C_bus	:	out	std_ulogic	_vector(15 downto 0);
- the	e following describes t	the connec	ction to the	rom	
	cos_sin_rom_addr:	out	std_ulogi	c_vector(12	2 downto 0);
	cos_sin_rom_data:	in	std_ulogi	c_vector(15	5 downto 0));
end comp	onent;				
compone	nt reg_file_e				
port (req	file reset		:	in	std_ulogic;
	rea file clk		:	in	std_ulogic;
	reg file C bus		:	in	std_ulogic_vector(15 downto 0);
	reg file C reg latch	n	:	in	std ulogic;
	reg file C reg add	r	:	in	addr:
	reg_file_A_bus			out	std ulogic vector(15 downto 0);
	reg_file_A reg_addr	-	:	in	addr:
			:	out	std. ulogic. vector(15 downto 0);
	reg_ille_D_ous		:	in	addr).
•	reg_tile_B_reg_addr		•	111	audi),
end comp	onent;				
	nt lotob				
compone	ni laich_e	in	etd ulogi	c.	
port (late	Lateh A huo		in stu_ulogi	o, etd ulonia	c vector(15 downto 0):
	latch_A_bus	:	out	std_ulogi	c_vector(15 downto 0))
	latch_O_bus	•	out	stu_ulogs	
ena comp	bonent;				
	nt mund 1 a				
compone			in	std ulogi	<b>e</b> .
port (me			in	std_ulogi	c, vector(1 downto 0);
		:	u) in	etd ulogi	c_vector(15 downto 0);
		:	in in	etd ulori	c_vector(15 downto 0);
		•	in in	etd ulogi	c_vector(15 downto 0);
		•	11 I Im	stu_uuogi	$\omega_{\rm restor}(15  {\rm downto}  0)$
	mux_D_bus	:	IN and	sto_ulogi	c_vector(15 downto 0),
	mux_O_bus	:	out	sta_ulogi	$c_v = control (10 downto 0)),$
end com	ponent;				
heain					

begin U\_adder\_1 : adder\_e PORT MAP (fkp\_core\_reset, fkp\_core\_clk, A\_bus, B\_bus, fkp\_core\_adder\_go, fkp\_core\_adder\_sel,



fkp\_core\_adder\_done, adder\_to\_mux);

U\_mult\_1 : mult\_e PORT MAP (fkp\_core\_reset,

fkp\_core\_clk, A\_bus, B\_bus, fkp\_core\_mult\_go, fkp\_core\_mult\_done, mult\_to\_mux);

U\_cos\_sin\_1:cos\_sin\_e

PORT MAP (fkp\_core\_reset, fkp\_core\_clk, A\_bus, fkp\_core\_cos\_sin\_go, fkp\_core\_cos\_sin\_sel, fkp\_core\_cos\_sin\_wait, fkp\_core\_cos\_sin\_ready, cos\_sin\_to\_mux, fkp\_core\_rom\_addr, fkp\_core\_rom\_data);

U\_reg\_file\_1 : reg\_file\_e

PORT MAP (fkp\_core\_reset, fkp\_core\_clk, mux\_to\_regs, fkp\_core\_c\_reg\_latch, fkp\_core\_c\_reg\_addr, A\_bus, fkp\_core\_a\_reg\_addr, B\_bus, fkp\_core\_b\_reg\_addr);

U\_mux4\_1\_1 : mux4\_1\_e

PORT MAP (fkp\_core\_clk, fkp\_core\_mux\_sel, cos\_sin\_to\_mux, adder\_to\_mux, mult\_to\_mux, data\_in\_to\_mux, mux\_to\_regs);

U\_latch\_in : latch\_e

PORT MAP (fkp\_core\_data\_in\_latch, fkp\_core\_data\_in, data\_in\_to\_mux);

U\_latch\_out : latch\_e

PORT MAP (fkp\_core\_data\_out\_latch, B\_bus, fkp\_core\_data\_out);

end structural;



#### **B.7.2 FKP Core Testbench**

- Project	Thesis
- Filename	fkp core-bench.vhd
- Other files required:	fkp core.vhd
- Date:	Oct 20 97
- Entity/Architecture Name:	fkp_core_tb/test
- Developer:	Steve Parmley

library IEEE; use IEEE.std\_logic\_1164.all;

use IEEE.std\_logic\_1104.an,

use WORK.reg\_file\_pkg.all;

entity fkp\_core\_tb is end fkp\_core\_tb;

architecture test of fkp\_core\_tb is

component fkp_core_e			
port (fkp_core_clk	:	in	std_ulogic;
fkp_core_reset	:	in	std_ulogic;
fkp_core_data_in	:	in	<pre>std_ulogic_vector(15 downto 0);</pre>
fkp_core_data_out	:	out	<pre>std_ulogic_vector(15 downto 0);</pre>
fkp_core_data_in_latch	:	in	std_ulogic;
fkp core data out latch	:	in	std_ulogic;
fkp core c reg_latch	:	in	std_ulogic;
fkp core c reg addr	:	in	addr;
fkp core a reg addr	:	in	addr;
fkp core b reg addr	:	in	addr;
fkp_core_cos_sin_ready	:	out	std_ulogic;
fkp_core_cos_sin_go	:	in	std_ulogic;
fkp core cos sin sel	:	in	std_ulogic;
fkp core cos sin wait	:	in	std_ulogic_vector(2 downto 0);
fkp core rom addr	:	out	std_ulogic_vector(12 downto 0);
fkp core rom data	:	in	std_ulogic_vector(15 downto 0);
fkp_core_adder_go	:	in	std_ulogic;
fkp core adder sel	:	in	std_ulogic;
fkp_core_adder_done	:	out	std_ulogic;
fkp_core_mult_go	:	in	std_ulogic;
fkp_core_mult_done	:	out	std_ulogic;
fkp_core_mux_sel	:	in	<pre>std_ulogic_vector(1 downto 0));</pre>

end component;

signal sys\_reset, sys\_clk : std\_ulogic := '0'; signal a\_reg\_addr, b\_reg\_addr, c\_reg\_addr : addr; signal data\_in\_data\_out : std\_ulogic\_vector(15 downto 0); signal data\_in\_latch, data\_out\_latch, c\_reg\_latch, cos\_sin\_ready : std\_ulogic; signal cos\_sin\_go, cos\_sin\_sel, adder\_go, adder\_sel, adder\_done : std\_ulogic; signal mult\_go, mult\_done : std\_ulogic\_vector(2 downto 0); signal cos\_sin\_wait : std\_ulogic\_vector(12 downto 0); signal rom\_addr : std\_ulogic\_vector(12 downto 0); signal mux\_sel : std\_ulogic\_vector(15 downto 0);

type opcode is (illegal, movein, moveout, move, cosine, sine, addition, subtraction, multiplication); signal instruction : opcode;

begin U1 : fkp\_core\_e PORT MAP (sys\_clk,



sys\_reset, data\_in, data\_out, data\_in\_latch, data\_out\_latch, c\_reg\_latch, c reg addr, a\_reg\_addr, b\_reg\_addr, cos\_sin\_ready, cos\_sin\_go, cos\_sin\_sel, cos\_sin\_wait, rom\_addr, rom\_data, adder\_go, adder\_sel, adder\_done, mult\_go, mult done, mux\_sel); clock : process begin sys\_clk <= not(sys\_clk); wait for 10 ps; end process clock; rst : process begin sys\_reset <= '1'; wait for 40 ps; sys\_reset <= '0'; wait for 50000 ps; end process rst; exercise : process begin - quick test instruction <= illegal; data\_in\_latch <= '0'; data\_out\_latch <= '0'; c\_reg\_latch <= '0'; cos\_sin\_go <= '0'; cos\_sin\_wait <= "111"; adder\_\_go <= '0'; mult\_go <= '0'; a\_reg\_addr <= 15; b\_reg\_addr <= 15; c\_reg\_addr <= 15; mux\_sel <= "00"; wait for 60 ps; wait until sys\_clk'event and sys\_clk='1'; - MOVE IN instruction <= movein; data in <= "000000000000101"; wait until sys\_clk'event and sys\_clk='1';

> mux\_sel <= "11"; c\_reg\_addr <= 2; data\_in\_latch <= '1'; wait until sys\_clk'event and sys\_clk='1';



data\_in\_latch <= '0'; c\_reg\_latch <= '1'; wait until sys\_clk'event and sys\_clk='1';

c\_reg\_latch <= '0'; - END MOVE IN

#### - MOVE OUT

instruction <= moveout; b\_reg\_addr <= 2; wait until sys\_clk'event and sys\_clk='1';

data\_out\_latch <= '1'; wait until sys\_clk'event and sys\_clk='1';

data\_out\_latch <= '0'; -- END MOVE OUT

#### -- MOVE IN

instruction <= movein; data\_in <= "000000001001011"; wait until sys\_clk'event and sys\_clk='1';

mux\_sel <= "11"; c\_reg\_addr <= 3; data\_in\_latch <= '1'; wait until sys\_clk'event and sys\_clk='1';

data\_in\_latch <= '0'; c\_reg\_latch <= '1'; wait until sys\_clk'event and sys\_clk='1';

c\_reg\_latch <= '0'; -- END MOVE IN

#### - MOVE OUT

instruction <= moveout; b\_reg\_addr <= 3; wait until sys\_clk'event and sys\_clk='1';

data\_out\_latch <= '1'; wait until sys\_clk'event and sys\_clk='1';

data\_out\_latch <= '0'; -- END MOVE OUT

#### - ADD

instruction <= addition; a\_reg\_addr <= 2; b\_reg\_addr <= 3; c\_reg\_addr <= 10; adder\_sel <= '0'; mux\_sel <= "01"; wait until sys\_clk'event and sys\_clk='1';

adder\_go <= '1'; wait until adder\_done = '1';

adder\_go <= '0'; c\_reg\_latch <= '1'; wait until sys\_clk'event and sys\_clk='1';

c\_reg\_latch <= '0';



```
- END ADD
```

```
- MOVE OUT
          instruction <= moveout;
          b reg_addr <= 10;
          wait until sys_clk'event and sys_clk='1';
          data_out_latch <= '1';
          wait until sys_clk'event and sys_clk='1';
          data_out_latch <= '0';
  - END MOVE OUT
 - MOVE
          instruction <= move;
          a_reg_addr <= 0;
          b_reg_addr <= 10;
          c_reg_addr <= 11;
          adder_sel <= '0';
mux_sel <= "01";
          wait until sys_clk'event and sys_clk='1';
          adder_go <= '1';
          wait until adder_done = '1';
          adder_go <= '0';
          c_reg_latch <= '1';
          wait until sys_clk'event and sys_clk='1';
          c_reg_latch <= '0';
  - END MOVE
for i in 0 to 3 loop
 -- SUB
          instruction <= subtraction;
          a_reg_addr <= 11;
          b reg addr <= 1;
          c_reg_addr <= 11;
          adder_sel <= '1';
          mux_sel <= "01";
          wait until sys_clk'event and sys_clk='1';
          adder_go <= '1';
          wait until adder_done = '1';
          adder_go <= '0';
          c_reg_latch <= '1';
          wait until sys_clk'event and sys_clk='1';
          c_reg_latch <= '0';
  -- END ADD
  - MOVE OUT
          instruction <= moveout;
          b_reg_addr <= 11;
          wait until sys_clk'event and sys_clk='1';
          data_out_latch <= '1';
          wait until sys_clk'event and sys_clk='1';
          data_out_latch <= '0';
```



#### - END MOVE OUT

end loop;

```
-- Multiply
         instruction <= multiplication;
         a_reg_addr <= 2;
         b_reg_addr <= 3;
         c_reg_addr <= 31;
mux_sel <= "10";
          wait until sys_clk'event and sys_clk='1';
          mult_go <= '1';
          wait until mult_done = '1';
          mult_go <= '0';
         c_reg_latch <= '1';
          wait until sys_clk'event and sys_clk='1';
          c_reg_latch <= '0';
  - END ADD
for i in 0 to 31 loop
 - MOVE OUT
          instruction <= moveout;
         b_reg_addr <= i;
          wait until sys_clk'event and sys_clk='1';
         data_out_latch <= '1';
          wait until sys_clk'event and sys_clk='1';
          data_out_latch <= '0';
  - END MOVE OUT
end loop;
 - COSINE
          instruction <= cosine;
          cos_sin_sel <= '0';
          a_reg_addr <= 2;
          mux_se! <= "00";
          c_reg_addr <= 15;
          wait until sys_clk'event and sys_clk='1';
          cos_sin_go <= '1';
          wait until cos_sin_ready='1';
          cos_sin_go <= '0';
          c_reg_latch <= '1';
          wait until sys_clk'event and sys_clk='1';
          c_reg_latch <= '0';
  - MOVE OUT
          instruction <= moveout;
          b_reg_addr <= 15;
          wait until sys_clk'event and sys_clk='1';
          data out latch <= '1';
          wait until sys_clk'event and sys_clk='1';
          data_out_latch <= '0';
```



#### - END MOVE OUT

- SINE

instruction <= sine; cos\_sin\_sel <= '1'; a\_reg\_addr <= 3; mux\_sel <= "00"; c\_reg\_addr <= 16; wait until sys\_clk'event and sys\_clk='1';

cos\_sin\_go <= '1'; wait until cos\_sin\_ready='1';

cos\_sin\_go <= '0'; c\_reg\_latch <= '1'; wait until sys\_clk'event and sys\_clk='1';

c\_reg\_latch <= '0';

~~

-- MOVE OUT

instruction <= moveout; b\_reg\_addr <= 16; wait until sys\_clk'event and sys\_clk='1';

data\_out\_latch <= '1'; wait until sys\_clk'event and sys\_clk='1';

data\_out\_latch <= '0'; -- END MOVE OUT

> wait until sys\_clk'event and sys\_clk='1'; wait until sys\_clk'event and sys\_clk='1'; wait until sys\_clk'event and sys\_clk='1';

**ASSERT false** 

REPORT "DONE" SEVERITY failure;

end process exercise;

rom : process begin wait until rom\_addr'event;

> -- make up some rom data (inverse of the address for now) rom\_data(12 downto 0) <= not(rom\_addr(12 downto 0));

-- fill in the rest rom\_data(15 downto 13) <= "000"; end process rom;

end test;

CONFIGURATION fkp\_core\_c OF fkp\_core\_tb IS FOR test FOR ALL: fkp\_core\_e USE ENTITY WORK.fkp\_core\_e(structural); END FOR; END FOR; END fkp\_core\_c;



# FPGA Processor Implementation for the Forward Kinematics of the UMDH APP B-57

## **B.7.3 FKP Core Results**





# FPGA Processor Implementation for the Forward Kinematics of the UMDH APP B-58

	100000	1100	000	1200000	1300000	14
SYS_PESET						
SYS_CLK				. S as them is the		
A_REG_ADOR		0			I I Terretation in the second data is a second	
8_REG_ADDR		10			1	
C_REG_ADDR			11			
▶ DATA_IN(15:0)			0048			
DATA_OUT(15:0)			0060			
DATA_IN_LATCH	E a construição de la					فيستخدف فيجر مستجهون
DATA_OUT_LATCH	A sill up unregenisting speciality i sign (BMA in dimension of a speciality of the second secon			and the second of the second se		
C_REG_LATCH	, μα μα τη παλαγολογιατη του που του που του πολογιστικό το παράτου το παράτου το παράτου που πολογιστικο που π Το παράτερα το παράτερο το παράτερο το παράτερο το παράτερο το παράτερο το παράτερο που παράτερο που ποριστικου Παράτερο το παράτερο ποι παράτερο το παράτερο το παράτερο το παράτερο το παράτερο που παράτερο που παράτερο που	and publication and the second s			1 Nor (2000) "Alto	
COS_SIN_READY	an an 24 an an 24 an an 24 an Ann an ann 26 an 26 an 26 an 27 an 28 a					
005.5N. 00	and an analysis of the second state of the second state of the second state of the second state of the second s	NA TRATATION AND AND AND AN AND AND AND AND AND AND				
COS SIN SEL		and a first familie as to a first project a set of the	V			
ADDER GO			land land			
ADDER SEL			Lucian and a strange	2(Lin)/820 W/21044 - 5-14-		
ADDER DONE						
MIT GO		******	annone have added to be a set of the set of	24		
	- · · · · · · · · · · · · · · · · · · ·			analysis of a landaure and a set of a log of the land of a set of the set of	•,	
N. COC SNI WATCH			7		a line of the second	
	and the second secon				VOIO	
					anna an Anna a Anna an Anna an	-Stinester of States and
				a na na an		
D- MUX_SEL(1:0)					ACTON	
INSTRUCTION	the state of the second st	NUME	i		And a state of the	
	1400000	1500000	1600000	170000	1800	000
SY8_RESET						
SYS_CUX	a state of a			<u></u>		
A_REG_ADOR	1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1		11			
B_REG_ADDR	1		11		\$ 	
C_REG_ADDR		and a subscription of the	11			
► ()ATA_IN(15:0)			0048			
t> DATA_OUT(15:0)	G	50		FF3	) 	
DATA_N_LATCH					1	
DATA_OUT_LATCH					1.647 Aprox 10.4 Parts - 10.4 Parts - 10.4 Parts	
C_REG_LATCH					and the second	
COS_SIN_READY						
COS_694_GO	and and a second and a second and a second					
COS, SPL SEL		And the second sec	Ų			
ADDER_GO						
ADDER, HEL						
ADDER DONE			1			
MET GO			1	and we have been as the set of the		
MALT DOME	St Velf		·····	and a stand of the second s	1997	
		a y magnesing 6, ng mangles son a sa sa gan an yang sa	7			
		050		UR	0	
- THE ALTRIA			AND A CONTRACT OF A CONTRACT O			9997-7-7-7-0
ne urimi"merudiam)						
- 1819 PC 4-44						
t- MUX_SEL(1:0)					RACTION	



## FPGA Processor Implementation for the Forward Kinematics of the UMDH APP B-59








		9700000		9	80000	D	1 1 3	99000	000	1	10	00000	<b>0</b>	tt.	10	1000	00	hradionat
<b>11</b> 893278	SYS_RESET																	
	SYS_CLK	and the second second		a data ana ing		RSS	Sugar Sugar	an starte	Ner			2 F.S		Ť,				
	A_REG_ADDR								2				-					
	B_REG_ADOR	0 1		2	3	4		8	•		<u> </u>			9	10		31	
	C_REG_ADDA			1000 N 1000 Page					31	VID. WARPATCO LA SOLUCI		manufacture of State	a net contra	ويتأمرك والمحاود	a sub-anna i affit k	AMARKS STRING	terrational distance and	
Þ	DATA_IN(15:0)			NTTUR	t i gant bernorm				0048				<u></u>					
s>	DATA_CUT(15:0)	0000	0100	0000	5 0	04 <b>8</b>				909	0					0050		PC50
	DATA_IN_LATCH																	
	DATA_OUT_LATCH	1.[									L				]	l		ļ
	C_REG_LATCH																	
	COS_SIN_READY	ELSE A STREET STREET																
	COS_SN_GO	ACTUAL OF EXCHANGE AND																
	COS_SIN_SEL								U		- 14- (K. 19- 1- 2-2) Britshi			-1-2-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-	ech official a			
	ADDER_GO																	
	ADDER SEL																	
	ADDER DONE																	
	MENT OD				pela (Jakora Brand MacA	- data sita manan												<u></u>
		ىيۇ، ئارۇبالىرىغىيە	W.COS C.07 4-4-	tinana ang sakaran														
		ng jangan Konggady na laksa anad Mana ang konggady na laksa ang k							7			<b></b>						]
C>	CUS_SIN_WAIT(2:0)								-		Caller Fordations	1999-1997 - 1999-1999 - 1999 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 -			Swanner-			
D	ROM_ADDR(12:0)					arounder e	nav port ist	ors. Maina		.257222.22.03	<u></u>	124-a14	L.121773	<u></u>	ladio betta ci	e oracite ar	1.04.90	1008025577
<u>حتا</u>	ROM_DATA(15:0)		arte contratt pr	and the second		enzentend	ne velizze filore n		nnnn	2 11/200707-00	interretta	anur 27 cz	uisus.		10-10-110		aten ritt.	
Ċ>	NEUX_SEL(1:0)	ann ann ann agus 112 - 201 - 201 Anns ann ann ann agus 112 - 201 - 201	ar antain	esterur va navasi		de analitar		ener i na je	2 1		aa.saaww	040-11-72D-17		ALLER BACK	a anaraan	10000000	anera co	
	INSTRUCTION	} 	a a		· . · · · · · · · · · · · · · · · · · ·	an and man and a star of		. <b>M</b>	IOVEOU	ŗ,			, i - com ,	, age as mur				
		1	02000	00		1030	0000		10	400000	•		105	0000			10	6000
				L			1_1	L		<u></u> .		k	- h - meska - r	d de	<b></b>	ا		<del>ه ال</del>
	SYS_RESET			ener States of Kall						5 ( <sup>-</sup> - 1	Sec. 16		18.83					
	SYS_CLK		NC 26		Kon Hert	以其決勝。		an a bhan	Å	all in which	4.1							
	A_REG_ADDR				-		r					T		1 -	T	99	-	**
	B_REG_ADOR	12	13	14		15	1				17 			1				-
	C_REG_ADDR	10-20-10-10-10-17-1-1-1-1-1-1-1-1-1-1-1-1-1-	State State State State		و المراجع المراجع المراجع الم				л 	estra anteres			el é ad e a la la dije la			*****G7.5***		
4	DATA_IN(15:0)					and the second second	and Propagate Lawlood							<u></u>				
Da	BATA_OUT(15:0)	FCSQ			an a		a nanana si sa w	· · · · · · · · · · · · · · · · · · ·	00	<b>30</b>	44° 41.487 3° 763,49° - 49° 4							
	DATA_IN_LATCH				مەربىيەر مە	· · · · · · · · · · · · · · · · · · ·	<u></u>	ي. مەرىپىيە	<u>an ap</u> r			1		<u>т</u> г				
	DATA_OUT_LATCH				ĺ	į		l		J	I	l.,	1	ليروسها	L.,	l	L	)
	C_REG_LATCH									niture science sufficients	وهالارد هار الدري				<del></del>			
	COS_SIN_READY											a and states						
	COS_SIN_GO												strations					
	COS_SIN_SEL								U				and the second second	74.14 N. M.				
	ADDER_GO														6			The stars
	ADDER_SEL	<b>Alternative and a</b>																
	ADDER_DONE																	
	MULT_GO	**************************************														(		
			مشاد بالرار والد	alara a ser ser de			erinar istere	to a more a basis	(									ananan antoridari
	MALT DONE	and a second																
£.	MAT_DONE							eren in the second second	1000-007-1.0 7	and the address of the	177 YE WEST	<u></u>						
\$ *	MALT_DONE COS_SIN_WAIT(2.0) ROM_ADDR/12/01							1973) (1971) (1972) (1972) (1972) (1972) (1972) (1972) (1972)	7 U005	1999 - 2000 - 2000 - 2000 - 2000 - 2000 - 2000 - 2000 - 2000 - 2000 - 2000 - 2000 - 2000 - 2000 - 2000 - 2000 - 2009 - 2000 - 2000 - 2000 - 2000 - 2000 - 2000 - 2000 - 2000 - 2000 - 2000 - 2000 - 2000 - 2000 - 2000 - 2000 - 2009 - 2000 - 2000 - 2000 - 2000 - 2000 - 2000 - 2000 - 2000 - 2000 - 2000 - 2000 - 2000 - 2000 - 2000 - 2000 -			e a centre Res a col der					
6) 12	MALT_DONE COS_SIN_WAIT(2.0) ROM_ADDR(12.0)								7 UQD5 UNUU				e tonero Res de Vièr	77 YELLOW CHAP S DOLE LIVE CHAP S DOLE LIVE CHAP			caristi.	
р р р	MALT_DONE COS_SIN_WAIT(2.0) ROM_ADDR(12:0) ROM_DATA(15:0)								7 U005 UUUU 2								-2207-345	
4 8 0 8	MULT_DONE - COS_SNL_WAIT(2.0) - ROM_ADDR(12.0) - ROM_DATA(15.0) - MULT_SEL(1:0)								7 U005 UUUU 2									











### **B.5** Microstrore

### **B.5.1** Microstrore Model

<ul> <li>Project:</li> <li>Filename:</li> <li>Other files required:</li> <li>Date:</li> <li>Entity/Architecture Name:</li> <li>Developer:</li> </ul>	Thesis microstore_head.vhd Oct 31 97 n/a Steve Parmley
library IEEE; use IEEE.std_logic_1164.all	
use WORK.reg_file_pkg.all;	
Package MICROSTORE is	
procedure move_in (SIGNA	NL reg: in addr; SIGNAL sys_clk: in std_ulogic; SIGNAL mux_sel: out std_ulogic_vector(1 downto 0); SIGNAL c_reg_addr: out addr; SIGNAL data_in_latch: out std_ulogic; SIGNAL c_reg_latch: out std_ulogic);
procedure move_out (SIGN	AL reg: in addr; SIGNAL sys_clk: in std_ulogic; SIGNAL b_reg_addr: out addr; SIGNAL data_out_latch: out std_ulogic);
procedure add (SIGNAL	reg1, reg2, reg3: in addr; SIGNAL sys_clk: in std_ulogic; SIGNAL adder_done: in std_ulogic; SIGNAL adder_done: in std_ulogic; SIGNAL a_reg_addr, b_reg_addr, c_reg_addr: out addr; SIGNAL adder_sel: out std_ulogic; SIGNAL mux_sel: out std_ulogic_vector(1 downto 0); SIGNAL adder_go: out std_ulogic; SIGNAL c_reg_latch: out std_ulogic);
procedure sub (SIGNAL	reg1, reg2, reg3: in addr; SIGNAL sys_clk: in std_ulogic; SIGNAL adder_done: in std_ulogic; SIGNAL adder_done: in std_ulogic; SIGNAL a_reg_addr, b_reg_addr, c_reg_addr: out addr; SIGNAL adder_sel: out std_ulogic; SIGNAL mux_sel: out std_ulogic, vector(1 downto 0); SIGNAL adder_go: out std_ulogic; SIGNAL c_reg_latch: out std_ulogic);
procedure mult (SIGNAL	reg1, reg2, reg3: in addr; SIGNAL sys_clk: in std_ulogic; SIGNAL mutt_done: in std_ulogic; SIGNAL a_reg_addr, b_reg_addr, c_reg_addr: out addr; SIGNAL mux_sel: out std_ulogic_vector(1 downto 0); SIGNAL mutt_go: out std_ulogic; SIGNAL c_reg_latch: out std_ulogic);
procedure cos (SIGNAL	. reg1, reg2:in addr; SIGNAL sys_clk: in std_ulogic; SIGNAL cos_sin_ready: in std_ulogic;



SIGNAL cos\_sin\_sel: out std\_ulogic; SIGNAL a\_reg\_addr, c\_reg\_addr: out addr; SIGNAL mux\_sel: out std\_ulogic\_vector(1 downto 0); SIGNAL cos\_sin\_go: out std\_ulogic; SIGNAL c\_reg\_latch: out std\_ulogic);

procedure sin (SIGNAL reg1, reg2:in addr; SIGNAL sys\_clk: in std\_ulogic; SIGNAL cos\_sin\_ready: in std\_ulogic; SIGNAL cos\_sin\_sel: out std\_ulogic; SIGNAL a\_reg\_addr, c\_reg\_addr: out addr; SIGNAL mux\_sel: out std\_ulogic\_vector(1 downto 0); SIGNAL cos\_sin\_go: out std\_ulogic; SIGNAL c\_reg\_latch: out std\_ulogic);

end MICROSTORE;

Thesis
microstore.vhd
Oct 31 97
n/a
Steve Parmley

library IEEE; use IEEE.std\_logic\_1164.all;

use WORK.reg\_file\_pkg.all;

Package body MICROSTORE is

-- MOVE\_IN (reg) assume that data is present on input of latch procedure move\_in (SIGNAL reg: in addr; SIGNAL sys\_clk: in std\_ulogic; SIGNAL mux\_sel: out std\_ulogic\_vector(1 downto 0); SIGNAL c\_reg\_addr: out addr; SIGNAL data\_in\_latch: out std\_ulogic; SIGNAL c\_reg\_latch: out std\_ulogic) is

begin

-- set mux to allow data in latch to reg mux\_sel <= "11";

-- set up register to write to
c\_reg\_addr <= reg;</pre>

-- latch the data already present on the input of the latch data\_in\_latch <= '1';

wait until sys\_clk'event and sys\_clk='1';

-- hold latched value data\_in\_latch <= '0';</p>

-- and copy it into register file c\_reg\_latch <= '1';

wait until sys\_clk'event and sys\_clk='1';

- hold it in register file



c\_reg\_latch <= '0'; end move\_in; -- MOVE\_OUT (reg) procedure move\_out (SIGNAL reg: in addr; SIGNAL sys\_clk: in std\_ulogic; SIGNAL b\_reg\_addr: out addr; SIGNAL data\_out\_latch: out std\_ulogic) is begin -- set up register to write to b\_reg\_addr <= reg; wait until sys\_clk'event and sys\_clk='1'; - latch the data from the register file to the output data\_out\_latch <= '1'; wait until sys\_clk'event and sys\_clk='1'; -- hold it on the output data\_out\_latch <= '0'; end move\_out; - ADD (reg1, reg2, reg3) procedure add (SIGNAL reg1, reg2, reg3: in addr; SIGNAL sys\_clk: in std\_ulogic; SIGNAL adder\_done: in std\_ulogic; SIGNAL a\_reg\_addr, b\_reg\_addr, c\_reg\_addr: out addr; SIGNAL adder\_sel: out std\_ulogic; SIGNAL mux\_sel: out std\_ulogic\_vector(1 downto 0); SIGNAL adder\_go: out std\_ulogic; SIGNAL c\_reg\_latch: out std\_ulogic) is begin - set up two terms from reg file a\_reg\_addr <= reg2; b\_reg\_addr <= reg3; - set up new register to hold result c\_reg\_addr <= reg1; - set adder/subtractor to add adder\_sel <= '0'; - set mux to allow add result to go to register <= "01"; mux sel wait until sys\_clk'event and sys\_clk='1'; - initiate adder unit adder\_go <= '1'; wait until adder\_done = '1'; wait until sys\_clk'event and sys\_clk='1'; -- release adder unit adder\_go <= '0'; - latch result into regiter c\_reg\_latch <= '1'; wait until sys\_clk'event and sys\_clk='1'; - hold result in register c\_reg\_latch <= '0';



end add;

```
- SUB (reg1, reg2, reg3)
                    (SIGNAL reg1, reg2, reg3: in addr;
procedure sub
                               SIGNAL sys_clk: in std_ulogic;
                               SIGNAL adder_done: in std_ulogic;
                               SIGNAL a_reg_addr, b_reg_addr, c_reg_addr: out addr;
                               SIGNAL adder_sel: out std_ulogic;
                               SIGNAL mux_sel: out std_ulogic_vector(1 downto 0);
                               SIGNAL adder_go: out std_ulogic;
                               SIGNAL c_reg_latch: out std_ulogic) is
  begin
           - set up two terms from reg file
          a_reg_addr <= reg2;
          b_reg_addr <= reg3;
          - set up new register to hold result
          c_reg_addr <= reg1;
          -- set adder/subtractor to sub
          adder_sel <= '1';
          - set mux to allow add result to go to register
          mux_sel
                      <= "01";
          wait until sys_clk'event and sys_clk='1';
          - initiate adder unit
          adder_go <= '1';
          wait until adder_done = '1';
          wait until sys_clk'event and sys_clk='1';
          - release adder unit
          adder_go <= '0';
          - latch result into regiter
          c_reg_latch <= '1';
          wait until sys_clk'event and sys_clk='1';
          - hold result in register
          c_reg_latch <= '0';
  end sub;
- MULTIPLY (reg1, reg2, reg3)
                    (SIGNAL reg1, reg2, reg3: in addr;
 procedure mult
                               SIGNAL sys_clk: in std_ulogic;
                               SIGNAL mult_done: in std_ulogic;
                               SIGNAL a reg_addr, b reg_addr, c reg_addr: out addr;
                               SIGNAL mux_sel: out std_ulogic_vector(1 downto 0);
                               SIGNAL mult_go: out std_ulogic;
                               SIGNAL c_reg_latch: out std_ulogic) is
  begin
           - set up two terms from reg file
          a_reg_addr <= reg2;
          b_reg_addr <= reg3;
          -- set up new register to hold result
          c_reg_addr <= reg1;
          - set mux to allow mult resutl to go to register
          mux_sel <= "10";
```



ų,

```
wait until sys_clk'event and sys_clk='1';
```

```
-- initiate multiplier unit
mult_go <= '1';</pre>
```

wait until mult\_done = '1'; wait until sys\_clk'event and sys\_clk='1';

- release mult unit mult\_go <= '0';</p>

- latch results into register
c\_reg\_latch <= '1';</pre>

wait until sys\_clk'event and sys\_clk='1';

```
-- hold results in register
c_reg_latch <= '0';
```

end mult;

- COS (reg1, reg2)

```
procedure cos (SIGNAL reg1, reg2:in addr;
SIGNAL sys_clk: in std_ulogic;
SIGNAL cos_sin_ready: in std_ulogic;
SIGNAL cos_sin_sel: out std_ulogic;
SIGNAL a_reg_addr, c_reg_addr: out addr;
SIGNAL mux_sel: out std_ulogic_vector(1 downto 0);
SIGNAL cos_sin_go: out std_ulogic;
SIGNAL c_reg_latch: out std_ulogic) is
```

begin

```
-- set unit to do cosine
cos_sin_sel <= '0';</pre>
```

```
-- set input to A register
a_reg_addr <= reg2;</p>
```

-- set up mux to allow cos/sin unit to go to registers mux sel <= "00";

-- set up new register to put result c\_reg\_addr <= reg1;

wait until sys\_clk/event and sys\_clk='1';

```
-- initiate unit
cos_sin_go <= '1';
```

wait until cos\_sin\_ready='1';
wait until sys\_clk'event and sys\_clk='1';

```
-- release unit
cos_sin_go <= '0';</p>
```

```
- latch result into register
c_reg_latch <= '1';</pre>
```

wait until sys\_clk'event and sys\_clk='1';

```
-- hold result in register
c_reg_latch <= '0';</pre>
```

end cos;

- SIN (reg1, reg2) procedure sin (SIGNAL reg1, reg2:in addr;



SIGNAL sys\_clk: in std\_ulogic; SIGNAL cos\_sin\_ready: in std\_ulogic; SIGNAL cos\_sin\_sel: out std\_ulogic; SIGNAL a\_reg\_addr, c\_reg\_addr: out addr; SIGNAL mux\_sel: out std\_ulogic\_vector(1 downto 0); SIGNAL cos\_sin\_go: out std\_ulogic; SIGNAL c\_reg\_latch: out std\_ulogic) is

begin

- set unit to do sine cos\_sin\_sel <= '1';</pre>

- set input to A register a\_reg\_addr <= reg2;</p>

- set up mux to allow cos/sin unit to go to registers mux\_sel <= "00";</p>

-- set up new register to put result
c\_reg\_addr <= reg1;</pre>

wait until sys\_clk'event and sys\_clk='1';

-- initiate unit
cos\_sin\_go <= '1';</pre>

wait until cos\_sin\_ready='1';
wait until sys\_clk'event and sys\_clk='1';

- release unit cos\_sin\_go <= '0';</p>

- latch result into register
c\_reg\_latch <= '1';</pre>

wait until sys\_clk'event and sys\_clk='1';

- hold result in register
c\_reg\_latch <= '0';</pre>

end sin;

end MICROSTORE;

#### **B.5.2** Microstrore Testbench

<ul> <li>Project:</li> <li>Filename:</li> <li>Other files required:</li> <li>Date:</li> <li>Entity/Architecture Name:</li> <li>Developer:</li> </ul>	Thesis microstore-bench.vhd microstore.vhd Oct 31 97 microstore_tb/test Steve Parmley

library IEEE; use IEEE.std\_logic\_1164.all;

use WORK.reg\_file\_pkg.all; use WORK.microstore.all;

entity microstore\_tb is end microstore\_tb;

architecture test of microstore\_tb is



component fkp_core_e			
port (fkp_core_clk	:	in	std_ulogic;
fkp_core_reset	:	in	std_ulogic;
fkp_core_data_in	:	in	<pre>std_ulogic_vector(15 downto 0);</pre>
fkp_core_data_out	:	out	<pre>std_ulogic_vector(15 downto 0);</pre>
fkp_core_data_in_latch	:	in	std_ulogic;
fkp_core_data_out_latch	:	in	std_ulogic;
fkp_core_c_reg_latch	:	in	std_ulogic;
fkp_core_c_reg_addr	:	in	addr;
fkp core a reg_addr	:	in	addr;
fkp core b reg addr	:	in	addr;
fkp core cos sin_ready	:	out	std_ulogic;
fkp_core_cos_sin_go	:	in	std_ulogic;
fkp_core_cos_sin_sel	:	in	std_ulogic;
fkp core cos_sin_wait	:	in	<pre>std_ulogic_vector(2 downto 0);</pre>
fkp_core_rom_addr	:	out	<pre>std_ulogic_vector(12 downto 0);</pre>
fkp_core_rom_data	:	in	<pre>std_ulogic_vector(15 downto 0);</pre>
fkp_core_adder_go	:	in	std_ulogic;
fkp core adder_sel	:	in	std_ulogic;
fkp_core_adder_done	:	out	std_ulogic;
fkp core_mult_go	:	in	std_ulogic;
fkp_core_mult_done	:	out	std_ulogic;
fkp_core_mux_sel	:	in	<pre>std_ulogic_vector(1 downto 0));</pre>

end component;

signal sys\_reset, sys\_clk : std\_ulogic := '0'; signal a\_reg\_addr, b\_reg\_addr, c\_reg\_addr : addr; signal data\_in, data\_out : std\_ulogic\_vector(15 downto 0); signal data\_in\_latch, data\_out\_latch, c\_reg\_latch, cos\_sin\_ready : std\_ulogic; signal cos\_sin\_go, cos\_sin\_sel, adder\_go, adder\_sel, adder\_done : std\_ulogic; signal mult\_go, mult\_done : std\_ulogic\_vector(2 downto 0); signal rom\_addr : std\_ulogic\_vector(12 downto 0); signal rom\_data : std\_ulogic\_vector(15 downto 0); signal mux\_sel : std\_ulogic\_vector(1 downto 0);

type opcode is (illegal, movein, moveout, move, cosine, sine, addition, subtraction, multiplication); signal instruction : opcode; signal reg1, reg2, reg3 : addr;

begin

U1 : fkp\_core\_e PORT MAP (sys\_clk, sys\_reset, data\_in, data\_out, data\_in\_latch, data out latch, c\_reg\_latch, c\_reg\_addr, a reg\_addr, b\_reg\_addr, cos\_sin\_ready, cos\_sin\_go, cos\_sin\_sel cos\_sin\_wait, rom\_addr, rom\_data, adder\_go, adder\_sel, adder\_done, muit\_go, mult\_done, mux\_sel);



```
clock : process
begin
          sys_clk <= not(sys_clk);
          wait for 10 ps;
end process clock;
rst : process
begin
          sys_reset <= '1';
          wait for 40 ps;
          sys_reset <= '0';
          wait for 50000 ps;
end process rst;
exercise : process
 begin
          instruction <= illegal;
          data_in_latch <= '0';
          data_out_latch <= '0';
          c_reg_latch <= '0';
          cos_sin_go <= '0';
          cos_sin_wait <= "111";
          adder_go <= '0';
          mult_go <= '0';
          a_reg_addr <= 15;
          b_reg_addr <= 15;
          c_reg_addr <= 15:
          mux_sel <= "00";
          wait for 60 ps;
          wait until sys_clk'event and sys_clk='1';
  - MOVE IN
          instruction <= movein;
          data_in <= "000000000000101";
          reg1 <= 2;
          wait until svs clk'event and svs_clk='1';
          move_in(reg1,sys_clk,mux_sel,c_reg_addr,data_in_latch,c_reg_latch);
   - END MOVE IN
   -- MOVE OUT
          instruction <= moveout;
           reg1 <= 2;
          wait until sys_clk'event and sys_clk='1';
           move_out(reg1,sys_clk,b_reg_addr,data_out_latch);
   -- END MOVE OUT
   - MOVE IN
           instruction <= movein;
           data in <= "0000000001001011";
          reg1 <= 3;
           wait until sys_clk'event and sys_clk='1';
           move_in(reg1,sys_clk,mux_sel,c_reg_addr,data_in_latch,c_reg_latch);
   - END MOVE IN
   - MOVE OUT
           instruction <= moveout;
           reg1 <= 3;
           wait until sys_clk'event and sys_clk='1':
           move_out(reg1,sys_clk,b_reg_addr,data_out_latch);
   - END MOVE OUT
```



- ADD instruction <= addition; reg1 <= 10; reg2 <= 2; reg3 <= 3: wait until sys\_clk'event and sys\_clk='1'; add(reg1,reg2,reg3,sys\_clk,adder\_done,a\_reg\_addr,b\_reg\_addr,c\_reg\_addr, adder\_sel,mux\_sel,adder\_go,c\_reg\_latch); - END ADD - MOVE OUT instruction <= moveout; reg1 <= 10; wait until sys\_clk'event and sys\_clk='1'; move\_out(reg1,sys\_clk,b\_reg\_addr,data\_out\_latch); - END MOVE OUT - MOVE instruction <= move; reg1 <= 11; reg2 <= 0; reg3 <= 10; wait until sys\_clk'event and sys\_clk='1'; add(reg1,reg2,reg3,sys\_clk,adder\_done,a\_reg\_addr,b\_reg\_addr,c\_reg\_addr, adder\_sel,mux\_sel,adder\_go,c\_reg\_latch); -- END MOVE for i in 0 to 3 loop - SUB instruction <= subtraction; reg1 <= 11; reg2 <= 11; reg3 <= 1; wait until sys\_clk'event and sys\_clk='1'; sub(reg1,reg2,reg3,sys\_clk,adder\_done,a\_reg\_addr,b\_reg\_addr,c\_reg\_addr, adder\_sel,mux\_sel,adder\_go,c\_reg\_latch); -- END ADD -- MOVE OUT instruction <= moveout; reg1 <= 11; wait until sys\_clk'event and sys\_clk='1'; move\_out(reg1,sys\_clk,b\_reg\_addr,data\_out\_latch); - END MOVE OUT end loop; - Multiply instruction <= multiplication; reg1 <= 31; reg2 <= 2: reg3 <= 3; wait until sys\_clk'event and sys\_clk='1'; rnult(reg1,reg2,reg3,sys\_clk,mult\_done,a\_reg\_addr,b\_reg\_addr,c\_reg\_addr,

```
mux_sel, mult_go, c_reg_latch);
```

- END ADD



```
for i in 0 to 31 loop
 - MOVE OUT
         instruction <= moveout;
         reg1 <= i;
         wait until sys_clk'event and sys_clk='1';
         move_out(reg1,sys_clk,b_reg_addr,data_out_latch);
 - END MOVE OUT
end loop;
 - COSINE
         instruction <= cosine;
         reg2 <= 2;
         reg1 <= 15;
         wait until sys_clk'event and sys_clk='1';
         cos(reg1,reg2, sys_clk,cos_sin_ready,cos_sin_sel,a_reg_addr,
                   c_reg_addr, mux_sel,cos_sin_go,c_reg_latch);
 - MOVE OUT
          instruction <= moveout;
         reg1 <= 15;
         wait until sys_clk'event and sys_clk='1';
         move_out(reg1,sys_clk,b_reg_addr,data_out_latch);
  - END MOVE OUT
 - SINE
          instruction <= sine;
          reg2 <= 3;
         reg1 <= 16;
         wait until sys_clk'event and sys_clk='1';
         sin(reg1,reg2, sys_clk,cos_sin_ready,cos_sin_sel,a_reg_addr,
                   c_reg_addr, mux_sel,cos_sin_go,c_reg_latch);
 - MOVE OUT
          instruction <= moveout;
          reg1 <= 16;
          wait until sys_clk'event and sys_clk='1';
          move_out(reg1,sys_cik,b_reg_addr,data_out_latch);
  - END MOVE OUT
          wait until sys_clk'event and sys_clk='1';
          wait until sys_clk'event and sys_clk='1';
          wait until sys_clk'event and sys_clk='1';
          ASSERT false
                    REPORT "DONE"
                    SEVERITY failure;
end process exercise;
rom : process
 begin
          wait until rom_addr'event;
          -- make up some rom data (inverse of the address for now)
          rom_data(12 downto 0) <= not(rom_addr(12 downto 0));
          - fill in the rest
          rom_data(15 downto 13) <= "000";
 end process rom;
end test:
```



CONFIGURATION microstore\_c OF microstore\_tb IS FOR test FOR ALL: fkp\_core\_e USE ENTITY WORK.fkp\_core\_e(structural); END FOR; END FOR; END microstore\_c;

### **B.5.3 Microstrore Results**





	800000	1000000	1200000	1400000	160*
SYS_RESET	<b></b>	<u>لىمى بارىم خىرى الىم سوارى مەلەر ، بارىم مەلەر ، مەلەر</u>		The second s	
SYS_CLK					
A_REG_ADDR	2			11	
B_REG_ADDR		10		1	
C_REG_ADDR	10		11		
DATA_IN(150)	Manual Conference / Art Statement Statement		<b>001B</b>	and the second se	
DATA_OUT(15:0)	•		(055)		
DATA JN LATCH	Callena we for the Carta C				
DATA_OUT_LATCH			a second case on the State of the		to a local state of the second
C_REG_LATCH	Languagestations (VC) (VC) stress				104 KO 2003KF
COS_SIN_READY	and a second			a construction of the second second	
COS_SIN_GO	The second se		61 M		
COS_SIN_SEL			U		ل
ADDER_GD					Meter with a state of the state
ADDER_SEL			100 M 100		
ADDER_DONE					405557777777
MULT_GO	MICHTON OF THE STORE STORE			A 24 34 19 19 1 10 10 10 10 10 10 10 10 10 10 10 10 1	and a subject to a
MULT_DONE	anna ainm ainm an Saile, ta' Shariyi in Johan in an annan				
COS SIN WAIT(2.0)	and the second sec		7		
- ROM ADDR(12.0)	Uços		UCCO	U050	
IN ROM DATA115-06	7FFA		?FFF	<b>T</b> AF	N. 1977 YO THE R. 1977
IS MUX SEL110	A CONTRACTOR OF A CONT	annan ann an an an an an an an an ann an a		1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.	
METRICTION	MOV	Nove		SUBTRACTION	
DSC	10	reachanter annue, protes montes () - annue a Annue annue annue annue () - annue annu	11		
BC02			er en		
BEGA	3			1	
110.000	La contraction and the second second	and a second			
	1600000	1600000	2000000	2200000	24(
	1600000	1800000	2000000	2200000	24( <u>x</u>
SYB_REBET	1600000	1800000	2000000	2200000	24( <u>* 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1</u>
SYB_REBET SYB_CLK		1800000		2200000	24( <u>x</u> ,,,,,,
SYB_RESET SYB_CLK A_REG_ADDR D_DCCA_ADVD	1600000	1800000	2000000 	2200000	
SYB_RESET SYB_CLK A_REG_ADOR B_REG_ADOR C_BEG_ADOR		1800000	2000000 	2200000	24( <u>1</u> <u>1</u> <u>1</u> <u>1</u> <u>1</u>
SYB_RESET SYB_CLK A_REG_ADDR B_REG_ADDR C_REG_ADDR DATA BY(STA		1800000	2000000 	2200000	24( 
SYB_RESET SYB_CLK A_REG_ADDR B_REG_ADDR C_REG_ADDR DATA_N(150)		1800000	2000000 	2200000	24( 
SYB_RESET SYB_CLK A_REG_ADDR B_REG_ADDR C_REG_ADDR DATA_N(15:0) DATA_OUT(15:0) DATA_DUT(15:0)		1800000	2000000 	2200000	24( 
SYB_RESET SYB_CLK A_REG_ADDR B_REG_ADDR C_REG_ADDR DATA_N(15:0) DATA_N(15:0) DATA_N(15:0) DATA_N(1ATCH		1800000	2000000	2200000	24( 
SYB_RESET SYB_CLK A_REG_ADDR B_REG_ADDR C_REG_ADDR DATA_IN(15:0) DATA_IN(15:0) DATA_OUT(15:0) DATA_OUT(15:0) DATA_OUT_LATCH DATA_OUT_LATCH			2000000	2200000	24( 
SYB_RESET SYB_CLK A_REG_ADDR B_REG_ADDR C_REG_ADDR DATA_N(15:0) DATA_N(15:0) DATA_OUT(15:0) DATA_OUT(15:0) DATA_OUT_LATCH C_REG_LATCH CARE OF DEATY			2000000	2200000	24( 11 1 1 FE50
SYB_RESET SYB_CLK A_REG_ADDR C_REG_ADDR C_REG_ADDR DATA_N(150) DATA_N(150) DATA_N(150) DATA_OUT(150) DATA_OUT(150) DATA_OUT_LATCH C_REG_LATCH COS_SIN_READY OCS_SIN_READY		1800000	2000000	2200000	24( 1) 1 1 FE50
SYB_RESET SYB_CLK A_REG_ADDR C_REG_ADDR C_REG_ADDR DATA_N(15:0) DATA_N(15:0) DATA_OUT(15:0) DATA_OUT(15:0) DATA_OUT_LATCH C_REG_LATCH COS_SIN_READY COS_SIN_GO COS_SIN_GO		1800000	2000000		24( 1) 1 1 FE50
SYB_RESET SYB_CLK A_REG_ADDR B_REG_ADDR C_REG_ADDR DATA_IN(15:0) DATA_IN(15:0) DATA_UN(15:0) DATA_UN(15:0) DATA_UN(15:0) DATA_UN(15:0) DATA_UN(15:0) DATA_UN(15:0) DATA_UN(15:0) CATA_UN(15:0) DATA_UN(15			2000000	<b>2200000</b>	24( 
SYB_RESET SYB_CLK A_REG_ADDR B_REG_ADDR C_REG_ADDR DATA_NU(15:0) DATA_NU(15:0) DATA_OUT(15:0) DATA_OUT(15:0) DATA_OUT_LATCH CATA_OUT_LATCH COS_BIN_READY COS_SIN_SEL ADDER_GO LINES CO			2000000		24( 1) 1 1 FE50
SYS_RESET SYS_CLK A_REG_ADDR B_REG_ADDR C_REG_ADDR DATA_IN(15:9) DATA_OUT(15:9) DATA_OUT(15:9) DATA_OUT(15:9) DATA_OUT_LATCH C_REG_LATCH COS_SIN_READY COS_SIN_READY COS_SIN_READY COS_SIN_SEL ADDER_GO ADDER_SEL			2000000		24( 
SYB_RESET SYS_CLK A_REG_ADDR B_REG_ADDR C_REG_ADDR DATA_IN(15:9) DATA_IN(15:9) DATA_OUT(15:9) DATA_OUT(15:9) DATA_OUT_LATCH CATA_OUT_LATCH CATA_OUT_LATCH COS_SIN_READY COS_SIN_READY COS_SIN_SEL ADDER_GO ADDER_SEL ADDER_DONE			2000000		24( 
SYS_RESET SYS_CLK A_REG_ADDR B_REG_ADDR C_REG_ADDR DATA_IN(15:0) DATA_IN(15:0) DATA_IN(15:0) DATA_IN(15:0) DATA_IN(15:0) DATA_IN(15:0) DATA_IN(15:0) DATA_IN(15:0) DATA_IN(15:0) CAS_SIN_READY COS_SIN_READY COS_SIN_READY COS_SIN_READY COS_SIN_SEL ADDER_GO ADDER_SEL ADDER_DONE MUT_GO			2000000		24( 
SYB_RESET SYS_CLK A_REG_ADDR B_REG_ADDR C_REG_ADDR DATA_IN(15:0) DATA_IN(15:0) DATA_UN(15:0) DATA_UN(15:0) DATA_UN(15:0) DATA_UN(15:0) DATA_UN(15:0) DATA_UN(15:0) DATA_UN(15:0) DATA_UN(15:0) DATA_UN(15:0) DATA_UN(15:0) DATA_UN(15:0) COS_SIN_SEL ADDER_GO ADDER_SEL ADDER_CONE INILT_DONE			2000000		24( 
SYB_RESET SYB_RESET SYB_CLK A_REG_ADDR B_REG_ADDR C_REG_ADDR DATA_IN(150) DATA_OUT(150) DATA_OUT(150) DATA_OUT_LATCH C_REG_LATCH COS_SIN_SEL ADDER_GO ADDER_GO ADDER_SEL ADDER_GO NULT_GO NULT_GO NULT_GO			2000000		24( 
SYB_RESET SYB_RESET SYB_CLK A_REG_ADDR C_REG_ADDR C_REG_ADDR DATA_N(15:0) DATA_OUT(15:0) DATA_OUT(15:0) DATA_OUT_LATCH C_REG_LATCH COS_SN_GO COS_SN_SEL ADDER_GO ADDER_SEL ADDER_GO NULT_GO NULT_CONE ID- COS_SN_WAIT(2:0) D- ROM_ADDR(12:0)			2000000		24( 
SYB_RESET SYS_CLK A_REG_ADDR B_REG_ADDR C_REG_ADDR DATA_N(15:0) DATA_N(15:0) DATA_OUT(15:0) DATA_OUT_LATCH DATA_OUT_LATCH C_REG_LATCH COS_SN_GO COS_SN_SEL ADDER_GO ADDER_SEL ADDER_GO MILT_DONE ID COS_SN_WAT(2:0) D ROM_ADDR(12:0) ID ROM_ADDR(12:0) ID ROM_ADDR(12:0)	1600000		2000000 		24( 
SYB_RESET SYB_RESET SYB_CLK A_REG_ADDR B_REG_ADDR C_REG_ADDR DATA_N(15:0) DATA_N(15:0) DATA_OUT_LATCH DATA_OUT_LATCH C_REG_LATCH COS_SN_READY COS_SN_SEL ADDER_GO ADDER_SEL ADDER_GO NULT_DONE ID COS_SN_WAT(2:0) D ROM_ADDR(12:0) D ROM_ADDR(12:0) D MUX_SEL(1:0)			2000000		24( 11 1 1 FE50 FE50 71AF
SYB_RESET SYB_RESET SYB_CLK A_REG_ADDR B_REG_ADDR C_REG_ADDR DATA_N(15:0) DATA_N(15:0) DATA_NLATCH DATA_OUT_LATCH C_REG_LATCH COS_SN_READY COS_SN_READY COS_SN_SEL ADDER_GO ADDER_SEL ADDER_SEL ADDER_SEL ADDER_SEL ADDER_SEL DATA_DONE D- COS_SN_WAT(2:0) D- ROM_ADDR(12:0) D- ROM_ADDR(12:0) NUT_SEL(1:0)	1600000	1800000	2000000		24( 1) 1 1 FE50 FE50 71AF OVEOUT SUBTRACTF
SYB_RESET SYB_RESET SYB_CLK A_REG_ADDR B_REG_ADDR C_REG_ADDR DATA_N(15:0) DATA_N(15:0) DATA_OUT_LATCH DATA_OUT_LATCH C_REG_LATCH COS_SIN_READY COS_SIN_READY COS_SIN_READY COS_SIN_SEL ADDER_GO ADDER_SEL ADDER_GO MILT_DONE D- COS_SIN_SEL ADDER_CONE MULT_GO MILT_DONE D- ROM_ADDR(12:0) D- ROM_ADDR(12:0) D- ROM_DATA(15:0) NETRUCTION REG1	1600000		2000000 		24( 1) 1 1 FE50 FE50 71AF OVEOUT SUBTRACTF
SYB_RESET SYS_CLK A_REG_ADDR B_REG_ADDR C_REG_ADDR DATA_N(15:0) DATA_N(15:0) DATA_OUT(15:0) DATA_OUT_LATCH C_REG_LATCH COS_SIN_READY COS_SIN_READY COS_SIN_READY COS_SIN_SEL ADDER_GO ADDER_SEL ADDER_GO MILT_DONE ID ROM_ADDR(12:0) D ROM_ADDR(12:0) ID ROM_ADDR(12:0) ID NETRUCTION REG1 REG1 REG2			2000000 11 11 10 11 10 11 11 11		24( 1) 1 1 FE50 FE50 VE50 71AF



		2400000	2600000	2800000	3000000	31
	SYS_RESET		and a state of the			97877 -
	SY5_CLK	and the second second	A STATE OF A			
	A_REG_ADDR			11		
	8_AEG_ADDA		1	11	1 	
	C_REQ_ADDR			11		
•	DATA_IN[15:0]			90 <b>-18</b>		
C>	DATA_OUT[15:0]		FE50		FD50	
	DATA_IN_LATCH				and a second	
	DATA_OUT_LATCH	b voltos a las de las d estas de las de l			an a	
	C_REG_LATCH	a section in the section of the sect			and a second	STRUE OF COMPANY OF STRUE OF STRUE
	COG, SIN, NEADY					**************************************
	COS_SIN_GO	alley yang na kanda na akar na pang na pangka pangka akan 10 ta "an				Strengthered
	CO3_5IN_5EL			υ		
	ADDER_GO					·····
	ADDER.SEL			analytic spectrum database and a second star and a second star and a second star (1). The second star (1) is a		
	ADDER DONE					
	NULT GO					
	MULT DONE	an a				
8.	COS SIN WAIT(2:0)			7		
т.	SOM ADDRI 201	<u> </u>	UE50		UD50	
ž.			71AF	and the second	<b>154</b>	1997
0		L	SURTRACTION	MOVEOUT	SUBTRACTION	
	and the second			19	na namena ana cana amana ana ana ana ana ana ana ana an	CONTRACTOR OF THE OWNER.
	neu)	معقد الاستعادية والمناج المناجرين والمعالية والمع	annan ann anns agus ann an	د ۲۵ ۳۵ ۳۵٬۵۰۱ میکند. ۱۹۹۵ ع	e en la compositiva a la propositiva da consectador da consectador da consectador da consectador da consectador	alara a state da alterrativa
	RECE					Contraction of the State of the
	MELLO			and a second	12 X / V VV 113000	
			340000	3500000	3800000	
		3200000	3400000	360000	3800000	• • • • • • • • • • • • • • • • • • • •
	SYS_AESET	3200000	3400000	360000	3800000	4
	SYS_AESET SYS_CLK		3400000	360000	3800000	
	SYS_RESET SYS_CLK A_REG_ADDR		3400000	360000		
	SYS_RESET SYS_CLK A_REG_ADDR B_REG_ADDR		3400000	360000		
	SYS_RESET SYS_CLK A_REG_ADDR B_REG_ADDR C_REG_ADDR	3200000		3600000 2 2 3 3 3 3		
Δ	SYS_RESET SYS_CLK A_REG_ADDR B_REG_ADDR C_REG_ADDR DATA_BN150	3200000		3690000 2 2 3 3 31 0048		
Δ Δ	SYS_RESET SYS_CLK A_REG_ADDR B_REG_ADDR C_REG_ADDR DATA_DN(15:0) DATA_OUT(15:0)	3200000	3400000	3690000 2 2 3 3 3 3 3 3 3 5 608 6 5 50		
Δ Δ	SYS_RESET SYS_CLK A_REG_ADDR B_REG_ADDR C_REG_ADDR DATA_M(IS:0) DATA_M(IS:0) DATA_M(IS:0) DATA_M(LATCH	3200000	3400000	3600000 2 2 2 3 3 3 3 3 3 3 3 3 3 3 3 5 5 5 5 5 5 5 5 5 5 5 5 5	3800000	
Δ Δ	SYS_RESET SYS_CLK A_REG_ADDR B_REG_ADDR C_REG_ADDR DATA_GN(IS:0) DATA_GN(IS:0) DATA_GUT(IS:0) DATA_GUT_LATCH DATA_GUT_LATCH	3200000	3400000	3690000 2 2 2 3 3 3 3 3 3 3 3 3 3 3 3 3	3800000	
Δ Δ	SYS_RESET SYS_CLK A_REG_ADDR B_REG_ADDR C_REG_ADDR DATA_GN(IS:0) DATA_GN(IS:0) DATA_GUT(IS:0) DATA_GUT(IS:0) DATA_GUT_LATCH DATA_GUT_LATCH C_REG_LATCH	3200000	3400000	3690000 2 2 2 3 3 3 3 3 3 3 3 3 3 3 3 3	3800000	
Δ Δ	SYS_RESET SYS_CLK A_REG_ADDR B_REG_ADDR C_REG_ADDR DATA_BN(IS:0) DATA_BN(IS:0) DATA_BN(IS:0) DATA_BN(IATCH DATA_OUT_LATCH C_REG_LATCH COS_SIN_READY	3200000	3400000	3690000 2 3 3 3 3 3 3 3 6 68 6 5 50	3800000	
Δ Δ	SYS_RESET SYS_CLK A_REG_ADDR B_REG_ADDR C_REG_ADDR DATA_BN(IS:0) DATA_BN(IS:0) DATA_BN(IS:0) DATA_BN(IATCH DATA_OUT_LATCH C_REG_LATCH COS_SIN_READY COS_SIN_GO	3200000	3400000	3690000 2 3 3 3 3 3 3 3 6048 6C50	3800000	
Δ Δ	SYS_RESET SYS_CLK A_REG_ADDR B_REG_ADDR C_REG_ADDR DATA_BN(15:0) DATA_BN(15:0) DATA_BN(15:0) DATA_BN(15:0) DATA_BN(14) CATA_BN(14) CHACLER CATA_BN(14)	3200000		3690000 2 2 3 3 3 3 3 3 3 5 6 8 6 5 5 5 6 5 5 6 5 5 6 5 5 6 7 5 5 7 7 7 7	3800000	
Δ Δ	SYS_RESET SYS_RESET SYS_CLK A_REG_ADDR D_REG_ADDR C_REG_ADDR DATA_IN(15:0) DATA_IN(15:0) DATA_IN(15:0) DATA_IN(14:0) DATA_IN(15:0) DATA_IN(14:0) DATA_IN(14:0) DATA_IN(15:0) DATA_IN(14:0) DATA_IN(15:0) DATA_IN(15:0) DATA_IN(15:0) DATA_IN(15:0) DATA_IN(14:0) DATA_IN(15:0) DATA_IN(15:0) DATA_IN(14:0) DATA_IN(15:0) DATA_IN(14:0) DATA_IN(14:0) DATA_IN(15:0) DATA_IN(14:0)	3200000		3690000 2 2 3 3 3 3 3 3 5 6 48 6 5 5 5 9 48 6 5 5 9 48 7 5 5 9 48 7 5 9 48 7 7 9 48 7 9 48 7 9 9 48 7 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9		
Δ ۵	SYS_RESET SYS_RESET SYS_CLK A_REG_ADDR D_REG_ADDR C_REG_ADDR DATA_N(15:0) DATA_	3200000		3660000 2 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3		
Δ Δ	SYS_RESET SYS_RESET SYS_GLK A_REG_ADDR C_REG_ADDR C_REG_ADDR DATA_M(IS:0) DATA_N(IS:0) DATA_NLATCH DATA_OUT_LATCH DATA_OUT_LATCH C_REG_LATCH COS_SNLREADY COS_SNLREADY COS_SNLREADY COS_SNLSEL ADDER_GO ADDER_SEL ADDER_DONE	3200000		3690000 2 3 3 3 3 3 3 3 3 5 5 5 5 5 5 5 5 5 5 5		
Δ Δ	SYS_RESET SYS_RESET SYS_GLK A_REG_ADDR C_REG_ADDR C_REG_ADDR DATA_M(IS:0) DATA_N(IS:0) DATA_N(IS:0) DATA_NLATCH DATA_OUT_LATCH C_REG_LATCH COS_SNLREADY COS_SNLRE	3200000		3660000 2 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3		
A 4	SYS_RESET SYS_CLK A_REG_ADDR B_REG_ADDR C_REG_ADDR DATA_INIIS:09 DATA_INIIS:09 DATA_OUT(IS:09 DATA_OUT(IS:09 DATA_OUT_LATCH DATA_OUT_LATCH C_REG_LATCH COB_SIN_READY COS_S	3200000		3690000 2 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3		
Δ Δ Δ Δ	SYS_RESET SYS_CLK A_REG_ADDR B_REG_ADDR C_REG_ADDR DATA_MILSOP DATA_MILSOP DATA_OUT(15:0) DATA_OUT(15:0) DATA_OUT_LATCH DATA_OUT_LATCH C_REG_LATCH COS_SIN_READY COS_SIN_READY COS_SIN_READY COS_SIN_READY COS_SIN_READY COS_SIN_READY COS_SIN_READY COS_SIN_READY COS_SIN_READY ADDER_CO ADDER_COME MULT_GO MULT_CONE COS_SIN_WAT(2.0)	3200000		3600000 2 2 3 3 3 3 3 0048 FCS0 U U 2 2 2 2 2 2 2 2 2 2 2 2 2		
Δ Δ Δ Δ Δ	SYS_RESET SYS_CLK A_REG_ADDR B_REG_ADDR C_REG_ADDR DATA_MILSOP DATA_OUT(15:0) DATA_OUT(15:0) DATA_OUT(15:0) DATA_OUT(15:0) DATA_OUT(15:0) DATA_OUT(15:0) DATA_OUT(15:0) COS_SIN_READY COS_SIN_READY COS_SIN_READY COS_SIN_READY COS_SIN_READY COS_SIN_READY COS_SIN_READY COS_SIN_READY COS_SIN_READY ADDER_COME MULT_GO MULT_GO ROM_ADDR(12:0) ROM_ADDR(12:0)	3200000		3660000 2 2 3 3 3 3 3 008 FCS0 FCS0 U		
<u>A</u> A A A A A A A A A A A A A A A A A A	SYS_RESET SYS_CLK A_REG_ADDR B_REG_ADDR C_REG_ADDR DATA_M(15:9) DATA_M(15:9) DATA_OUT(15:9) DATA_OUT(15:9) DATA_OUT_LATCH C_REG_LATCH COS_SNL_READY COS_SNL_REA	3200000	3400000	3690000 2 2 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3	3 B00 000	
A A A A A A A A A A A A A A A A A A A	SYS_RESET SYS_CLK A_REG_ADDR B_REG_ADDR C_REG_ADDR DATA_M(15:0) DATA_M(15:0) DATA_M(15:0) DATA_M(15:0) DATA_M(15:0) DATA_M(15:0) DATA_M(15:0) DATA_M(15:0) COS_SN_GO COS_SN_GO COS_SN_SEL ADDER_OO ADDER_SEL ADDER_DONE MULT_GO NULT_GO ROM_ADDR(12:0) ROM_ADDR(12:0) ROM_ADDR(12:0) ROM_ADDR(12:0)	3200000	3400000	3690000 2 2 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3	3 B00 000	
4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	SYS_RESET SYS_CLK A_REG_ADDR B_REG_ADDR C_REG_ADDR DATA_M(15:0) DATA_M(15:0) DATA_M(15:0) DATA_M(15:0) DATA_M(14TCH C_REG_LATCH COS_SM_REA COS_SM_REA DOER_GO ADDER_GO ADDER_SEL ADDER_GO MULT_GO MULT_GO ROM_ADDR(12:0) R	3200000	3400000	3690000 2 2 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3	3 B00 000	
A A A A A A A A A	SYS_RESET SYS_CLK A_REG_ADDR B_REG_ADDR C_REG_ADDR DATA_M(15:0) DATA_M(15:0) DATA_M(15:0) DATA_M(15:0) DATA_M(14TCH C_REG_LATCH COS_SM_REA ADDER_OO ADDER_GO ADDER_GO ADDER_SEL ADDER_GO MULT_GO MULT_GO MULT_GO ROM_ADDR(12:0) ROM_ADDR(	3200000	3400000	3660000 2 2 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3	3 B00 000	
	SYS_RESET SYS_CLK A_REG_ADDR B_REG_ADDR C_REG_ADDR DATA_M(15:0) DATA_M(15:0) DATA_M(15:0) DATA_M(14TCH DATA_OUT_LATCH C_REG_LATCH COS_SML_READY COS_SML_SEL ADDER_OO ADDER_OO ADDER_SEL ADDER_DOME MULT_GO MULT_GO MULT_GO ROM_ADDR(12:0)	3200000	3400000	3690000 2 3 3 3 3 3 3 3 3 3 3 3 4 5 5 5 5 5 5 5 5	3 B00 000	



	9600000	9800000	1000000	10200000
SYS_RESET	และสมเสรรรมและสวรรมสาวารสินและเปลี่มนตรงสังเอรารส์ และสุรัส - 1 - มีและหวัสเหตรรรมีแหน่งหวัดสีมาระการสำ			
SYS_CLK			a har har and har	
A_REG_ADDR			2	
B_REG_ADOR		3	Name and the statement of	
C_REG_ADOR			31	
DATA_IN(15/0)			0048	
	)	FC50		
DATA_IN_LATO	H			
DATA_CUT_LA	CH	name a standard a standar famou a sana, a sana ( ) - (	en van de la secolarista de vers ( ) van operator a secolaria en anas haben van de secolaria. An	
C_REG_LATCH				
COS_BIN_REA	······································			₩₩₩₩₩₩₩₩₩₩₩₩₩₩₩₩₩₩₩₩₩₩₩₩₩₩₩₩₩₩₩₩₩₩₩₩
COS_SIN_GO		Beneric and an and a second	14	
COS_SIN_SEL	W. M. Constant and the subscription of a subscription of the subsc		<u> </u>	and the second
ADDER_GO			and the second	
ADDERLISEL				
ADDER_DONE			an 18 - 19 - 19 - 19 - 19 - 19 - 19 - 19 -	
MULT_GO			Г	
MALT_DONE	مىمىرىمىرى بۇرۇنىن ئېرىكى بىرىمىيىتى <u>ئىرىنى بىرى بىرىمى بىرىمىرىمىيە بىرىمىيە بىرىمىيە</u>			and the second second of the second
COS_SIN_WAT	(5.0)	e a na ann an bhann an an an an an ann an ann an ann an	/ 	and the second secon
E- ROM_ADDRIN				and a second
BON_DATA(15	0+			
t> MUX_SEL(1.0)	namenan, er senseste segt hanninger. Hill et som det det sek som att förstattationalt			LIOVENIT
INSTRUCTION				
AEGI	المحافظ والمحافظ والمحافظ والمحافظ والمحافظ المحافظ المحافظ والمحافظ والمحافظ والمحافظ والمحافظ والمحافظ والمحافظ	<b>21</b> איריליניין איל או לבולניים ולבי <mark>ים ביו בנול איל אורי</mark> איליים.	waa ahaa mada ahaa ahaa ahaa ahaa ahaa ah	san a buyu <del>sanadan ang ang ang ang ang ang ang ang ang a</del>
REG2		and a second	n an	and the second secon
REGO			3 Andre and a second s	
- كان الحدد كان المحيد محيوه والم	10400000	10600000	1080000	
MAR DENET				
ata_mcal i			and the second secon	
375_ALSE1	<u>.</u>			
SYS_CLK			2	
ars_reg_adda	3 4 5		2 10 11	12 13 14 15 18
SYS_CLK A_REG_ADDR B_REG_ADDR C_REG_ADDR	3 4 5	6 7 8 0	2 10 11 1 31 MMB	12 13 14 16 16
375_ALSE1 375_ALSE1 375_CLK A_REG_ADDR B_REG_ADDR C_REG_ADDR C_REG_ADDR			2 31 0048 0050 FC59	
ats_neset           sys_clk           A_REG_ADOR           B_REG_ADOR           C_REG_ADOR           C_REG_ADOR           DATA_IN(15:0)           C_DATA_OUT(15:0)	3 4 5 	6 7 8 0	2 31 0048 0050 FC50	12 13 14 16 10 00000
375_RESET 375_RESET 375_CLK A_REG_ADOR B_REG_ADOR C_REG C_REG	7)		2 38 19 11 31 0048 0050 FC50	
375_RESET 375_RESET 375_CLK A_REG_ADDR B_REG_ADDR C_REG_ADDR C_REG_ADDR C_REG_ADDR C_REG_ADDR C_REG_ADDR C_REG_ADDR DATA_OUT(15.0)	3 4 5 3 4 5 		2 10 11 31 0048 0050 FC50	
375_RESET 375_RESET 375_CLK A_REG_ADDR B_REG_ADDR C_REG_ADDR C_REG_ADDR C_REG_ADDR C_REG_LATCO C_REG_LATCO C_REG_LATCO C_REG_LATCO	2) 4 5 3 4 5 		2 10 11 31 0048 0050 FC50	
SYS_CLK SYS_CLK A_REG_ADDR B_REG_ADDR C_REG_ADDR C_REG_ADDR C_REG_ADDR C_REG_LATCI C_REG_LATCI CDR_SIN_REA COR_SIN_REA	3 4 5 3 4 5 1 0048 N TCH		2 10 11 31 0048 0050 FC50	
SYS_CLK SYS_CLK A_REG_ADDR B_REG_ADDR C_REG_ADDR C_REG_ADDR C_REG_ADDR C_REG_ATCH C_REG_LATCH CDS_SNLREA CDS_SNLREA CDS_SNLREA	3 4 5 3 4 5 0046 H TCH		2 2 10 11 31 0048 0050 FCS0 10050 FCS0	
SYS_CLK SYS_CLK A_REG_ADDR B_REG_ADDR C_REG_ADDR C_REG_ADDR D DATA_UN(15:9) D DATA_UN(15:9) D DATA_UN(15:9) D DATA_UN(15:9) C_REG_LATCI COS_SNL_GO COS_SNL_GO COS_SNL_SEL ANGED CD	3 4 5 3 4 5 0040		2 10 11 31 0048 0050 FC50 U	
SYS_CLK SYS_CLK A_REG_ADDR B_REG_ADDR C_REG_ADDR C_REG_ADDR D DATA_UN(15:9) D DATA_U	3 4 5 3 4 5 1 0046 N TCH		2 19 11 31 00-R	
ars_neset sys_CLK A_REG_ADDR B_REG_ADDR C_REG_ADDR C_REG_ADDR C_REG_ADDR D DATA_UN(16:3) D DATA_UN(16:3) D DATA_UN(16:3) D DATA_UN(16:3) D DATA_UN(16:3) D DATA_UN(16:3) C REG_LATCI COS_SIN_SEL ADDER_SEL ADDER_SEL	3 4 5 3 4 5 		2 10 11 31 00-R	
ATA_NESET SYS_CLK A_REG_ADDR C_REG_ADDR C_REG_ADDR DATA_IN(15:3) DATA_IN(15:3) DATA_IN(15:3) DATA_OUT(15) DATA_OUT(15) DATA_IN(15:3) DATA_OUT(15) C_REG_LATCI COS_SIN_REA COS_SIN_SEL ADDER_GO ADDER_SEL ADDER_COME	з 4 5 3 4 5 - 0048 М ТСН		2 31 0048 0050 FC50 U	
ATA_MEDET SYS_CLK A_REG_ADDR C_REG_ADDR C_REG_ADDR DATA_IN(15:3) DATA_IN(15:3) DATA_OUT(15) DATA_OUT(15) DATA_OUT(15) C_REG_LATCI CDS_SIN_REA CDS_SIN_REA CDS_SIN_SEL ADDER_GO ADDER_SEL ADDER_COME	з 4 5 3 4 5 - 0048 М тсн		2 31 0048 0050 FC50 U	
ATA_NESET SYS_CLK A_REG_ADDR B_REG_ADDR C_REG_ADDR C_REG_ADDR DATA_UN(15:0) DATA_UN(15:0) DATA_UN(15:0) DATA_UN(15:0) DATA_UN(15:0) C_REG_LATCI CDS_SIN_SEL ADDER_GO ADDER_SEL ADDER_SEL ADDER_OONE MULT_GO MULT_GO	27 4 5 3 4 5 		2 31 0048 0050 FC50 U	
ATA_MEDET SYS_CLK A_REG_ADDR C_REG_ADDR C_REG_ADDR C_REG_ADDR DATA_IN(15:9) DATA_OUT(15) DATA_OUT(15) DATA_OUT(15) DATA_OUT(15) C_REG_LATCI CDS_SN_REA CDS_SN_REA ADDER_GO ADDER_GO ADDER_SEL ADDER_COME MULT_GO MULT_COME D_ CDS_SN_WAI	27 17 17 17 17 17 17 17 17 17 1		2 31 31 0048 0050 FC50 U U U 1005	
ATA_NESET SYS_CLK A_REG_ADDR B_REG_ADDR C_REG_ADDR C_REG_ADDR DATA_UN(15:0) DATA_OUT(15) DATA_OUT(15) DATA_OUT(15) DATA_OUT_LATA C_REG_LATCH CDS_SN_REA CDS_SN_REA CDS_SN_SEL ADDER_GO ADDER_SEL ADDER_SEL ADDER_SEL ADDER_SEL ADDER_SEL ADDER_SEL ADDER_SEL ADDER_SEL ADDER_SEL ADDER_SEL ADDER_SEL ADDER_SEL ADDER_SEL ADDER_SEL ADDER_SEL ADDER_SEL ADDER_SEL	3     4     5       9     •     0048       H     •     •       TCH     •     •       27     •     •       27     •     •       27     •     •       28     •     •       1     •     •       1     •     •       27     •     •       28     •     •       1     •     •		2 31 31 00-18 00-50 FC50 U U U V V V V V V V V V V V V V	
atto_nesset           stys_cl.k           a.reg_addra           b.reg_addra           c_reg_addra           c_reg_addra           c_reg_addra           c_reg_addra           c_reg_addra           c_reg_addra           cata_out(is)           cata_out(is)           cata_out(is)           cata_out(is)           cata_out(is)           cata_out(is)           cata_out(is)           cata_out(is)           cos_sm.get           adder,go           adder,set           adder,set           adder,con           mult_con           cos_sn.wat           cos_sn.wat           cos_sn.wat           cos_sn.wat           cos_sn.data(i)	3     4     5       9     -     0040       H     -     -       TCH     -     -       XY     -     -       XY     -     -       SY     -     -		2 2 10 11 31 0048 0050 FC50 U U U U V V V V V V V V V V V V V	
ATA_MEDEL SYS_CLK A_REG_ADDR B_REG_ADDR C_REG_ADDR C_REG_ADDR C_REG_ADDR C_REG_ATCH C_REG_LATCH CDS_SN_RCA CDS_SN_SEL ADDER_GO ADDER_SEL ADDER_SEL ADDER_OONE MALT_GO MALT_OONE COS_SN_WAN D_ ROM_ADDR(1) C_RCM_DATA(2) D_ ROM_DATA(2) D_ ROM_DATA(2) D	3     4     5       9     0.048       In       Inch       Inch <th></th> <th>2 10 11 31 0048 0050 FC50 U U U U V V V V V V V V V V V V V</th> <th></th>		2 10 11 31 0048 0050 FC50 U U U U V V V V V V V V V V V V V	
AVE_NEEL SYS_CLK A_REG_ADDR B_REG_ADDR C_REG_ADDR C_REG_ADDR C_REG_ADDR C_REG_ATCI CATA_IN(15:9) C_DATA_IN(15:9) C_DATA_OUT(15) DATA_OUT(15) C_DATA_OUT(15) C_DATA_OUT(15) C_DS_SN_REL ADDER_GO ADDER_SEL	3     4     5       9     0.048       In       Inch       Inch <th></th> <th>2 19 11 31 0048 0050 FC59 U U U U V V V V V V V V V V V V V</th> <th></th>		2 19 11 31 0048 0050 FC59 U U U U V V V V V V V V V V V V V	
<ul> <li>ats_MESET</li> <li>ats_MESE</li></ul>	3 4 5 3 4 5 0048 H TCH (2.0) (2		2 2 31 0048 0050 FCS9 0050 FCS9 0 0 0 0 0 0 0 0 0 0 0 0 0	
SYS_CLK SYS_CLK A_REG_ADDR B_REG_ADDR C_REG_ADDR C_REG_ADDR DATA_IN(15:9) DATA_IN(15:9) DATA_OUT(15) DATA_OUT(15) DATA_OUT(15) C_REG_IATCI CDS_SIN_SEL ADDER_GO ADDER_SEL ADDER_SEL ADDER_SEL ADDER_SEL ADDER_SEL DATA_OUE_CONE INIT_OONE D COS_SIN_WAI D ROM_ADDR(15) NUX_SEL(130) INSTRUCTION REG1 REG2 DCC2	3 4 5 3 4 5 0046 H TCH (2.0) (2		2 19 11 31 0048 0050 FCS0 U U U U U U U U U U U U U	







### **B.9** Control

#### **B.5.9** Control Model

- Proje - Filen - Othe - Date - Entit - Deve - Func - Limit - Histo - Last	ect: lame: r files required: : y/Architecture Name: eloper: stion: ations: ory: Analyzed On:	Thesis fkp.vhd all FKP files Oct 17 97 fkp_e/behavior Steve Parmley		
library use l	IEEE; EEE.std logic 1164.all;			
use W	ORK.reg_file_pkg.all;			
use W	ORK.microstore.all;			
entity f	ko eis			
port (	fkp cntprt7 clock	:	in	std_ulogic;
P (	fkp cntprt6 reset	:	in	std_ulogic;
	fkp cntprt5 strobe	:	in	std_ulogic;
	fkp cntprt4 ready	:	out	std_ulogic;
	fkp cntprt3 day	:	out	std_ulogic;
	fkp_cntprt2_dga	:	in	std_ulogic;
-	fkp cntprt1 dsv	:	in	std_ulogic;
-	fkp_cntprt0_dsa	:	out	std_ulogic;
	fkp_cmdprt6_cmd1	:	in	std_ulogic;
	fkp_cmdprt5_cmd0	:	in	std_ulogic;
	fkp_cmdprt4_a4	:	in	std_ulogic;
	fkp_cmdprt3_a3	:	in	std_ulogic;
	fkp_cmdprt2_a2	:	in	std_ulogic;
	fkp_cmdprt1_a1	:	in	std_ulogic;
	fkp_cmdprt0_a0	:	in	std_ulogic;
	fkp_data_in	:	in	std_ulogic_vector(15 downto 0);
	fkp_data_out	:	out	std_ulogic_vector(15 downto 0);
	fkp_rom_addr	:	out	std_ulogic_vector(12 downto 0);
	fkp_rom_data	:	in	<pre>std_ulogic_vector(15 downto 0));</pre>
end fk	De:			

architecture structural of fkp\_e is

-- SIGNALS signal sys\_reset, sys\_clk : std\_ulogic := '0'; signal a\_reg\_addr, b\_reg\_addr, c\_reg\_addr : addr; signal data\_in, data\_out : std\_ulogic\_vector(15 downto 0); signal data\_in\_latch, data\_out\_latch, c\_reg\_latch, cos\_sin\_ready : std\_ulogic; signal cos\_sin\_go, cos\_sin\_sel, adder\_go, adder\_sel, adder\_done : std\_ulogic; signal cos\_sin\_wait : std\_ulogic\_vector(2 downto 0); signal rom\_addr : std\_ulogic\_vector(12 downto 0); signal rom\_data : std\_ulogic\_vector(15 downto 0); signal mux\_sel : std\_ulogic\_vector(1 downto 0);

type opcode is (illegal, movein, moveout, move, cosine, sine, addition, subtraction, multiplication);



signal instruction : opcode; signal reg1, reg2, reg3 : addr;

signal state : integer;

#### - COMPONENTS component fkp\_core\_e std\_ulogic; in port (fkp\_core\_clk : : in std\_ulogic; fkp\_core\_reset std\_ulogic\_vector(15 downto 0); fkp\_core\_data\_in : in : std\_ulogic\_vector(15 downto 0); fkp\_core\_data\_out out fkp\_core\_data\_in\_latch std\_ulogic; in : fkp\_core\_data\_out\_latch : std\_ulogic; in fkp\_core\_c\_reg\_latch ; in std\_ulogic; addr; fkp core c reg addr : in addr; fkp\_core\_a\_reg\_addr : in addr; fkp\_core\_b\_reg\_addr : in : std\_ulogic; fkp\_core\_cos\_sin\_ready out std\_ulogic; : in fkp core cos sin go : std\_ulogic; in fkp\_core\_cos\_sin\_sel fkp\_core\_cos\_sin\_wait std\_ulogic\_vector(2 downto 0); : in std\_ulogic\_vector(12 downto 0); fkp\_core\_rom\_addr : out std\_ulogic\_vector(15 downto 0); fkp\_core\_rom\_data : in std\_ulogic; : in fkp\_core\_adder\_go std ulogic; fkp\_core\_adder\_sel : in std\_ulogic; fkp\_core\_adder\_done : out : std\_ulogic; fkp\_core\_mult\_go in std\_ulogic; fkp\_core\_mult\_done : out fkp\_core\_mux\_sel : in std\_ulogic\_vector(1 downto 0)); end component;

begin

U1 : fkp\_core\_e PORT MAP (sys\_clk, sys\_reset, data\_in, data out. data\_in\_latch, data out latch, c\_reg\_latch, c\_reg\_addr, a\_reg\_addr, b\_reg\_addr, cos\_sin\_ready, cos\_sin\_go, cos\_sin\_sel, cos\_sin\_wait, rom\_addr, rom\_data, adder\_go, adder\_sel, adder\_done, mult\_go, mult\_done, mux\_sel);

controller : process

variable r1 : integer; begin

sys\_clk <= fkp\_cntprt7\_clock;

-- system wide reset ?



if fkp\_cntprt6\_reset = '1' then

```
sys_reset <= '1':
          wait until sys_clk'event and sys_clk='1';
          sys_reset <= '1';
          state <= 0:
          fkp_cntprt4_ready <= '1';
          fkp_cntprt3_dgv <= '0';
end if;
- ready to accept command
if state = 0 then
            - either set, get, or run
          if fkp_cntprt5_strobe = '1' then
                     - set
                     if fkp_cmdprt6_cmd1='0' and fkp_cmdprt5_cmd0='0' then
                                - set not ready flag
                               fkp_cntprt4_ready <= '0';
                                - set the register designated by the a4-a0 bits to
                                - the data from the input data bus
                               - MOVE IN
                               instruction <= movein;
                                data_in <= fkp_data_in;
                                -- transform bits to integer
                                r1 := 0;
                                if fkp_cmdprt4_a4 = '1' then
                                          r1 := r1 + 16;
                                end if;
                                if fkp_cmdprt3_a3 = '1' then
                                          r1 := r1 + 8;
                                end if;
                                if fkp_cmdprt2_a2 = '1' then
                                          r1 := r1 + 4;
                                end if;
                                if fkp_cmdprt1_a1 = '1' then
                                          r1 := r1 + 2;
                                end if;
                                if fkp_cmdprt0_a0 = '1' then
                                          r1 := r1 + 1;
                                end if:
                                - set target register
                                reg1 <= r1;
                                wait until sys_clk'event and sys_clk='1';
                                move_in(reg1,sys_clk,mux_sel,c_reg_addr,data_in_latch,c_reg_latch);
                                - END MOVE IN
                                wait until fkp_cntprt5_strobe = '0';
                                - set ready flag
                                fkp_cntprt4_ready <= '1';
                      - get
                      elsif fkp_cmdprt6_cmd1='0' and fkp_cmdprt5_cmd0='1' then
                                - set not ready flag
                                fkp_cntprt4_ready <= '0';
                                - get the register designated by the a4-a0 bits to
                                - the data from the input data bus
                                - MOVE OUT
```



instruction <= moveout;

- transform bits to integer r1 := 0; if fkp\_cmdprt4\_a4 = '1' then r1 := r1 + 16; end if: if fkp\_cmdprt3\_a3 = '1' then r1 := r1 + 8; end if; if fkp\_cmdprt2\_a2 = '1' then r1 := r1 + 4; end if; if fkp\_cmdprt1\_a1 = '1' then r1 := r1 + 2; end if; if fkp\_cmdprt0\_a0 = '1' then r1 := r1 + 1; end if:

-- set target register reg1 <= r1;</p>

wait until sys\_clk'event and sys\_clk='1'; move\_out(reg1,sys\_clk,b\_reg\_addr,data\_out\_latch); -- END MOVE OUT

fkp\_data\_out <= data\_out;

-- let user know data is valid fkp\_cntprt3\_dgv <= '1';

wait until fkp\_cntprt2\_dga ='1'; - user has data

-- release dgv fkp\_cntprt3\_dgv <= '0';

wait until fkp\_cntprt5\_strobe = '0';

- set ready flag
fkp\_cntprt4\_ready <= '1';</pre>

-- run

elsif fkp\_cmdprt6\_cmd1='1' and fkp\_cmdprt5\_cmd0='0' then -- set not ready flag fkp\_cntprt4\_ready <= '0';

- ASSUME that the 5 constansts are located in r2,r3,r4,r5,r6
- ASSUME that the 4 angles are located in r7,r8,r9,r10

- this was accomplished using the set function

- See table 4.4b of Thesis for order of operations

- \*\*\*\* STEP 2 \*\*\*\*



```
-- desc: reg 11 = cos of theta 1
instruction <= cosine;
reg1 <= 11;
reg2 <= 7;
wait until sys_clk'event and sys_clk='1';
cos(reg1,reg2, sys_clk,cos_sin_ready,cos_sin_sel,a_reg_addr,
          c_reg_addr, mux_sel,cos_sin_go,c_reg_latch);
-- **** STEP 3 ****
- desc: reg 12 = sin of theta 2
instruction <= sine;
reg1 <= 12;
reg2 <= 8:
wait until sys_clk'event and sys_clk='1';
sin(reg1,reg2, sys_clk,cos_sin_ready,cos_sin_sel,a_reg_addr,
          c_reg_addr, mux_sel,cos_sin_go,c_reg_latch);
- **** STEP 4 ****
- desc: reg 13 = cos of theta 2
instruction <= cosine;
reg1 <= 13;
reg2 <= 8;
wait until sys_clk'event and sys_clk='1';
cos(reg1,reg2, sys_clk,cos_sin_ready,cos_sin_sel,a_reg_addr,
          c_reg_addr, mux_sel,cos_sin_go,c_reg_latch);
- **** STEP 5 ****
-- desc: reg 14 = theta 2 + theta 3
instruction <= addition;
reg1 <= 14;
reg2 <= 8;
reg3 <= 9;
wait until sys clk'event and sys_clk='1';
add(reg1,reg2,reg3,sys_clk,adder_done,a_reg_addr,b_reg_addr,c_reg_addr,
          adder_sel,mux_sel,adder_go,c_reg_latch);
- **** STEP 6 ****
-- desc: reg 15 = sin of theta 2+3
instruction <= sine;
reg1 <= 15;
reg2 <= 14;
wait until sys_clk'event and sys_clk='1';
sin(reg1,reg2, sys_clk,cos_sin_ready,cos_sin_sel,a_reg_addr,
          c_reg_addr, mux_sel,cos_sin_go,c_reg_latch);
- **** STEP 7 ****
- desc: reg 16 = cos of theta 2+3
instruction <= cosine;
reg1 <= 16;
reg2 <= 14;
wait until sys_clk'event and sys_clk='1';
cos(reg1,reg2, sys_clk,cos_sin_ready,cos_sin_sel,a_reg_addr,
          c_reg_addr, mux_sel,cos_sin_go,c_reg_latch);
- **** STEP 8 ****
-- desc: reg 14 = theta 2 + theta 3 + theta 4
instruction <= addition;
reg1 <= 14:
reg2 <= 14;
reg3 <= 10;
wait until sys_clk'event and sys_clk='1';
add(reg1,reg2,reg3,sys_clk,adder_done,a_reg_addr,b_reg_addr,c_reg_addr,
           adder_sel,mux_sel,adder_go,c_reg_latch);
```

- \*\*\*\* STEP 9 \*\*\*\*



```
-- desc: reg 22 = sin of theta 2+3+4
instruction <= sine;
reg1 <= 22;
reg2 <= 14;
wait until sys_clk'event and sys_clk='1';
sin(reg1,reg2, sys_clk,cos_sin_ready,cos_sin_sel,a_reg_addr,
          c_reg_addr, mux_sel,cos_sin_go,c_reg_latch);
- **** STEP 10 ****
-- desc: reg 25 = cos of theta 2+3+4
instruction <= cosine;
reg1 <= 25;
reg2 <= 14:
wait until sys_clk'event and sys_clk='1';
cos(reg1,reg2, sys_clk,cos_sin_ready,cos_sin_sel,a_reg_addr,
          c reg_addr, mux_sel,cos_sin_go,c_reg_latch);
- **** STEP 11 ****
- desc: reg 20 = \cos(th1) \cdot \cos(th2+th3+th4)
instruction <= multiplication;
reg1 <= 20;
reg2 <= 11;
reg3 <= 25;
wait until sys_clk'event and sys_clk='1';
mult(reg1,reg2,reg3,sys_clk,mult_done,a_reg_addr,b_reg_addr,c_reg_addr,
          mux_sel, mult_go, c_reg_latch);
- **** STEP 12 ****
- desc: reg 21 = sin (th1) * cos (th2+th3+th4)
instruction <= multiplication;
reg1 <= 21;
reg2 <= 26;
reg3 <= 25;
wait until sys_clk'event and sys_clk='1';
mult(reg1,reg2,reg3,sys_clk,mult_done,a_reg_addr,b_reg_addr,c_reg_addr,
          mux_sel, mult_go, c_reg_latch);
- **** STEP 13 ****
-- desc: reg 23 = cos (th1) * sin (th2+th3+th4)
instruction <= multiplication;
reg1 <= 23;
reg2 <= 11;
reg3 <= 22;
wait until sys_clk'event and sys_clk='1';
mult(reg1,reg2,reg3,sys_clk,mult_done,a_reg_addr,b_reg_addr,c_reg_addr,
           mux_sel, mult_go, c_reg_latch);
- **** STEP 14 ****
- desc: reg 23 = -(cos(th1) * sin(th2+th3+th4)
instruction <= subtraction;
reg1 <= 23;
reg2 <= 0;
reg3 <= 23;
wait until sys_clk'event and sys_clk='1';
sub(reg1,reg2,reg3,sys_clk,adder_done,a_reg_addr,b_reg_addr,c_reg_addr,
           adder_sel,mux_sel,adder_go,c_reg_latch);
- **** STEP 15 ****
-- desc: reg 24 = sin (th1) * sin (th2+th3+th4)
instruction <= multiplication;
reg1 <= 24;
reg2 <= 26:
reg3 <= 22;
wait until sys_clk'event and sys_clk='1';
mult(reg1,reg2,reg3,sys_clk,mult_done,a_reg_addr,b_reg_addr,c_reg_addr,
```



mux\_sel, mult\_go, c\_reg\_latch);

```
- **** STEP 16 ****
- desc: reg 24 = -(sin(th1) * sin(th2+th3+th4)
instruction <= subtraction;
reg1 <= 24;
reg2 <= 0;
reg3 <= 24;
wait until sys_clk'event and sys_clk='1';
sub(reg1,reg2,reg3,sys_clk,adder_done,a_reg_addr,b_reg_addr,c_reg_addr,
          adder_sel,mux_sel,adder_go,c_reg_latch);
- **** STEP 17 ****
- desc: reg 27 = -(cos(th1))
instruction <= subtraction;
reg1 <= 27;
reg2 <= 0;
reg3 <= 11;
wait until sys_clk'event and sys_clk='1';
sub(reg1,reg2,reg3,sys_clk,adder_done,a_reg_addr,b_reg_addr,c_reg_addr,
          adder_sel,mux_sel,adder_go,c_reg_latch);
-- **** STEP 18 ****
-- desc: reg 28 = 0
instruction <= addition;
rea1 <= 28;
reg2 <= 0;
reg3 <= 0;
wait until sys_clk'event and sys_clk='1';
sub(reg1,reg2,reg3,sys_clk,adder_done,a_reg_addr,b_reg_addr,c_reg_addr,
          adder_sel,mux_sel,adder_go,c_reg_latch);
-- **** STEP 19 ****
-- desc: reg 17 = a2 * cos (th2)
instruction <= multiplication;
reg1 <= 17;
reg2 <= 4;
reg3 <= 13;
wait until sys_clk'event and sys_clk='1';
mult(reg1,reg2,reg3,sys_clk,mult_done,a_reg_addr,b_reg_addr,c_reg_addr,
           mux_sel, mult_go, c_reg_latch);
- **** STEP 20 ****
-- desc: reg 18 = a3 * cos (th2+th3)
instruction <= multiplication;
 reg1 <= 18;
reg2 <= 5;
 reg3 <= 16;
wait until sys_clk'event and sys_clk='1';
 mult(reg1,reg2,reg3,sys_clk,mult_done,a_reg_addr,b_reg_addr,c_reg_addr,
           mux_sel, mult_go, c_reg_latch);
 - **** STEP 21 ****
 - desc: reg 17 = a2*cos(th2) + a3*cos(th2+th3)
 instruction <= addition;
 reg1 <= 17;
 reg2 <= 17;
 reg3 <= 18;
 wait until sys_clk'event and sys_clk='1';
 sub(reg1,reg2,reg3,sys_clk,adder_done,a_reg_addr,b_reg_addr,c_reg_addr,
           adder_sel,mux_sel,adder_go,c_reg_latch);
 - **** STEP 22 ****
 - desc: reg 17 = a1 + a2*cos(th2) + a3*cos(th2+th3)
```

instruction <= addition;



```
reg1 <= 17;
reg2 <= 17;
reg3 <= 3;
wait until sys_clk'event and sys_clk='1';
sub(reg1,reg2,reg3,sys_clk,adder_done,a_reg_addr,b_reg_addr,c_reg_addr,
          adder_sel,mux_sel,adder_go,c_reg_latch);
- **** STEP 23 ****
-- desc: reg 18 = cos(th1) * (a1 + a2*cos(th2) + a3 * cos (th2+th3))
instruction <= multiplication;
reg1 <= 18;
reg2 <= 17;
reg3 <= 11;
wait until sys_clk'event and sys_clk='1';
mult(reg1,reg2,reg3,sys_clk,mult_done,a_reg_addr,b_reg_addr,c_reg_addr,
          mux sel, mult_go, c_reg_latch);
- **** STEP 24 ****
- desc: reg 29 = a0 + cos(th1)*(a1 + a2*cos(th2) + a3*cos(th2+th3)
instruction <= addition;
reg1 <= 29;
reg2 <= 18;
reg3 <= 2;
wait until sys_clk'event and sys_clk='1';
sub(reg1,reg2,reg3,sys_clk,adder_done,a_reg_addr,b_reg_addr,c_reg_addr,
          adder_sel,mux_sel,adder_go,c_reg_latch);
- **** STEP 25 ****
- desc: reg 30 = sin(th1) * (a1 + a2*cos(th2) + a3 * cos (th2+th3))
instruction <= multiplication;
reg1 <= 30;
reg2 <= 17;
reg3 <= 26;
wait until sys_clk'event and sys_clk='1';
mult(reg1,reg2,reg3,sys_clk,mult_done,a_reg_addr,b_reg_addr,c_reg_addr,
          mux_sel, mult_go, c_reg_latch);
- **** STEP 26 ****
-- desc: reg 19 = a2*sin(th2)
instruction <= multiplication;
reg1 <= 19;
reg2 <= 4;
reg3 <= 12;
wait until sys_clk'event and sys_clk='1';
mult(reg1,reg2,reg3,sys_clk,mult_done,a_reg_addr,b_reg_addr,c_reg_addr,
          mux_sel, mult_go, c_reg_latch);
-- **** STEP 27 ****
- desc: reg 31 = a3 * sin (th2+th3))
instruction <= multiplication;
reg1 <= 31;
reg2 <= 5;
reg3 <= 15;
wait until sys_clk'event and sys_clk='1';
mult(reg1,reg2,reg3,sys_clk,mult_done,a_reg_addr,b_reg_addr,c_reg_addr,
          mux_sel, mult_go, c_reg_latch);
-- **** STEP 28 ****
- desc: reg 31 = a2 * sin(th2) + a3 * sin (th2+th3))
instruction <= addition;
reg1 <= 31;
reg2 <= 31:
reg3 <= 19;
wait until sys_clk'event and sys_clk='1';
mult(reg1,reg2,reg3,sys_clk,mult_done,a_reg_addr,b_reg_addr,c_reg_addr,
```



mux\_sel, mult\_go, c\_reg\_latch);

- \*\*\*\* STEP 29 \*\*\*\*
- desc: reg 31 = a2 \* sin(th2) + a3 \* sin (th2+th3)) + d1
instruction <= addition;
reg1 <= 31;
reg2 <= 31;
reg3 <= 6;
wait until sys\_clk'event and sys\_clk='1';
add(reg1,reg2,reg3,sys\_clk,adder\_done,a\_reg\_addr,b\_reg\_addr,c\_reg\_addr,
adder\_sel,mux\_sel,adder\_go,c\_reg\_latch);</pre>

wait until fkp\_cntprt5\_strobe = '0';

-- set ready flag
fkp\_cntprt4\_ready <= '1';</pre>

end if;

end if;

end process controller; end structural;



### Appendix C: XACTstep Synthesis Log File for Register File

ngdbuild -p xc4000e C:\exemplar\work\reg16\reg16.xnf xc4000e.ngd ngdbuild: version M1.3.7 Copyright (c) 1995-1997 Xilinx, Inc. All rights reserved.

Command Line: ngdbuild -p xc4000e C:\exemplar\work\reg16\reg16.xnf xc4000e.ngd

Launcher: Using rule XNF\_RULE Launcher: reg16.ngo being compiled because it does not exist Launcher: Running xnf2ngd from C:\exemplar\work\reg16\xproj\ver1\ Launcher: Executing xnf2ngd -p xc4000e -u "C:\exemplar\work\reg16\reg16\reg16.xnf" "reg16.ngo" xnf2ngd: version M1.3.7 Copyright (c) 1995-1997 Xilinx, Inc. All rights reserved. using XNF gate model reading XNF file "C:/exemplar/work/reg16/reg16.xnf" ... Writing NGO file "reg16.ngo" ... Launcher: "xnf2ngd" exited with an exit code of 0.

Reading NGO file "C:/exemplar/work/reg16/xproj/ver1/reg16.ngo" ... Reading component libraries for design expansion...

Running Timing Specification DRC... Timing Specification DRC complete with no errors or warnings.

Running Logical Design DRC... Logical Design DRC complete with no errors or warnings.

NGDBUILD Design Results Summary: 2148 total blocks expanded. Writing NGD file "xc4000e.ngd" ...

Writing NGDBUILD log file "xc4000e.bld" ...

NGDBUILD Done.

map -p xc4020e-3-hq208 -o map.ncd/xc4000e.ngd reg16.pcf
map: version M1.3.7
Copyright (c) 1995-1997 Xilinx, Inc. All rights reserved.
Reading NGD file "/xc4000e.ngd"
Using target part "4020ehq208-3".
MAP xc4000e directives:
Partname="xc4020e-3-hq208".
No Guide File specified.
No Guide Mode specified.
Covermode="area".
Coverlutsize=4.
Coverfgsize=4.
Perform logic replication.
Pack CLBs to 97%.
Processing logical timing constraints
Running general design DRC
Verifying F/HMAP validity based on pre-trimmed logic
Removing unused logic
Processing global clock buffers
WARNING:baste:24 - All of the external outputs in this design are using
slew-rate-limited output drivers. The delay on speed critical outputs can be
dramatically reduced by designating them as fast outputs in the original
design. Please see your vendor interface documentation for specific
information on how to do this within your design-entry tool.
Optimizing
Removed Logic Summary:



Design Summary:	
Number of warnings:	1
Number of errors:	0
Number of CLBs:	315 out of 784
Flops/latches:	224
4 input LUTs:	621
3 input LUTs:	183
Number of bonded IOBs:	63 out of 160
Number of clock IOBs:	1 out of 8
IO flops/latches:	32
Number of primary CLKs:	1 out of 4
Writing design file "map.ncd"	

par -w -l 4 -d 0 map.ncd reg16.ncd reg16.pcf PAR: Xilinx Place And Route M1.3.7. Copyright (c) 1995-1997 Xilinx, Inc. All rights reserved.

Constraints file: reg16.pcf

Placement level-cost: 4-1

Loading device database for application par from file "map.ncd". "reg16" is an NCD, version 2.27, device xc4020e, package hq208, speed -3 Loading device for application par from file '4020e.nph' in environment d:/xilinx.

Device speed data version: x1\_0.79 PRELIMINARY.

Device utilization summary:

Ю	63/224 63/160	28% used 39% bonded
LOGIC	315/784	40% used
	1/8	12% used
IOB	62/224	27% used
CLB	315/784	40% used
PRI-CLK	1/4	25% used

Starting initial Placement phase. REAL time: 13 secs Finished initial Placement phase. REAL time: 14 secs

Starting Constructive Placer. REAL time: 15 secs .

Placer score = 1081980 Placer score = 977380 Placer score = 886140 Placer score = 853480 Placer score = 783540 Placer score = 705220 Placer score = 634260 Placer score = 577740 Placer score = 486240 Placer score = 439200 Placer score = 375240 Placer score = 332160 Placer score = 298500 Placer score = 284400 Placer score = 271260 Placer score = 260940



Placer score = 255660 Placer score = 252840 Placer score = 248700 Placer score = 246900 Placer score = 245640 Placer score = 244680 Placer score = 244320 Placer score = 242160 Placer score = 241920 Placer score = 241140 Placer score = 240240 Placer score = 239220 Placer score = 238920 Placer score = 238560 Placer score = 237900 Finished Constructive Placer. REAL time: 11 mins 30 secs

Dumping design to file "reg16.ncd".

Starting Optimizing Placer. REAL time: 11 mins 31 secs Optimizing ...... Swapped 30 comps. Xilinx Placer [1] 235080 REAL time: 12 mins 40 secs Optimizing ..... Swapped 5 comps. Xilinx Placer [2] 234840 REAL time: 13 mins 45 secs Finished Optimizing Placer. REAL time: 13 mins 45 secs

Dumping design to file "reg16.ncd".

Total REAL time to Placer completion: 13 mins 47 secs Total CPU time to Placer completion: 13 mins 47 secs

0 connection(s) routed; 2231 unrouted. Starting router resource preassignment Completed router resource preassignment. Real time: 13 mins 49 secs Starting iterative routing. End of iteration 1 2231 successful: 0 unrouted: (0) real time: 14 mins Constraints are met. Power and ground nets completely routed. Dumping design to file "reg16.ncd". Starting cleanup End of cleanup iteration 1 2231 successful; 0 unrouted; (0) real time: 15 mins 17 secs Dumping design to file "reg16.ncd". Total CPU time 15 mins 18 secs Total REAL time: 15 mins 18 secs Completely routed. End of route. 2231 routed (100.00%); 0 unrouted. No errors found.

Total REAL time to Router completion: 15 mins 20 secs Total CPU time to Router completion: 15 mins 20 secs

Generating PAR statistics. Timing Score: 0

Dumping design to file "reg16.ncd".

All signals are completely routed.

Total REAL time to PAR completion: 15 mins 28 secs Total CPU time to PAR completion: 15 mins 28 secs



PAR done.

bitgen reg16.ncd -I -w -f bitgen.ut

Loading device database for application Bitgen from file "reg16.ncd". "reg16" is an NCD, version 2.27, device xc4020e, package hq208, speed -3 Loading device for application Bitgen from file '4020e.nph' in environment d:/xilinx.

BITGEN: Xilinx Bitstream Generator M1.3.7 Copyright (c) 1995-1997 Xilinx, Inc. All rights reserved.

Running DRC. DRC detected 0 errors and 0 warnings. Saving II file in "reg16.II". Creating bit map... Saving bit stream in "reg16.bit".

xcpy reg16.bit C:\exemplar\work\reg16\reg16.bit

xcpy reg16.II C:\exemplar\work\reg16\reg16.II



### Appendix D: Ironwood Electronics Adapter to IMS and FPGA Pinouts



41

42

43

44

45

46

47

M148

GND 49

MO 50

- 51

- 52

- 53 - 54

1020	IMS
19	108 A.3
20	107 B 13
21	130 Cn
22	110 013
23	106 E 13
24	111 F.3
GN025	112
Vec. 26	105
27	נו-6 87
28	94 /4,3
29	88
30	93
31	92
32	89
33	76
34	90
35	75
36	01

ase	QFE	Base
Imi	4020	ΓM
74	Vec 55	4
71 A,	m. 56	26
73 AJ	57	30
72 A;	HOC 58	29
69 A 1	59	1
70 Ar	60	31
62 A6	61	6
49 A,	LOC 62	25
61 A 8	63	32
52	64	7
63	65	27
50	66	33
54	GN067	8
64	68	3
51	69	34
53	70	9
2	71	28
5	72	35

- No Connect



# Ironwood Electronics, Inc.

PO Box 21151 • St Paul, MN 55121 • (612) 452-8100 • Fax (612) 452-8400

#### PA-QFE208SA1-C-Z-01, C1788 Map Rev B

QFE	Base	QFE	Base	QFE	Base	QFE	Base
40.20	Ims	4020	Ims	4020	I~S	4020	Ims
73	10	- 107	58	141	135	175	181 8 3
74	95	Ane. 108	55	GN0142	138	176	174 Cis
75	36	109	66 J,	143	136 NS	177	199 <b>D</b> is
76	11	110	59 Ja	144	137 No	178	114 6.5
In. 77	77	111	57 52	145	140 N6	179	173 Frs
V., 78	12	112	60 J.;	146	139 N7	180	198 <b>G</b> -15
GN079	13	113	68 K,	147	147 N.	181	132 His
80	78	114	67 Ko	148	160 N3	GN 182	197
81	37	115	86 K3	149	148 No	V. 183	196
82	14	116	85 K4	150	157 Ny	184	131
83	96	117	83	151 مزر	146	185	172
84	38	118	84	152	159	186	195
85	15	Grupl 19	82	CCLAI53	155	187	113
86	45	120	81	Ucc 154	145	188	171
87	39	121	80	- 155	158	189	194
· 88	16	122	100 m.	- 156	156	190	164
89	22	123	101 M.	- 157	207	191	170
GN090	40	124	102 Mr	- 158	204	192	193
91	17 8,	125	79 M4	159	205	193	187
92	46 As	126	99 Ms	G~0160	183	Gw0194	169
93	41 B 1	127	103 M.	161	179	195	192
94	18 <b>B</b> 4	128	98 mz	162	180	196	163
95	48 <b>B</b> s	129	97 mg	163	208 P.	197	168
96	42 Bi	Vcc 130	104	164	د <u>م 178</u>	198	191
97	19 <b>Q</b> 7	Gnd 31	122	165	203 P3	199	161
98	24 Bs	132	115	166	184 P.	200	167
99	43	RS7133	121	167	177 Pr	201	190
100	44	134	116	168	202 P C	202	185
GN 0101	47	135	117	169	182 P-7	203	166
- 102	20	136	120	170	176 Ps	204	165
<b>Dore103</b>	21	137	133	Grv0171	201	Vcc205	162
- 104	23	138	119	172	206	- 206	189
- 105	56	139	134	173	175	- 207	188
Vec 106	65	140	118	174	200 A15	- 208	186

#### <u>Vita</u>

Mr. Steven M. Parmley was born on June 10, 1971 in Dayton, Ohio. He graduated from Miamisburg Sr. High in 1989 and started undergraduate studies at Wright State University. He earned a Bachelor of Science in Computer Engineering in December 1995. He earned a full scholarship from the Dayton Area Graduate Studies Institute and is a candidate for a Masters of Science in Electrical Engineering from the Air Force Institute of Technology, Wright Patterson Air Force Base.

His relevant experience started at Energy Innovations, Inc. with supervisory control and data acquisition systems. He then worked for the Southwestern Ohio Council for Higher Education performing real-time system development in the Robotics and Automation Applications Group of the Air Force Institute of Technology followed by a similar task for the American Society for Engineering Education. In May 1997, he became a DoD employee for the Hardware/Software Division of the Avionics Directorate of Wright Laboratories, Wright Patterson Air Force Base.

RE	Form Approved OMB No. 0704-0188				
Public reporting burden for this collection of information is as the collection of information. Send comments regarding the Operations and Reports, 1215 Jefferson Davis Highway, Suit	tenated to average 1 hour per response, including the time for is burden astimate or any other aspect of this collection of ie 1204, Arlington, VA-22202:4302, and to the Office of Ma	r reviewing instructions, searching existing data source information, including suggestions for reducing the inagement and Budget, Paperwork Reduction Project (C	<ol> <li>gathering and maintaining the data needed, and completing and reviewing burden, to Washington Headquarters Services, Directorate for Information 7704-0188), Washington, DC 20503.</li> </ol>		
1. AGENCY USE ONLY (Leave blank)	2. REPORT DATE	3. REPORT TYPE AND DAT	ES COVERED		
	December 1997	Master's Thesis			
4. TITLE AND SUBTITLE			5. FUNDING NUMBERS		
FPGA Processor Implementation f	or the Forward Kinematics of the UMD	н			
6. AUTHOR(S)					
Steven M. Parmley					
7. PERFORMING ORGANIZATION NAME	S) AND ADDRESS(ES)		8. PERFORMING ORGANIZATION REPORT NUMBER		
Air Force Institute of Technology			AFIT/GE/ENG/97D-21		
2750 P Street					
WPAFB OH 45433-7765					
9. SPONSORING/MONITORING AGENCY	NAME(S) AND ADDRESS(ES)		10. SPONSORING/MONITORING Agency Report Number		
AFRI /IFTA					
Bldg 620 Suite 32					
2241 Avionics Circle WPAFB OH 45433-7765					
			· · ·		
11. SUPPLEMENTARY NOTES					
12a. DISTRIBUTION AVAILABILITY STAT	EMENT bution unlimited		126. DISTRIBUTION CODE		
13. ABSTRACT (Maximum 200 words)					
The focus of this research was on algorithm was synthesized from m general-purpose microprocessor de programming language such as C. typically magnetic media such as a software. With a future goal of m hardware implementation is impos Instead, this research explores a d kinematics of the UMDH is used a calls with a stand-alone hardware i FPGA processor is busy computing	the implementation of a forward kinem athematical models onto a Field Program sign where all robotic controller function The compiled code and subsequent rea a fixed or hard disk drive, along with oth oving the controllers to a portable platfor sible. lifterent implementation based on a moot is a test case. The resulting FPGA proce interface that appears more like a single g the results of the algorithm.	atic algorithm for the Utah MIT D mmable Gate Array (FPGA) proces ons including forward kinematics an il-time operating system must be sto her computer hardware components orm like a dexterous prosthetic hand fular approach of dedicated hardwa essor replaces a robotic system's bu hardware function call. The robot	exterous Hand (UMDH). Specifically, the ssor. This approach is different from the classical, re executed serially from a compiled ored on some form of nonvolatile memory, is to allow the user to load and execute the d for amputee patients, the application of such a are controllers. The controller for the forward arden of repetitive and discrete software system ic system is free to tackle other tasks while the		
14. SUBJECT TERMS			15. NUMBER OF PAGES		
UMDH, Utah MIT Dextrerous Ha	und, FPGA, Field Programmable Gate A	Array, Forward Kinematics, Synthe	sis, Xilinx 16. PRICE CODE		
17. SECURITY CLASSIFICATION	18. SECURITY CLASSIFICATION	19. SECURITY CLASSIFICATIO	N 20. LIMITATION OF		
17. SECURITY CLASSIFICATION OF REPORT Unclassified	18. SECURITY CLASSIFICATION OF THIS PAGE Unclassified	19. SECURITY CLASSIFICATIO OF ABSTRACT []pclassified	N 20. LIMITATION OF ABSTRACT UL		