November 1997 Final Report 5/1/92-9/30/97 TITLI AND SUBTITI uperconducting /Semiconducting Hybrids and Advance Memory Concepts for Superconducting Electronics AUTHORNS) Image: Semiconducting Hybrids and Advance Memory Concepts for Superconducting Electronics AUTHORNS) Image: Semiconducting Electronics M. R. Beasley and M. A. Horowitz Image: Semiconducting Electronics Version of Consorted Projects Office Stanford University Image: Semiconducting Electronics Seria Street Stanford University Seria Street Stanford OntroBing Active Mank(S) AND ADDRESS(ES) Department of the Navy Image: Semiconducting logic circuits based on Io Distribution: Availability Statement 19980102 027 CODE Superconducting logic circuits based on Io phono junctions (JJ) are the fastest, lowest power solid state digital circuit technology known. Large scale integration of such circuits has also been demonstrated. By contrast, current superconducting memory circuits based on flux quantization are not equivalently advanced. Very dense memory chips have not been possible to date and seem unlikely to come without new invention. The goal of this project was to explore alternative approaches to memory that would be compatible with Josephson junction logic circuits and capable of much denser memory arays. Five new approaches were investigated ranging from modification to the current approach, use of semiconductor CMOS and wholly new concepts based on new physical principles. Three of these were identified aswor	REPORT DOCUMENTATION PAGE			Form Approved OMB No. 0704-0188	
International and the second the second and the second and the se	there and maintaining the data needed, and com	OPTIME and reviewing the collection of	information. Send comments recail	Wind this burden extension or new other manet of	
November 1997 Pinal Report \$/1/92-9/30/07 THLE AND SUBTICE UPFCONDUCTING Semiconducting Hybrids and Advance Memory Concepts for Superconducting Electronics AUTHONIS M. R. Beasley and M. A. Horowitz PERFORMING ORGANIZATION NAME(S) AND ADDRESS(ES) The Board of Trustees of the Leland Stanford Jr. University * PERFORMING ORGANIZATION Seria Street Stanford, CA 9/305-4125 Department of the Navy NO014-92-J-1886 Office of the Chief of Naval Research, Code 414 800 North Quincy Street Arlington, VA 22217-5000 It. PEONING NUMBER DISTREUTION AVAILABILITY STATEMENT Unlimited 10.90800102 027 CODE Superconducting logic circuits based on Jo phson junctions (JJ) are the fastest, lowest power solid state digital circuit technology known. Large scale integration of such circuits has also been demonstrated. By contrast, current superconducting memory circuits based on flux quantization are not equivalently advanced. Very dense memory chips have not been possible to date and seem unlikely to come without new invention. The goal of this project was to explore alternative approaches to memory that would be compatible with Josephson junction logic circuits based on new physical principles. Three of these were identified as worth pursuing. They are us of coroled CMOS, use of cryogenic CMOS memory concepts and a totally new magnetoresistive approach to memory based on the superconductor ferromagnet proximity effect.		his can the hurden in Washington His	AGGMATCH MENTER. DIVESSORIE TO		
Initi And Subiriti PERFORMING ORGANIZATION NUMBERS Uperconducting/Semiconducting Hybrids and Advance Memory Image: Performing Relations AUTHORIS M. R. Beasley and M. A. Horowitz VERFORMING ORGANIZATION NAME(S) AND ADDRESS(ES) Image: Performing Organization Name(S) AND ADDRESS(ES) The Board of Trustees of the Leland Stanford Jr. University NO0014-92-J-1886 Scanford University NO0014-92-J-1886 Series Street Stanford AGHCY NAME(S) AND ADDRESS(ES) Department of the Navy Image: Performing AGHCY NAME(S) AND ADDRESS(ES) Department of the Navy Image: Performing AGHCY NAME(S) AND ADDRESS(ES) Department of the Navy Image: Performing AGHCY NAME(S) AND ADDRESS(ES) Department of the Navy Image: Performing AGHCY NAME(S) Distribution: AVAILABULITY STATEMENT Image: Performing AGHCY NAME(S) Unlimited Image: Performing AGHCY NAME(S) Distribution: Availabulity Statement Image: Performing AGHCY NAME(S) Superconducting logic circuits based on Jo. phson junctions (JJ) are the fastest, lowest power solid state digital circuit technology known. Large scale integration of such circuits has also been demonstrated. By contrast, current upperconducting memory circuits based on flux quantization are not equivalently advanced. Very dense memory chips have not been possible to date and seem unilikely to come without new invention. The goa	AGENCY USE ONLY (Leave blank)	2. REPORT DATE	3: REPORT TYPE AND	D DATES COVERED	
uperconducting/Semiconducting Hybrids and Advance Memory Concepts for Superconducting Electronics AUTHOR(S) M. R. Beasley and M. A. Horowitz ret/ORMING ORGANIZATION NAME(S) AND ADDRESS(ES) The Board of Trustees of the Leland Stanford Jr. University Seria Straford University Seria Strate Stanford, CA 94305-4125 Department of the Navy Office of the Chief of Naval Research, Code 414 800 North Quincy Street Stanford, VA 2217-5000 Dr. Debroah Van Vechten Superconducting logic circuits based on Jo. phson junctions (JJ) are the fastest, lowest power solid state digital circuit technology known. Large scale integration of such circuits has also been demonstrated. By contrast, current superconducting memory circuits based on flux quantization are not equivalently advanced. Very dense memory chips have not been possible to date and seem unlikely to come without new invention. The goal of this project was to explore alternative approaches to memory that would be compatible with Josephson junction logic circuits and capable of much dense memory arrays. Five new approaches were investigated ranging from modification to the current approach, use of semiconductor CMOS and wholly new concepts based on mew physical principles. Three of these were identified as worth pursuing. They are use of cooled CMOS, use of cryogenic hybrid JJ/CMOS memory concepts and a totally new magnetoresistive approach to memory based on the superconductor ferromagnet proximity effect. UNIC QUALITY INSPECTED & Superconducting digital electronics, memory, cryogenic CMOS 8 (PPOR) SetURITY CLASSIFICATION 11. SECURITY CLASSIFICATION 20. LIMITATION 07. AMSTRAT		November 1997	Final Report 5	/1/92-9/30/97	
Concepts for Superconducting Electronics AUTHOR(S) M. R. Beasley and M. A. Horowitz SERFORMING ORGANIZATION NAME(S) AND ADDRESS(ES) The Board of Trustees of the Leland Stanford Jr. University Stanford University Stanford University Stanford CA 94305-4125 PONSORMG. MONTONNA AGENCY NAME(S) AND ADDRESS(ES) Department of the Navy Office of the Chief of Naval Research, Code 414 800 North Quincy Street Arlington, VA 22217-5000 Dr. Debroah Van Vechten SUPPLEMENTARY NOTLS DISTRIBUTION. AVAILABILITY STATEMENT Unlimited DISTRIBUTION. AVAILABILITY STATEMENT Unlimited CODY Contrast, current superconducting memory circuits based on flux quantization are not equivalently advanced. Very dense memory chips have not been possible to date and seem unlikely to come without new invention. The goal of this project was to explore alternative approaches to memory that would be compatible with Josephson junction logic circuits and capable of much denser memory arrays. Five new approaches were investigated ranging from modification to the current approach, use of semiconductor CMOS and wholly new concepts based on new physical principles. Three of these were identified as worth pursuing. They are use of cooled CMOS, use of cryogenic hybrid JU/CMOS memory concepts and a totally new magnetoresistive approach to memory based on the superconductor/ ferromagnet proximity effect. DITIO QUALITY INSPECTED Superconducting digital electronics, memory, cryogenic CMOS	TITLE AND SUBTITLE			5. FUNDING NUMBERS	
AUTHORIS) M. R. Beasley and M. A. Horowitz SERFORMING ORGANIZATION NAMA(S) AND ADDRESS(ES) The Board of Trustees of the Leland Stanford Jr. University Serra Street Stanford University Serra Street Stanford, CA 94305-4125 Department of the Navy Office of the Chief of Naval Research, Code 414 800 North Quincy Street Atlington, VA 22217-5000 Dr. Debroah Van Vechten SupPLIMENTARY NOTES OUSTRIBUTION. AVAILABULITY STATEMENT Unlimited Distribution. Availabulity Statement SupPlice of the Chief of Isolary Street Atlington, VA 22217-5000 Dr. Debroah Van Vechten SupPLIMENTARY NOTES CODE Distribution. Availabulity Statement SupPlice of the Chief of Naval Research, Code 414 800 North Quincy Street Atlington, VA 22217-5000 Dr. Debroah Van Vechten SupPLIMENTARY NOTES CODE Distribution. Availabulity Statement Distribution. Availabulity Statement Supplice of the Chief of Naval Research, Code 414 SupPLIMENTARY NOTES CODE Distribution. Availabulity Statement Distribution. Availabulity Statement Distribution. Availabulity Statement Suppression of the Debrook Van Vechten Supplice State Context Context Context State Distribution. Availabulity Statement Distribution. Availabulity Statement Suppression of such circuits has also been demonstrated. By contrast, current superconducting memory circuits based on flux quantization are not equivalently advanced. Very dense memory chips have not been possible to date and seem unlikely to come without new invention. The goal of this project was to explore alternative approaches to memory arrays. Five new approaches were investigated ranging from modification to the current approach, use of semiconductor CMOS memory concepts and a totally new magnetoresistive approach to memory based on the superconductor ferromagnet proximity effect. DISCUNTY CLASSIFICATION 18. SECURITY CLASSIFICATION 19. SECURITY CLASSIFICATION Security CLASSIFICATION 18. SECURITY CLASSIFICATION 19. SECURITY CLASSIFICATION 19. SECURITY CLASSIFICATION 19. SECURITY CLASSIFICATIO	-		l Advance Memory		
M. R. Beasley and M. A. Horowitz	Concepts for Supercond	lucting Electronics			
SERFORMING CRGANIZATION NAME(S) AND ADDRESS(ES) I. PERFORMING CRGANIZATION The Board of Trustees of the Leland Stanford Jr. University REPORT NUMBER c/o Sponsored Projects Office N00014-92-J-1886 Serra Street N00014-92-J-1886 Stanford, CA 94305-4125 N00014-92-J-1886 PONSORING: MONTORING AGENCY NAME(S) AND ADDRESS(ES) ID. SPONSORING: MONTORING AGENCY NAME(S) AND ADDRESS(ES) Department of the Navy Office of the Chief of Naval Research, Code 414 A00 NOTH Quincy Street Arlington, VA 22217-5000 Dr. Debroah Van Vechten ID. SPONSORING: MONITORING AGENCY NUMBER SUPPLEMENTARY NOTES ID. SPONSORING / MONITORING / MONITORING DISTRIBUTION: AVAILABLITY STATEMENT ID. SPONSORING / MONITORING / MONITORING Unlimited ID. SPONSORING / MONITORING / MONITORING Superconducting logic circuits based on Jo .phson junctions (JJ) are the fastest, lowest power solid state digital circuit technology known. Large scale integration of such circuits has also been demonstrated. By contrast, current superconducting memory circuits based on flux quantization are not equivalently advanced. Very dense memory chips have not been possible to date and seem unlikely to come without new invention. The goal of this project was to explore alternative approaches to memory that would be compatible with Josephson junction logic circuits and capable of much denser memory arrays. Five new approaches were identified as worth pursuing. They are use of coo	AUTHOR(S)				
The Board of Trustees of the Leland Stanford Jr. University REPORT NUMBER c/o Sponsored Projects Office Stanford, CA 94305-4125 PONSORING: MONITORING AGENCY NAME(S) AND ADDRESS(ES) Department of the Navy Office of the Chief of Naval Research, Code 414 800 North Quincy Street Arlington, VA 22217-5000 Dr. Debroah Van Vechten SUPPLEMENTARY NOTES CODE DISTRUCTION. AVAILABLILTY STATEMENT Unlimited DISTRUCTION. AVAILABLILTY STATEMENT Unlimited CODE Superconducting logic circuits based on Jo. phson junctions (JJ) are the fastest, lowest power solid state digital circuit technology known. Large scale integration of such circuits has also been demonstrated. By contrast, current superconducting memory circuits based on flux quantization are not equivalently advanced. Very dense memory chips have not been possible to date and seem unlikely to come without new invention. The goal of this project was to explore alternative approaches to memory that would be compatible with Josephson junction logic circuits and capable of much denser memory arrays. Five new approaches were investigated ranging from modification to the current approach, use of semiconductor CMOS and wholly new concepts based on new physical principles. Three of these were identified as worth pursuing. They are use of cooled CMOS, use of cryogenic hybrid JJ/CMOS memory concepts and a totally new magnetoresistive approach to memory based on the superconductor / ferromagnet proximity effect. DUALITY INSPECTED 4 Superconducting digital electronics, memory, cryogenic CMOS 8 15. NUMER OF PAGES 8 16. FRICE CODE 18. SECURITY CLASSIFICATION 19. SECURITY CLASSIFICATION 19. SECURITY CLASSIFICATION 20. UNITATION OF ABSTRACT	M. R. Beasley and M. A	. Horowitz			
The Board of Trustees of the Leland Stanford Jr. University REPORT NUMBER c/o Sponsored Projects Office Stanford, CA 94305-4125 PONSORING: MONITORING AGENCY NAME(S) AND ADDRESS(ES) Department of the Navy Office of the Chief of Naval Research, Code 414 800 North Quincy Street Arlington, VA 22217-5000 Dr. Debroah Van Vechten SUPPLEMENTARY NOTES CODE DISTRUCTION. AVAILABLILTY STATEMENT Unlimited DISTRUCTION. AVAILABLILTY STATEMENT Unlimited CODE Superconducting logic circuits based on Jo. phson junctions (JJ) are the fastest, lowest power solid state digital circuit technology known. Large scale integration of such circuits has also been demonstrated. By contrast, current superconducting memory circuits based on flux quantization are not equivalently advanced. Very dense memory chips have not been possible to date and seem unlikely to come without new invention. The goal of this project was to explore alternative approaches to memory that would be compatible with Josephson junction logic circuits and capable of much denser memory arrays. Five new approaches were investigated ranging from modification to the current approach, use of semiconductor CMOS and wholly new concepts based on new physical principles. Three of these were identified as worth pursuing. They are use of cooled CMOS, use of cryogenic hybrid JJ/CMOS memory concepts and a totally new magnetoresistive approach to memory based on the superconductor / ferromagnet proximity effect. DUALITY INSPECTED 4 Superconducting digital electronics, memory, cryogenic CMOS 8 15. NUMER OF PAGES 8 16. FRICE CODE 18. SECURITY CLASSIFICATION 19. SECURITY CLASSIFICATION 19. SECURITY CLASSIFICATION 20. UNITATION OF ABSTRACT	PERFORMING ORGANIZATION NAME	(S) AND ADDRESS(ES)		8. PERFORMING ORGANIZATION	
Stanford University Serra Street N00014-92-J-1886 Stanford, CA 94305-4125 ID: SPONSGNUG: MONIFORING AGENCY NAME(S) AND ADDRESS(ES) ID: SPONSGNUG: MONIFORING AGENCY NAME(S) AND ADDRESS(ES) Department of the Navy Office of the Chief of Naval Research, Code 414 800 North Quincy Street Arlington, VA 22217-5000 Dr. Debroah Van Vechten SUPPLEMENTARY NOTES ID: SPONSGNUG: MONIFORING AGENCY REPORT NUMBER DISTRIBUTION: AVAILABILITY STATEMENT 19980102 027 CODE Mastract (Maximum 200 words) Superconducting logic circuits based on Jo: phson junctions (JJ) are the fastest, lowest power solid state digital circuit technology known. Large scale integration of such circuits has also been demonstrated. By contrast, current superconducting memory circuits based on flux quantization are not equivalently advanced. Very dense memory chips have not been possible to date and seem unlikely to come without new invention. The goal of this project was to explore alternative approaches to memory targy. Five new approaches were investigated ranging from modification to the current approach, use of semiconductor CMOS and wholly new concepts based on new physical principles. Three of these were identified as worth pursuing. They are use of cooled CMOS, use of cryogenic hybrid JJ/CMOS memory concepts and a totally new magnetoresistive approach to memory based on the superconductor / ferromagnet proximity effect. Superconducting digital electronics, memory, cryogenic CMOS 15. NUMER OF PAGEIS Superconducting digital electronics, memory, cryogenic CMOS 15. NUMER OF PAGEIS S			ord Jr. Universit	y REPORT NUMBER	
Serra Street Stanford, CA 94305-4125 PONSCRIMC, MONITCAING GENCY NAME(S) AND ADDRESS(ES) Department of the Navy Office of the Chief of Naval Research, Code 414 800 North Quincy Street Arlington, VA 22217-5000 Dr. Debroah Van Vechten SUPPLEMENTARY NOTES DISTRIBUTION. AVAILABILITY STATEMENT Unlimited DISTRIBUTION. AVAILABILITY STATEMENT Unlimited Superconducting logic circuits based on Jo. phson junctions (JJ) are the fastest, lowest power solid state digital circuit technology known. Large scale integration of such circuits has also been demonstrated. By contrast, current superconducting memory circuits based on flux quantization are not equivalently advanced. Very dense memory chips have not been possible to date and seem unlikely to come without new invention. The goal of this project was to explore alternative approaches to memory that would be compatible with Josephson junction logic circuits and capable of much denser memory arrays. Five new approaches were investigated ranging from modification to the current approach, use of semiconductor CMOS and wholly new concepts based on new physical principles. Three of these were identified as worth pursuing. They are use of cooled CMOS, use of cryogenic hybrid JJ/CMOS memory concepts and a totally new magnetoresistive approach to memory based on the superconductor/ ferromagnet proximity effect. DISTRIBUTY CLASSIFICATION 11. SECURITY CLASSIFICATION 12. UNITATION OF ABSTRACT	c/o Sponsored Projects	Office		• .	
Stanford, CA 94305-4125 PONSGRING.MONITORING AGENCY NAME(S) AND ADDRESS(ES) Department of the Navy Office of the Chief of Naval Research, Code 414 800 North Quincy Street Arlington, VA 22217-5000 Dr. Debroah Van Vechten SUPPLEMENTARY NOTES CODE DISTRIBUTION: AVAILABILITY STATEMENT Unlimited Superconducting logic circuits based on Jo. phson junctions (JJ) are the fastest, lowest power solid state digital circuit technology known. Large scale integration of such circuits has also been demonstrated. By contrast, current superconducting memory circuits based on flux quantization are not equivalently advanced. Very dense memory chips have not been possible to date and seem unlikely to come without new invention. The goal of this project was to explore alternative approaches to memory that would be compatible with Josephson junction logic circuits and capable of much denser memory arrays. Five new approaches were investigated ranging from modification to the current approach, use of semiconductor CMOS and wholly new concepts based on new physical principles. Three of these were identified as worth pursuing. They are use of cooled CMOS, use of cryogenic hybrid JJ/CMOS memory concepts and a totally new magnetoresistive approach to memory based on the superconductor ferromagnet proximity effect. UTIC QUALITY INSPECTED 4 Superconducting digital electronics, memory, cryogenic CMOS 15. NUMMER OF PAGES 8 90 FINE PAGE 1	Stanford University			N00014-92-J-1886	
PONSORING. MONITORING AGENCY NAME(S) AND ADDRESS(ES) 16. SPONSORING. MONITORING AGENCY NAME(S) AND ADDRESS(ES) Office of the Chief of Naval Research, Code 414 800 North Quincy Street Arlington, VA 22217-5000 20. Dr. Debroah Van Vechten 19980102 027 SUPPLEMENTARY NOTES 10. Sponsor Data Stream		_			
Department of the Navy AGENCY REPORT NUMBER Office of the Chief of Naval Research, Code 414 AGENCY REPORT NUMBER 800 North Quincy Street Arlington, VA 22217-5000 Dr. Debroah Van Vechten 19980102 027 SUPPLEMENTARY NOTES CODE ODESTRIBUTION AVAILABILITY STATEMENT Unlimited DISTRIBUTION AVAILABILITY STATEMENT Unlimited Suppreconducting logic circuits based on Jo. phson junctions (JJ) are the fastest, lowest power solid state digital circuit technology known. Large scale integration of such circuits has also been demonstrated. By contrast, current superconducting memory circuits based on flux quantization are not equivalently advanced. Very dense memory chips have not been possible to date and seem unlikely to come without new invention. The goal of this project was to explore alternative approaches to memory that would be compatible with Josephson junction logic circuits and capable of much denser memory arrays. Five new approaches were investigated ranging from modification to the current approach, use of semiconductor CMOS and wholly new concepts based on new physical principles. Three of these were identified as worth pursuing. They are use of cooled CMOS, use of cryogenic hybrid JJ/CMOS memory concepts and a totally new magnetoresistive approach to memory based on the superconductor/ ferromagnet proximity effect. VICIC QUALITY INSPECTED & Superconducting digital electronics, memory,					
Department of the Aray Office of the Chief of Naval Research, Code 414 800 North Quincy Street Arlington, VA 22217-5000 Dr. Debroah Van Vechten SUPPLEMENTARY NOTES Distribution: Availability Statement Unlimited Superconducting logic circuits based on Jo. phson junctions (JJ) are the fastest, lowest power solid state digital circuit technology known. Large scale integration of such circuits has also been demonstrated. By contrast, current superconducting memory circuits based on flux quantization are not equivalently advanced. Very dense memory chips have not been possible to date and seem unlikely to come without new invention. The goal of this project was to explore alternative approaches to memory that would be compatible with Josephson junction logic circuits and capable of much denser memory arrays. Five new approaches were investigated ranging from modification to the current approach, use of semiconductor CMOS and wholly new concepts based on new physical principles. Three of these were identified as worth pursuing. They are use of cooled CMOS, use of cryogenic hybrid JJ/CMOS memory concepts and a totally new magnetoresistive approach to memory based on the superconductor/ ferromagnet proximity effect. Subject TERMS Superconducting digital electronics, memory, cryogenic CMOS 15. NUMBER OF PAGIES Superconducting digital electronics, memory, cryogenic CMOS 16. FRICE CODE 36. Operation 11. SECURITY CLASSIFICATION 12. LIMITATION OF ABSTRACTION			}		
800 North Quincy Street Arlington, VA 22217-5000 Dr. Debroah Van Vechten SUPPLEMENTARY NOTES OISTRIBUTION. AVAILABULITY STATEMENT Unlimited DISTRIBUTION. AVAILABULITY STATEMENT Unlimited Superconducting logic circuits based on Jo. phson junctions (JJ) are the fastest, lowest power solid state digital circuit technology known. Large scale integration of such circuits has also been demonstrated. By contrast, current superconducting memory circuits based on flux quantization are not equivalently advanced. Very dense memory chips have not been possible to date and seem unlikely to come without new invention. The goal of this project was to explore alternative approaches to memory that would be compatible with Josephson junction logic circuits and capable of much denser memory arrays. Five new approaches were investigated ranging from modification to the current approach, use of semiconductor CMOS and wholly new concepts based on new physical principles. Three of these were identified as worth pursuing. They are use of cooled CMOS, use of cryogenic hybrid JJ/CMOS memory concepts and a totally new magnetoresistive approach to memory based on the superconductor/ ferromagnet proximity effect. DITUE QUALITY INSPECTED 4 Subject TERMS Superconducting digital electronics, memory, cryogenic CMOS 15. NUMBER OF PAGES 3 Superconducting digital electronics, memory, cryogenic CMOS 15. NUMBER OF PAGES 3 Supercond			do 414	ALLASI ALIVAI AUMBER	
Arlington, VA 22217-5000 Dr. Debroah Van Vechten SUPPLEMENTARY NOTES DISTRIBUTION AVAILABILITY STATEMENT Unlimited DISTRIBUTION AVAILABILITY STATEMENT Unlimited Distribution availability statement Unlimited Distribution availability statement Superconducting logic circuits based on Jo phson junctions (JJ) are the fastest, lowest power solid state digital circuit technology known. Large scale integration of such circuits has also been demonstrated. By contrast, current superconducting memory circuits based on flux quantization are not equivalently advanced. Very dense memory chips have not been possible to date and seem unlikely to come without new invention. The goal of this project was to explore alternative approaches to memory that would be compatible with Josephson junction logic circuits and capable of much denser memory arrays. Five new approaches were investigated ranging from modification to the current approach, use of semiconductor CMOS and wholly new concepts based on new physical principles. Three of these were identified as worth pursuing. They are use of cooled CMOS, use of cryogenic hybrid JJ/CMOS memory concepts and a totally new magnetoresistive approach to memory based on the superconductor/ ferromagnet proximity effect. DITIC QUALITY INSPECTED A Superconducting digital electronics, memory, cryogenic CMOS 15. NUMBER OF PAGES 8 16. PRICET CODE 20. LIMITATION (PABSTRACT) 20. LIMITATION (PABSTRACT)		-	414		
DISTRIBUTION AVAILABILITY STATEMENT Unlimited SUPPLEMENTARY NOTES DISTRIBUTION AVAILABILITY STATEMENT Unlimited Superconducting logic circuits based on Jo phson junctions (JJ) are the fastest, lowest power solid state digital circuit technology known. Large scale integration of such circuits has also been demonstrated. By contrast, current superconducting memory circuits based on flux quantization are not equivalently advanced. Very dense memory chips have not been possible to date and seem unlikely to come without new invention. The goal of this project was to explore alternative approaches to memory that would be compatible with Josephson junction logic circuits and capable of much denser memory arrays. Five new approaches were investigated ranging from modification to the current approach, use of semiconductor CMOS and wholly new concepts based on new physical principles. Three of these were identified as worth pursuing. They are use of cooled CMOS, use of cryogenic hybrid JJ/CMOS memory concepts and a totally new magnetoresistive approach to memory based on the superconductor/ ferromagnet proximity effect. DISTRIBUTION DESCRIPTION					
SUPPLEMENTARY NOTES DISTRIBUTION. AVAILABILITY STATEMENT Unlimited 19980102 027 CODE ABSTRACT (Meanmum 200 works) Superconducting logic circuits based on Jo. phson junctions (JJ) are the fastest, lowest power solid state digital circuit technology known. Large scale integration of such circuits has also been demonstrated. By contrast, current superconducting memory circuits based on flux quantization are not equivalently advanced. Very dense memory chips have not been possible to date and seem unlikely to come without new invention. The goal of this project was to explore alternative approaches to memory that would be compatible with Josephson junction logic circuits and capable of much denser memory arrays. Five new approaches were investigated ranging from modification to the current approach, use of semiconductor CMOS and wholly new concepts based on new physical principles. Three of these were identified as worth pursuing. They are use of cooled CMOS, use of cryogenic hybrid JJ/CMOS memory concepts and a totally new magnetoresistive approach to memory based on the superconductor/ ferromagnet proximity effect. UNICECT TERMS 15. NUMBER OF PAGES Superconducting digital electronics, memory, cryogenic CMOS 15. NUMBER OF PAGES Stecurity classification 18. SECURITY classification 19. SECURITY classification 18. SECURITY CLASSIFICATION 18. SECURITY CLASSIFICATION 19. SECURITY classification	•			•	
DISTRIBUTION: AVAILABILITY STATEMENT Unlimited 19980102 027 ARSTRACT (Maximum 200 works) ARSTRACT (Maximum 200 works) Superconducting logic circuits based on Jo. phson junctions (JJ) are the fastest, lowest power solid state digital circuit technology known. Large scale integration of such circuits has also been demonstrated. By contrast, current superconducting memory circuits based on flux quantization are not equivalently advanced. Very dense memory chips have not been possible to date and seem unlikely to come without new invention. The goal of this project was to explore alternative approaches to memory that would be compatible with Josephson junction logic circuits and capable of much denser memory arrays. Five new approaches were investigated ranging from modification to the current approach, use of semiconductor CMOS and wholly new concepts based on new physical principles. Three of these were identified as worth pursuing. They are use of cooled CMOS, use of cryogenic hybrid JJ/CMOS memory concepts and a totally new magnetoresistive approach to memory based on the superconductor/ ferromagnet proximity effect. WINCET TERMS 15. NUMBER OF PAGES Superconducting digital electronics, memory, cryogenic CMOS 15. NUMBER OF PAGES 8 15. FRICE CODE 20. LIMITATION OF ABSTRACT					
Superconducting logic circuits based on Jo phson junctions (JJ) are the fastest, lowest power solid state digital circuit technology known. Large scale integration of such circuits has also been demonstrated. By contrast, current superconducting memory circuits based on flux quantization are not equivalently advanced. Very dense memory chips have not been possible to date and seem unlikely to come without new invention. The goal of this project was to explore alternative approaches to memory that would be compatible with Josephson junction logic circuits and capable of much denser memory arrays. Five new approaches were investigated ranging from modification to the current approach, use of semiconductor CMOS and wholly new concepts based on new physical principles. Three of these were identified as worth pursuing. They are use of cooled CMOS, use of cryogenic hybrid JJ/CMOS memory concepts and a totally new magnetoresistive approach to memory based on the superconductor/ ferromagnet proximity effect. DTIC QUALITY INSPECTED & SUBJECT TERMS Superconducting digital electronics, memory, cryogenic CMOS SECURITY CLASSIFICATION 18. SECURITY CLASSIFICATION 19. SECURITY CLASSIFICATION 20. LIMITATION OF ABSTRACT	DISTRIBUTION AVAILABILITY STAT	EMENT	10020102	0,027 CODE	
Superconducting logic circuits based on Jo phson junctions (JJ) are the fastest, lowest power solid state digital circuit technology known. Large scale integration of such circuits has also been demonstrated. By contrast, current superconducting memory circuits based on flux quantization are not equivalently advanced. Very dense memory chips have not been possible to date and seem unlikely to come without new invention. The goal of this project was to explore alternative approaches to memory that would be compatible with Josephson junction logic circuits and capable of much denser memory arrays. Five new approaches were investigated ranging from modification to the current approach, use of semiconductor CMOS and wholly new concepts based on new physical principles. Three of these were identified as worth pursuing. They are use of cooled CMOS, use of cryogenic hybrid JJ/CMOS memory concepts and a totally new magnetoresistive approach to memory based on the superconductor/ ferromagnet proximity effect. DTIC QUALITY INSPECTED & SUBJECT TERMS Superconducting digital electronics, memory, cryogenic CMOS SECURITY CLASSIFICATION 18. SECURITY CLASSIFICATION 19. SECURITY CLASSIFICATION 20. LIMITATION OF ABSTRACT	DISTRIBUTION AVAILABILITY STAT	EMENT	19980102	027 CODE	
power solid state digital circuit technology known. Large scale integration of such circuits has also been demonstrated. By contrast, current superconducting memory circuits based on flux quantization are not equivalently advanced. Very dense memory chips have not been possible to date and seem unlikely to come without new invention. The goal of this project was to explore alternative approaches to memory that would be compatible with Josephson junction logic circuits and capable of much denser memory arrays. Five new approaches were investigated ranging from modification to the current approach, use of semiconductor CMOS and wholly new concepts based on new physical principles. Three of these were identified as worth pursuing. They are use of cooled CMOS, use of cryogenic hybrid JJ/CMOS memory concepts and a totally new magnetoresistive approach to memory based on the superconductor/ ferromagnet proximity effect. DTIC QUALITY INSPECTED 4 SUBJECT TERMS Superconducting digital electronics, memory, cryogenic CMOS 15. NUMBER OF PAGES SECURITY CLASSIFICATION 18. SECURITY CLASSIFICATION 19. SECURITY CLASSIFICATION 20. LIMITATION OF ABSTRACT	DISTRIBUTION AVAILABILITY STAT	EMENT	19980102	2 027 CODE	
power solid state digital circuit technology known. Large scale integration of such circuits has also been demonstrated. By contrast, current superconducting memory circuits based on flux quantization are not equivalently advanced. Very dense memory chips have not been possible to date and seem unlikely to come without new invention. The goal of this project was to explore alternative approaches to memory that would be compatible with Josephson junction logic circuits and capable of much denser memory arrays. Five new approaches were investigated ranging from modification to the current approach, use of semiconductor CMOS and wholly new concepts based on new physical principles. Three of these were identified as worth pursuing. They are use of cooled CMOS, use of cryogenic hybrid JJ/CMOS memory concepts and a totally new magnetoresistive approach to memory based on the superconductor/ ferromagnet proximity effect. DTIC QUALITY INSPECTED 4 SUBJECT TERMS Superconducting digital electronics, memory, cryogenic CMOS SECURITY CLASSIFICATION 18. SECURITY CLASSIFICATION 19. SECURITY CLASSIFICATION 20. LIMITATION OF ABSTRACT	OISTRIBUTION AVAILABILITY STAT Unlimited		19980102	CODE	
also been demonstrated. By contrast, current superconducting memory circuits based on flux quantization are not equivalently advanced. Very dense memory chips have not been possible to date and seem unlikely to come without new invention. The goal of this project was to explore alternative approaches to memory that would be compatible with Josephson junction logic circuits and capable of much denser memory arrays. Five new approaches were investigated ranging from modification to the current approach, use of semiconductor CMOS and wholly new concepts based on new physical principles. Three of these were identified as worth pursuing. They are use of cooled CMOS, use of cryogenic hybrid JJ/CMOS memory concepts and a totally new magnetoresistive approach to memory based on the superconductor/ ferromagnet proximity effect. DTIC QUALITY INSPECTED a bubleCT TERMS Superconducting digital electronics, memory, cryogenic CMOS bubleCT TERMS Superconducting digital electronics, memory, cryogenic CMOS bubleCT TERMS bubleCT TERMS correct the security classification correct this page correct the security classification correct the security classification	DISTRIBUTION, AVAILABILITY STAT Unlimited ABSTRACT (Maximum 200 words)	<u></u>	ny mark - Saadar Clark Back Barnes		
quantization are not equivalently advanced. Very dense memory chips have not been possible to date and seem unlikely to come without new invention. The goal of this project was to explore alternative approaches to memory that would be compatible with Josephson junction logic circuits and capable of much denser memory arrays. Five new approaches were investigated ranging from modification to the current approach, use of semiconductor CMOS and wholly new concepts based on new physical principles. Three of these were identified as worth pursuing. They are use of cooled CMOS, use of cryogenic hybrid JJ/CMOS memory concepts and a totally new magnetoresistive approach to memory based on the superconductor/ ferromagnet proximity effect. SUBJECT TERMS DTIC QUALITY INSPECTED 4 SUBJECT TERMS 15. NUMBER OF PAGES Superconducting digital electronics, memory, cryogenic CMOS 15. NUMBER OF PAGES SECURITY CLASSIFICATION 18. SECURITY CLASSIFICATION 19. SECURITY CLASSIFICATION OF REPORT 20. LIMITATION OF ABSTRACT	DISTRIBUTION AVAILABILITY STAT Unlimited ABSTRACT (Maximum 200 words) Superconducting	logic circuits based on .	Jo. phson junctions (J	JJ) are the fastest, lowest	
date and seem unlikely to come without new invention. The goal of this project was to explore alternative approaches to memory that would be compatible with Josephson junction logic circuits and capable of much denser memory arrays. Five new approaches were investigated ranging from modification to the current approach, use of semiconductor CMOS and wholly new concepts based on new physical principles. Three of these were identified as worth pursuing. They are use of cooled CMOS, use of cryogenic hybrid JJ/CMOS memory concepts and a totally new magnetoresistive approach to memory based on the superconductor/ ferromagnet proximity effect. DTIC QUALITY INSPECTED SUBJECT TERMS Superconducting digital electronics, memory, cryogenic CMOS SECURITY CLASSIFICATION 18. SECURITY CLASSIFICATION 19. SECURITY CLASSIFICATION 20. LIMITATION OF ABSTRA OF REPORT	DISTRIBUTION AVAILABILITY STAT Unlimited ABSTRACT (Maximum 200 words) Superconducting power solid state digital	logic circuits based on . circuit technology know	Jo phson junctions (. n. Large scale integra	JJ) are the fastest, lowest ation of such circuits has	
alternative approaches to memory that would be compatible with Josephson junction logic circuits and capable of much denser memory arrays. Five new approaches were investigated ranging from modification to the current approach, use of semiconductor CMOS and wholly new concepts based on new physical principles. Three of these were identified as worth pursuing. They are use of cooled CMOS, use of cryogenic hybrid JJ/CMOS memory concepts and a totally new magnetoresistive approach to memory based on the superconductor/ ferromagnet proximity effect. DTIC QUALITY INSPECTED 4 SUBJECT TERMS Superconducting digital electronics, memory, cryogenic CMOS 15. NUMBER OF PAGES Superconducting digital electronics, memory, cryogenic CMOS ESCURITY CLASSIFICATION 18. SECURITY CLASSIFICATION 19. SECURITY CLASSIFICATION OF ABSTRACT	DISTRIBUTION AVAILABILITY STAT Unlimited ABSTRACT (Maximum 200 words) Superconducting power solid state digital also been demonstrated.	logic circuits based on . circuit technology know By contrast, current sup	Jo phson junctions (Jon. Large scale integrated and the scale integrate	JJ) are the fastest, lowest ation of such circuits has v circuits based on flux	
circuits and capable of much denser memory arrays. Five new approaches were investigated ranging from modification to the current approach, use of semiconductor CMOS and wholly new concepts based on new physical principles. Three of these were identified as worth pursuing. They are use of cooled CMOS, use of cryogenic hybrid JJ/CMOS memory concepts and a totally new magnetoresistive approach to memory based on the superconductor/ ferromagnet proximity effect. DTIC QUALITY INSPECTED 4 SUBJECT TERMS Superconducting digital electronics, memory, cryogenic CMOS SECURITY CLASSIFICATION 18. SECURITY CLASSIFICATION 19. SECURITY CLASSIFICATION OF ABSTRA OF REPORT 18. SECURITY CLASSIFICATION 19. SECURITY CLASSIFICATION 20. LIMITATION OF ABSTRA	DISTRIBUTION AVAILABILITY STAT Unlimited ABSTRACT (Maximum 200 words) Superconducting power solid state digital also been demonstrated, quantization are not equi	logic circuits based on . circuit technology know By contrast, current sup valently advanced. Ver	Jo phson junctions (J n. Large scale integra erconducting memory y dense memory chip	JJ) are the fastest, lowest ation of such circuits has circuits based on flux s have not been possible to	
ranging from modification to the current approach, use of semiconductor CMOS and wholly new concepts based on new physical principles. Three of these were identified as worth pursuing. They are use of cooled CMOS, use of cryogenic hybrid JJ/CMOS memory concepts and a totally new magnetoresistive approach to memory based on the superconductor/ ferromagnet proximity effect. DTIC QUALITY INSPECTED 4 SUBJECT TERMS Superconducting digital electronics, memory, cryogenic CMOS SECURITY CLASSIFICATION 18. SECURITY CLASSIFICATION 19. SECURITY CLASSIFICATION 20. LIMITATION OF ABSTRACT	DISTRIBUTION AVAILABILITY STAT Unlimited ABSTRACT (Maximum 200 words) Superconducting power solid state digital also been demonstrated. quantization are not equi date and seem unlikely to	logic circuits based on a circuit technology know By contrast, current sup valently advanced. Ver o come without new invo	Jo phson junctions (Jon. Large scale integra erconducting memory y dense memory chips ention. The goal of th	JJ) are the fastest, lowest ation of such circuits has v circuits based on flux s have not been possible to his project was to explore	
concepts based on new physical principles. Three of these were identified as worth pursuing. They are use of cooled CMOS, use of cryogenic hybrid JJ/CMOS memory concepts and a totally new magnetoresistive approach to memory based on the superconductor/ ferromagnet proximity effect. DTIC QUALITY INSPECTED 4 SUBJECT TERMS Superconducting digital electronics, memory, cryogenic CMOS SECURITY CLASSIFICATION SECURITY CLASSIFICATION DF THIS PAGE SECURITY CLASSIFICATION DF THIS PAGE SECURITY CLASSIFICATION SECURITY CLASSIFICATION SECURITY CLASSIFICATION DF THIS PAGE SECURITY CLASSIFICATION SECURITY CL	DISTRIBUTION AVAILABILITY STAT Unlimited ABSTRACT (Maximum 200 words) Superconducting power solid state digital also been demonstrated, quantization are not equi date and seem unlikely to alternative approaches to	logic circuits based on a circuit technology know By contrast, current sup valently advanced. Ver o come without new inve o memory that would be	Jo phson junctions (n. Large scale integra erconducting memory y dense memory chips ention. The goal of the compatible with Jose	JJ) are the fastest, lowest ation of such circuits has circuits based on flux s have not been possible to his project was to explore phson junction logic	
They are use of cooled CMOS, use of cryogenic hybrid JJ/CMOS memory concepts and a totally new magnetoresistive approach to memory based on the superconductor/ ferromagnet proximity effect. DTIC QUALITY INSPECTED 4 SUBJECT TERMS Superconducting digital electronics, memory, cryogenic CMOS SECURITY CLASSIFICATION 18. SECURITY CLASSIFICATION 19. SECURITY CLASSIFICATION 20. LIMITATION OF ABSTRACT	DISTRIBUTION AVAILABILITY STAT Unlimited ABSTRACT (Maximum 200 words) Superconducting power solid state digital also been demonstrated. quantization are not equi date and seem unlikely to alternative approaches to circuits and capable of m	logic circuits based on a circuit technology know By contrast, current sup valently advanced. Ver o come without new inve- memory that would be such denser memory arra	Jo phson junctions (Jo on. Large scale integra erconducting memory y dense memory chips ention. The goal of the compatible with Jose ays. Five new approad	JJ) are the fastest, lowest ation of such circuits has v circuits based on flux s have not been possible to his project was to explore phson junction logic ches were investigated	
They are use of cooled CMOS, use of cryogenic hybrid JJ/CMOS memory concepts and a totally new magnetoresistive approach to memory based on the superconductor/ ferromagnet proximity effect. DTIC QUALITY INSPECTED 4 SUBJECT TERMS Superconducting digital electronics, memory, cryogenic CMOS SECURITY CLASSIFICATION 18. SECURITY CLASSIFICATION 19. SECURITY CLASSIFICATION 20. LIMITATION OF ABSTRACT	DISTRIBUTION AVAILABILITY STAT Unlimited ABSTRACT (Maximum 200 words) Superconducting power solid state digital also been demonstrated, quantization are not equi date and seem unlikely to alternative approaches to circuits and capable of m ranging from modification	logic circuits based on a circuit technology know By contrast, current sup valently advanced. Ver o come without new inve o memory that would be such denser memory array	Jo phson junctions (In. Large scale integra erconducting memory y dense memory chips ention. The goal of the compatible with Jose ays. Five new approace th, use of semiconduct	JJ) are the fastest, lowest ation of such circuits has circuits based on flux s have not been possible to his project was to explore phson junction logic ches were investigated tor CMOS and wholly new	
totally new magnetoresistive approach to memory based on the superconductor/ ferromagnet proximity effect. DTIC QUALITY INSPECTED SUBJECT TERMS Superconducting digital electronics, memory, cryogenic CMOS SUBJECT CLASSIFICATION SECURITY CLASSIFICATION SECURITY CLASSIFICATION OF THIS PAGE SECURITY CLASSIFICATION SECURITY 	DISTRIBUTION AVAILABILITY STAT Unlimited ABSTRACT (Maximum 200 words) Superconducting power solid state digital also been demonstrated. quantization are not equi date and seem unlikely to alternative approaches to circuits and capable of m ranging from modification	logic circuits based on a circuit technology know By contrast, current sup valently advanced. Ver o come without new inve o memory that would be such denser memory array	Jo phson junctions (In. Large scale integra erconducting memory y dense memory chips ention. The goal of the compatible with Jose ays. Five new approace th, use of semiconduct	JJ) are the fastest, lowest ation of such circuits has circuits based on flux s have not been possible to his project was to explore phson junction logic ches were investigated tor CMOS and wholly new	
proximity effect. SUBJECT TERMS Superconducting digital electronics, memory, cryogenic CMOS SECURITY CLASSIFICATION 18. SECURITY CLASSIFICATION 19. SECURITY CLASSIFICATION OF ABSTRACT OF REPORT 0F THIS PAGE	DISTRIBUTION AVAILABILITY STAT Unlimited ABSTRACT (Maximum 200 words) Superconducting power solid state digital also been demonstrated. quantization are not equi date and seem unlikely to alternative approaches to circuits and capable of m ranging from modificatio concepts based on new p	logic circuits based on a circuit technology know By contrast, current sup valently advanced. Ver o come without new inve- o memory that would be such denser memory arra- on to the current approac- hysical principles. Three	Jo phson junctions (on. Large scale integra erconducting memory y dense memory chipsention. The goal of the compatible with Jose ays. Five new approace th, use of semiconduct e of these were identi	JJ) are the fastest, lowest ation of such circuits has r circuits based on flux s have not been possible to his project was to explore phson junction logic ches were investigated tor CMOS and wholly new fied as worth pursuing.	
SUBJECT TERMS Superconducting digital electronics, memory, cryogenic CMOS SECURITY CLASSIFICATION 18. SECURITY CLASSIFICATION 19. SECURITY CLASSIFICATION 20. LIMITATION OF ABSTRACT	DISTRIBUTION AVAILABILITY STAT Unlimited ABSTRACT (Maximum 200 words) Superconducting power solid state digital also been demonstrated. quantization are not equi date and seem unlikely to alternative approaches to circuits and capable of m ranging from modification concepts based on new p They are use of cooled C	logic circuits based on a circuit technology know By contrast, current sup valently advanced. Ver b come without new inve o memory that would be such denser memory array on to the current approacchysical principles. Three MOS, use of cryogenic	Jo phson junctions (In. Large scale integra erconducting memory y dense memory chips ention. The goal of the compatible with Jose ays. Five new approad the use of semiconduct e of these were identify hybrid JJ/CMOS mer	JJ) are the fastest, lowest ation of such circuits has r circuits based on flux s have not been possible to his project was to explore phson junction logic ches were investigated tor CMOS and wholly new fied as worth pursuing. mory concepts and a	
Superconducting digital electronics, memory, cryogenic CMOS SECURITY CLASSIFICATION SECURITY CLASSIFICATION OF THIS PAGE SECURITY CLASSIFICATION SECURITY CLASSIFICA	DISTRIBUTION AVAILABILITY STAT Unlimited ABSTRACT (Maximum 200 words) Superconducting power solid state digital also been demonstrated. quantization are not equi date and seem unlikely to alternative approaches to circuits and capable of m ranging from modification concepts based on new p They are use of cooled C totally new magnetoresis	logic circuits based on a circuit technology know By contrast, current sup valently advanced. Ver b come without new inve o memory that would be such denser memory array on to the current approacchysical principles. Three MOS, use of cryogenic	Jo phson junctions (Jo on. Large scale integra erconducting memory y dense memory chips ention. The goal of the compatible with Jose ays. Five new approact the use of semiconduct e of these were identi- hybrid JJ/CMOS mer- y based on the superc	JJ) are the fastest, lowest ation of such circuits has v circuits based on flux s have not been possible to his project was to explore phson junction logic ches were investigated tor CMOS and wholly new fied as worth pursuing. mory concepts and a conductor/ ferromagnet	
SECURITY CLASSIFICATION 18. SECURITY CLASSIFICATION 19. SECURITY CLASSIFICATION 20. LIMITATION OF ABSTRA OF REPORT OF THIS PAGE	DISTRIBUTION AVAILABILITY STAT Unlimited ABSTRACT (Maximum 200 words) Superconducting power solid state digital also been demonstrated. quantization are not equi date and seem unlikely to alternative approaches to circuits and capable of m ranging from modification concepts based on new p They are use of cooled C totally new magnetoresis	logic circuits based on a circuit technology know By contrast, current sup valently advanced. Ver b come without new inve o memory that would be such denser memory array on to the current approacchysical principles. Three MOS, use of cryogenic	Jo phson junctions (Jo on. Large scale integra erconducting memory y dense memory chips ention. The goal of the compatible with Jose ays. Five new approact the use of semiconduct e of these were identi- hybrid JJ/CMOS mer- y based on the superc	JJ) are the fastest, lowest ation of such circuits has r circuits based on flux s have not been possible to his project was to explore phson junction logic ches were investigated tor CMOS and wholly new fied as worth pursuing. nory concepts and a conductor/ ferromagnet	
OF REPORT OF THIS PAGE OF ABSTRACT	DISTRIBUTION AVAILABILITY STAT Unlimited ABSTRACT (Maximum 200 words) Superconducting power solid state digital also been demonstrated. quantization are not equi date and seem unlikely to alternative approaches to circuits and capable of m ranging from modification concepts based on new p They are use of cooled C totally new magnetoresiss proximity effect.	logic circuits based on a circuit technology know By contrast, current sup valently advanced. Ver o come without new inve- o memory that would be such denser memory arra- on to the current approac- hysical principles. Three MOS, use of cryogenic tive approach to memor	Jo phson junctions (Jon. Large scale integra erconducting memory y dense memory chips ention. The goal of the compatible with Jose hys. Five new approact the use of semiconduct e of these were identic hybrid JJ/CMOS mer y based on the superce DTIC QUALITY INSP	U) are the fastest, lowest ation of such circuits has circuits based on flux s have not been possible to his project was to explore phson junction logic ches were investigated tor CMOS and wholly new fied as worth pursuing. mory concepts and a conductor/ ferromagnet ECTED 4	
	DISTRIBUTION AVAILABILITY STAT Unlimited ABSTRACT (Maximum 200 words) Superconducting power solid state digital also been demonstrated. quantization are not equi date and seem unlikely to alternative approaches to circuits and capable of m ranging from modification concepts based on new p They are use of cooled C totally new magnetoresiss proximity effect.	logic circuits based on a circuit technology know By contrast, current sup valently advanced. Ver o come without new inve- o memory that would be such denser memory arra- on to the current approac- hysical principles. Three MOS, use of cryogenic tive approach to memor	Jo phson junctions (Jon. Large scale integra erconducting memory y dense memory chips ention. The goal of the compatible with Jose hys. Five new approact the use of semiconduct e of these were identic hybrid JJ/CMOS mer y based on the superce DTIC QUALITY INSP	U) are the fastest, lowest ation of such circuits has circuits based on flux s have not been possible to his project was to explore phson junction logic ches were investigated tor CMOS and wholly new fied as worth pursuing. mory concepts and a conductor/ ferromagnet ECTED 4	
	DISTRIBUTION AVAILABILITY STAT Unlimited ABSTRACT (Maximum 200 words) Superconducting power solid state digital also been demonstrated. quantization are not equi date and seem unlikely to alternative approaches to circuits and capable of m ranging from modification concepts based on new p They are use of cooled C totally new magnetoresiss proximity effect. SUBJECT TERMS Superconducting digital	logic circuits based on a circuit technology know By contrast, current sup valently advanced. Ver o come without new inve- o come without new inve- o memory that would be such denser memory arra- on to the current approac- hysical principles. Three MOS, use of cryogenic tive approach to memor	Jo phson junctions (yn. Large scale integra erconducting memory y dense memory chips ention. The goal of the compatible with Jose ays. Five new approace the use of semiconduct e of these were identify hybrid JJ/CMOS mere y based on the superce DTIC QUALITY INSPE- ry, cryogenic CMOS 19. SECURITY CLASSIFICA	U) are the fastest, lowest ation of such circuits has r circuits based on flux s have not been possible to his project was to explore phson junction logic ches were investigated tor CMOS and wholly new fied as worth pursuing. mory concepts and a conductor/ ferromagnet ECTED 4 15. NUMBER OF PAGES 8 16. PRICE CODE	

³⁻mart Dec 2+ 4145 -12 139- 6

Final Report

to the

DEPARTMENT OF THE NAVY

for a program on

SUPERCONDUCTING/SEMICONDUCTING HYBRIDS AND ADVANCE MEMORY CONCEPTS FOR SUPERCONDUCTING ELECTRONICS

under ONR URI Grant N00014-92-J-1886

For the period May 1, 1992 to September 30, 1997

Principal Investigators M. R. Beasley (Department of Applied Physics) and M. A. Horowitz (Department of Electrical Engineering)

> Edward L. Ginzton Laboratory Stanford University Stanford, CA 94305-4085

> > November 1997

FINAL REPORT

SUPERCONDUCTING/SEMICONDUCTING HYBRIDS AND ADVANCE MEMORY CONCEPTS FOR SUPERCONDUCTING ELECTRONICS uder ONR URI Grant N00014-92-J-1886 May 1, 1992 to September 30, 1997

Overall Goal of the Project

Superconducting logic circuits based on Josephson junctions (JJ) are the fastest, lowest power solid-state digital circuit technology known. Large scale integration of such circuits has also been demonstrated. By contrast, current superconducting memory circuits based on flux quantization are not equivalently advanced. Very dense memory chips have not been possible to date and seem unlikely to come without new invention. The goal of this project was to explore alternative approaches to memory that would be compatible with Josephson junction logic circuits and capable of much denser memory arrays.

The various approaches explored are described below. Three approaches worth pursuing further were identified. They are use of cooled CMOS, use of cryogenic hybrid JJ/CMOS memory concepts and a totally new magnetoresistive approach to memory based on the superconductor/ ferromagnet proximity effect.

Approaches Explored

1) *Kinetic inductance memory cells.* A serious limitation of current JJ memory cells (based on the storage of magnetic flux in a superconducting ring) is the large size of the cells. This is a fundamental problem related to the magnitude of the flux quantum of superconductivity. The cells must exhibit a minimum magnetic inductance and hence be of a minimum physical size in order to store stably a flux quantum. This severely limits the density of the memory. An alternative approach was to use the kinetic inductance of a superconductor (associated with the kinetic energy of the superconducting electrons) as opposed to the familiar magnetic inductance to store a flux quantum. The advantage is that the kinetic inductance increases with decreasing physical size, whereas magnetic inductance decreases. This means much denser memories are possible in principle. Studies of this approach were carried out theoretically up to the chip level of design. A serious problem with this approach was uncovered. Without a magnetic inductance it is not possible to maintain isolation between the memory cell and the select and read/write lines. Ways around this problem were found, but only at the expense of very power-hungry circuits [1,2].

2) *Ferromagnetic cores*. As an alternative means of reducing the size of current JJ memory cells based on the storage of flux quanta, we also investigated the potential of ferromagnetic cores in the current JJ memory cells in order to achieve the needed inductance at a smaller physical size. This approach is the analog of the use of ferroelectric dielectrics in the capacitors of CMOS DRAMs in order to reduce their size. Also, since magnetic coupling is retained in this approach, there is no loss of isolation. The approach is not without some merit. The main remaining question is what the switching time will be. The switching time of ferromagnets is limited by the zero-field ferromagnetic resonance frequency (i.e., the Larmour frequency due to the intrinsic anisotropy of the material). For three-dimensional ferromagnets there is theoretical limit to the ferromagnetic resonance frequency $[f_r(\mu - 1) = 10^9 \text{ Hz}]$ known as Snoek's law. To get meaningful reductions in area $\mu > 5$ is required, in which case the speed is marginal. On the other hand, for two-dimensional magnets, Snoek's limit become formally infinite. Candidate two-dimensional materials were identified, but were not explored due to experimental limitations [see Felson undergraduate honors thesis.].

3) S/F Magnetoresistive Memory. In the course of this study, we conceived of an entirely new memory concept based on the superconducting/ ferromagnetic (S/F) proximity effect. Operationally the memory cell is very similar to a giant magnetoresistive (GMR) memory cell. It consists of one superconducting and two magnetic layers in a trilayer. The device is switched by changing the relative direction of the magnetization in the two magnetic layers, through the application of a small magnetic field. The physics of the device is completely different from that of GMR, however. It is based on the oscillatory decay of the superconducting pair wave function predicted to occur in the F layer of an S/F bilayer due to the influence of the exchange interaction on the Cooper pairs. Reversals of the magnetization in one of the two F layers, changes the details of the decaying pair wave function and thereby changes the transition temperature of the superconducting layer by virtue of the proximity effect. Hence, if the operating temperature is chosen appropriately, switching from the normal to the superconducting state can be achieved. The on-state resistance is governed by the normal state sheet resistance of the trilayer and therefore can be scaled to very small dimensions without undermining the operation or impedance level of the device. A complete theory of the operation of this device has been worked out, and we are seeking to continue work on this device under new funding [3,4].

4) **Complementary Devices and Circuits.** One of the main problems in single flux based superconducting circuits is the small circuit margins which limit the integration scale and fabrication yield. A limit on the number of devices on a chip may not be as critical for logic, but it is detrimental for memory. Devices with current gain larger than one can improve the circuit margins and hence yield and integration scale. Unfortunately, however, the devices with gain are larger in size for a given critical current density.

3

The basic idea behind the Complementary Josephson Junction (CJJ) logic family is to utilize the analogies between the operation of a semiconductor NFET and a Josephson gate with an isolated, inductive control line. One can see that the two devices are electrical duals of each other. If we can find the dual of a PFET in the JJ technology, we can build JJ circuits that are analogous to the successful CMOS circuits. Upon examination, one sees that the analog of a PFET is a JJ gate which has zero critical current when there is no input current and a finite (larger than the bias current) critical current when there is an input current. One can implement such a device by (1) simply having an extra control line to bias the device at the node of its control characteristic, (2) utilizing π junction SQUIDs or (3) utilizing the d-wave pairing symmetry of high temperature superconductors in an otherwise conventional SQUID. The devices should also have minimal off-state critical current in a wide region of control current values. This can be achieved by using sine-shaped junctions with a control line, although this off-state current will have to be very low to avoid problems in large memories at the system level.

Simple CJJ circuits were implemented using HYPRES 2.5kA/cm² Niobium technology with sine-shaped junctions. The inverters performed well with wide margins. Simulations indicate an unloaded ring oscillator delay of down to about 15 ps with a 30kA/cm² technology. We plan to test the ring oscillator and flip flop memory structures early next year under separate support. Due to the device size limitation, this approach is not expected to impact memory size limitation but the yield may be higher due to better circuit margins [5,6].

5) JJ/Cryo CMOS Hybrids. We explored the feasibility of constructing hybrid JJ/CMOS memories, in collaboration with Uttam Ghoshal and Professor Van Duzer's group at UC Berkeley. The basic idea of this approach was to use conventional CMOS storage cells to get manufacturable storage densities, but use JJ circuits in the periphery of the memory to speed up the access. Since sensing and driving out the cell data constitute nearly 50% of the total delay in a CMOS RAM, replacing it with JJ sensing allows for a potential doubling of the operating speed. JJ/CMOS level conversion, integration of JJ circuits on a CMOS chip, high speed CMOS decoder design and optimization of the CMOS operating condition are four key problems which need to be solved. Work on the first two of these problems has already been started at UCB. Borrowing techniques from the high speed CMOS SRAM world, we designed a prototype hybrid SRAM in the ORBIT 1.2 µm cryo-CMOS process, with a post-charge based decoder which was simulated to operate down to a cycle time close to 6 gate delays (a conventional SRAM operates at a cycle time close to 18 gate delays). Unfortunately, due to some processing problems with the CMOS portion, we did not get a chance to test the hybrid system. We also studied the problem of optimizing the operating conditions- specifically the temperature of such a hybrid system. We found that for the 1.2 µm process, a 25K operating temperature at 1.5V leads to comparable access times as 4K operation at 1V, while reducing the refrigeration requirement by an order of magnitude [7].

5) *Cryogenic CMOS.* Our study of the optimal operating condition for the hybrid system led us to think about the optimal temperature to run a cryogenic pure CMOS part. We measured some ring oscillators made in a low threshold voltage 0.25 μm process, with transistor thresholds close to 0.1V. Based on these measurements we can extrapolate the performance of a complete system at low temperatures. A CMOS memory that dissipates 1Watt running at 100MHz operating at room temperature will run at 130 MHz if cooled to 77 K. Unfortunately, the part and the cyrocooler will dissipate 13 Watts assuming the cooler achieves 20% of the efficiency of an ideal Carnot cooler. While a CMOS process optimized specifically for low temperatures will be prohibitive in our judgement. What is more promising is to use coolers to keep the CMOS memories around RT (or slightly colder) where the cooling cost is modest. This can greatly improve speed and wire characteristics at more modest power costs [7].

References

- 1. George J. Chen, P. Rosenthal, M.R. Beasley, "Kinetic Inductance Memory Cell," *IEEE Trans. on Applied Superconductivity.* **2**, 95-100 (June 1992).
- Esin Terzioglu, M.R. Beasley, Y.M. Zhang, and S.J. Berkowitz, "Theory of Operation of High Temperature Josephson Fluxon-Antifluxon Transistor," J. Appl. Phys. 80, 5483-5488 (November 1, 1996).
- 3. E.A. Demler, G.B. Arnold, M.R. Beasley, "Superconducting proximity effects in magnetic metals," *Phys. Rev. B.* 55, 15174-15182 (1 June, 1997).
- Sangjun Oh, D. Youm, and M.R. Beasley, "A New Superconductive Magnetoresistive Memory Element Using Controlled Exchange Interaction," *Appl. Phys. Lett.* 71, 236–2378 (10 Oct. 1997).
- 5. Esin Terzioglu, D. Gupta, and M.R. Beasley, "Complementary Josephson Junction Circuits," *IEEE Trans. on Applied Superconductivity* 7, 3642–3645 (June 1997).
- 6. Esin Terzioglu and M.R. Beasley, "Complementary Josephson Junction Devices and Circuits: A Possible New Approach to Superconducting Electronics," submitted to *IEEE Trans. Applied Supercon*.
- D. Gupta, B. Amrutur, E. Terzioglu, U. Ghoshal, M.R. Beasley, and M. Horowitz, "Optimization of Hybrid JJ/CMOS Memory Operating Temperatures," *IEEE Trans. on Applied Superconductivity* 7, 3307–3310 (June 1997).

List of Publications Under This Program

- 1. George J. Chen, P. Rosenthal, M.R. Beasley, "Kinetic Inductance Memory Cell," *IEEE Trans. on Applied Superconductivity.* **2**, 95-100 (June 1992).
- 2. G.J. Chen, M.R. Beasley, M. Horowitz, and P. Rosenthal, "Nondestructive Readout Architecture for a Kinetic Inductance Memory Cell," *IEEE Trans. on Appl. Supercon.* **3**, 2702–2705 (March 1993).
- 3. Esin Terzioglu, M.R. Beasley, Y.M. Zhang, and S.J. Berkowitz, "Theory of Operation of High Temperature Josephson Fluxon-Antifluxon Transistor," J. *Appl. Phys.* **80**, 5483-5488 (November 1, 1996).
- 4. Esin Terzioglu and M.R. Beasley, "Margins and Yield in Superconducting Circuits with Gain," *IEEE Trans. Applied Supercon.* 7, 18-22 (March 1997).
- 5. E.A. Demler, G.B. Arnold, M.R. Beasley, "Superconducting proximity effects in magnetic metals," *Phys. Rev. B*. **55**, 15174-15182 (1 June, 1997).
- D. Gupta, B. Amrutur, E. Terzioglu, U. Ghoshal, M.R. Beasley, and M. Horowitz, "Optimization of Hybrid JJ/CMOS Memory Operating Temperatures," *IEEE Trans. on Applied Superconductivity* 7, 3307–3310 (June 1997).
- 7. Esin Terzioglu, D. Gupta, and M.R. Beasley, "Complementary Josephson Junction Circuits," *IEEE Trans. on Applied Superconductivity* 7, 3642–3645 (June 1997).
- Sangjun Oh, D. Youm, and M.R. Beasley, "A New Superconductive Magnetoresistive Memory Element Using Controlled Exchange Interaction," *Appl. Phys. Lett.* 71, 236–2378 (10 Oct. 1997).
- 9. Esin Terzioglu and M.R. Beasley, "Complementary Josephson Junction Devices and Circuits: A Possible New Approach to Superconducting Electronics," submitted to *IEEE Trans. Applied Supercon*.

Theses

George J. Chen, Kinetic Inductance Memory Cell and Architecture for Superconducting Computers, PhD Thesis, Stanford University, 1993.

Wayne S. Felson, Ferromagnetic Inductance Josephson Memory, Undergraduate Honors Thesis, Stanford University, 1993.

Patent Disclosures

Invention and Technology Disclosure: S93-133 Title: Josephson Memory with Ferromagnetic Cores Inventors: Wayne Felson, Malcolm Beasley, and George Chen

Invention and Technology Disclosure: S94-041 Title: Series Josephson Junction Arrays as a High Output Voltage Amplifier Inventors: E. Terzioglu and M. R. Beasley

Invention and Technology Disclosure: S95-011 Title: Complementary Josephson Junction Devices and Circuits Inventors: Esin Terzioglu and M. R. Beasley

Invention and Technology Disclosure: S97-022 Title: Superconducting Magnetoresistive Memory Element Using Controlled Exchange Interactions Inventors: D. Youm and M. R. Beasley