THIS DOCUMENT IS BEST QUALITY AVAILABLE. THE COPY FURNISHED TO DTIC CONTAINED A SIGNIFICANT NUMBER OF PAGES WHICH DO NOT REPRODUCE LEGIBLY.
The findings in this report are not to be construed as an official Department of the Army position unless so designated by other authorized documents.

Citation of manufacturer's or trade names does not constitute an official endorsement or approval of the use thereof.

Destroy this report when it is no longer needed. Do not return it to the originator.
SUPPLEMENTARY INFORMATION
AMSRL-OP-SD-TP

ERRATA

25 April 1996

Administrator
Defense Technical Information Center
Attn: DTIC-OCP
8725 John J. Kingman Road, Suite 0944
Fort Belvoir, VA 22060-6218

To Whom It May Concern,

Enclosed is a revised cover and SF 298 for ARL-TR-983, Selective Etching of Silicon for Selective Area Epitaxial Growth, by Donna J. Advena, U.S. Army Research Laboratory, and John H. Dinan, U.S. Army CECOM Night Vision and Electronic Sensors Directorate. The cover and 298 were amended to reflect the correct affiliation of the second author. Please replace the original cover and SF 298 with the enclosed.

Thank you.

Sophia Harrison
Chief
Technical Publishing Branch
Army Research Laboratory

Enclosure

ADA 306965

Revised SF 298 a Cover

ARL - A NATIONAL REINVENTION LABORATORY
Selective Etching of Silicon for Selective Area Epitaxial Growth

by

Donna J. Advena
U.S. ARMY RESEARCH LABORATORY

John H. Dinan
U.S. ARMY CECOM NIGHT VISION AND ELECTRONIC SENSORS DIRECTORATE

ARL-TR-983

April 1996

Approved for public release; distribution unlimited.
Process conditions are described for selectively etching silicon by wet and dry etching techniques. High etch rates are achieved and a selectivity (etch rate of silicon/etch rate of masking material) as high as 600 is obtained when thermal oxide is used as a mask and SF₆ as the gas in a reactive ion etcher at high pressure. Dry etch process parameters are optimized to produce undercut edge profiles and smooth silicon floors, both of which are necessary to accommodate the growth of epitaxial material in recesses.
## REPORT DOCUMENTATION PAGE

### 1. AGENCY USE ONLY (Leave blank)

### 2. REPORT DATE
April 1996

### 3. REPORT TYPE AND DATES COVERED
Final, June 1992 to May 1994

### 4. TITLE AND SUBTITLE
Selective Etching of Silicon for Selected Area Epitaxial Growth

### 5. FUNDING NUMBERS
PE: 62

### 6. AUTHOR(S)
Donna J. Advena and John H. Dinan

### 7. PERFORMING ORGANIZATION NAME(S) AND ADDRESS(ES)
U.S. Army Research Laboratory
Attn: AMSRL-SE-ED
10235 Burbeck Rd, Suite 110
Fort Belvoir, VA 22060-5838

### 8. PERFORMING ORGANIZATION REPORT NUMBER
ARL-TR-983

### 9. SPONSORING/MONITORING AGENCY NAME(S) AND ADDRESS(ES)
U.S. Army Research Laboratory
2800 Powder Mill Road
Adelphi, MD 20783-1197

### 10. SPONSORING/MONITORING AGENCY REPORT NUMBER

### 11. SUPPLEMENTARY NOTES
AMS code: 622705AH94
ARL PR: 67E6CM

### 12a. DISTRIBUTION/AVAILABILITY STATEMENT
Approved for public release; distribution unlimited.

### 12b. DISTRIBUTION CODE

### 13. ABSTRACT (Maximum 200 words)
Process conditions are described for selectively etching silicon by wet and dry etching techniques. High etch rates are achieved and a selectivity (etch rate of silicon/etch rate of masking material) as high as 600 is obtained when thermal oxide is used as a mask and SF$_6$ as the gas in a reactive ion etcher at high pressure. Dry etch process parameters are optimized to produce undercut edge profiles and smooth silicon floors, both of which are necessary to accommodate the growth of epitaxial material in recesses.

### 14. SUBJECT TERMS
Silicon, reactive ion etching

### 15. NUMBER OF PAGES
18

### 16. PRICE CODE

### 17. SECURITY CLASSIFICATION OF REPORT
Unclassified

### 18. SECURITY CLASSIFICATION OF THIS PAGE
Unclassified

### 19. SECURITY CLASSIFICATION OF ABSTRACT
Unclassified

### 20. LIMITATION OF ABSTRACT
UL

NSN 7540-01-280-5500

Form Approved
OMB No. 0704-0188

Approved for public release; distribution unlimited.

427-102

Prescribed by ANSI Std. Z39-18

298-102
Executive Summary

The work summarized in this report was performed under a Technology Program Annex in support of the Night Vision and Electronic Sensors Directorate. This work will result in the development of a monolithic infrared detector, thus increasing the performance and decreasing the cost of infrared detector arrays.

A process was established to enable the epitaxial growth of HgCdTe infrared material in recesses formed in a silicon wafer. Reactive ion plasma etching was chosen to etch undercut cantilevers with smooth floors in silicon. With a thermal oxide used as the mask, process parameters were optimized at a power of 100 W, pressure of 200 mtorr, and a sulfur hexafluoride gas flow rate of 18 standard cubic centimeters per minute (sccm). The etch rate of a $1 \times 1$ cm silicon piece with an array of 50-μm square holes and 100-μm spacing was 32,230 Å/min; this etch rate was 147 times faster than that of thermal oxide.
1. Introduction

Mercury cadmium telluride infrared detector arrays are costly because of the material growth methods and fabrication procedures necessary to process the nonstandard size detector material. Selective area epitaxial growth of this detector material is a process that can reduce defect densities [1-3] and allow for growth directly on silicon, leading to a monolithic technology and significantly reduced fabrication costs. For epitaxial material to be grown in selected areas on a wafer, the starting wafer must have undercut recesses with a smooth, single crystalline floor. The goals of this work are to (1) produce an undercut profile in 15 μm of silicon, and (2) leave a smooth silicon floor in the recesses. The undercut profile is necessary to prevent sidewall growth of the epitaxial material, and the smooth floor is necessary to accommodate high-quality epitaxial growth. Figure 1 illustrates two possible configurations that would allow for growth in recesses. To achieve the desired edge profile and wafer surface, we investigated both wet and dry etching. We used thermal oxide and photoresist as masks to determine which would best serve as the masking material. We also optimized process conditions to obtain high etch-rate selectivity between the silicon and masking layer and to minimize damage to the surface of the silicon.

2. Wet Etching (100) Silicon

We investigated several chemical etchants to determine which, if any, would produce the desired edge profile and surface morphology on the silicon wafer. The starting wafer was (100) silicon with a top layer of either thermal oxide (silicon dioxide) or silicon monoxide. The oxide was patterned with AZ 1350 JSF striation free photoresist and etched in a buffered oxide etch (BOE) consisting of 1 part hydrofluoric acid to 10 parts ammonium fluoride. Several different chemical mixtures were used to etch the silicon. Table 1 is a summary of etchant recipes and their result [4-7].
Table 1. Results of wet etching silicon.

<table>
<thead>
<tr>
<th>Etchant</th>
<th>Ref.</th>
<th>Masking layer</th>
<th>Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td>50 mL H₂O</td>
<td>4</td>
<td>0.2-µm SiO</td>
<td>Etchant heated to 70 °C; anisotropic profile; angled sidewall underneath cantilever; rough surface.</td>
</tr>
<tr>
<td>15 g KOH</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>15 mL isopropanol</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1000 mL H₂O</td>
<td>5</td>
<td>0.2-µm SiO</td>
<td>Room temperature; no significant etching; sample was left in solution 5.0 minutes.</td>
</tr>
<tr>
<td>100 g NH₄F</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>2 mL H₂O₂ (30%)</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>8% HF</td>
<td>6</td>
<td>0.2-µm SiO</td>
<td>Mask etched; smooth floor; nonuniform in areas where SiO was removed.</td>
</tr>
<tr>
<td>75% HNO₃</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>17% CH₃COOH</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1 HF</td>
<td>7</td>
<td>0.2-µm SiO</td>
<td>Insignificant etching of Si; mask etched slowly.</td>
</tr>
<tr>
<td>3 HNO₃</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>10 CH₃COOH</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>5 mL HF (49%)</td>
<td>4</td>
<td>0.2-µm SiO</td>
<td>Fresh etchant at 30 °C; mask etched; smooth floor; bubbly and grainy in areas where SiO was removed. The same etchant cooled to room temperature had slower etch rate, and Si looked grainy. With same etchant a day old and at 25 °C, no etching took place.</td>
</tr>
<tr>
<td>93 mL HNO₃ (70%)</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>48 mL H₂O</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>5 mL HF (49%)</td>
<td>4</td>
<td>0.1-µm SiO₂</td>
<td>Fresh etchant at 30 °C; mask etched.</td>
</tr>
<tr>
<td>93 mL HNO₃ (70%)</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>48 mL H₂O</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Significant results in bold.

The etch rate of silicon in the KOH/H₂O/isopropanol mixture was highly dependent on the temperature of the etchant solution. Rates ranged from 0.23 µm/min at 60 °C to 1.1 µm/min at 80 °C. The etched surface was also extremely rough. The H₂O/NH₄F/H₂O₂ solution did not etch the silicon, and two of the three HF/HNO₃/CH₃COOH solutions and the HF/HNO₃/H₂O solution attacked the masking layer. Because all wet etchants significantly roughened the wafer surface and did not always produce the undercut cantilevers needed for growth, reactive ion plasma etching was investigated.
3. Dry Etching (100) Silicon

The dry etch system used for this study was a Plasma-Therm Batchtop reactive ion etcher with a 20 ft³/min rotary vane pump and throttle valve controller. The Batchtop was powered by a 13.56-MHz rf generator and had a parallel-plate configuration with an automatic matching network. Parameters that were varied included etch gas, flow rate, power, pressure, and etch time. The bias voltage, which is a result of other etching parameters, was also recorded. The wafers were (100) silicon patterned with photoresist or thermal oxide.

3.1 Photoresist Mask

The first set of experiments used a combination of CF₄ and O₂ gases and was carried out on silicon wafers patterned with AZ 1350 JSF photoresist. Table 2 shows selectivity and etch rates of silicon and photoresist versus rf power level. While the etch rates of both the silicon and photoresist increased with increasing power, selectivity did not dramatically change. The O₂ content was then varied from 8 to 25 percent while the other parameters were kept constant. Figure 2 illustrates how the selectivity between the silicon and photoresist varied with O₂ content. A maximum selectivity of two was obtained when the O₂ content of the etch gas was 16 percent. A selectivity of two was insufficient to etch 15 µm of silicon, because the photoresist is typically 2 µm thick. The etching of silicon using thermal oxide as the masking layer was then investigated.

Table 2. Etch rates and selectivity of silicon patterned with photoresist at varying power levels.

<table>
<thead>
<tr>
<th>Power (W)</th>
<th>Si etch rate (Å/min)</th>
<th>Resist etch rate (Å/min)</th>
<th>Selectivity (Si/resist)</th>
<th>Dc bias voltage (V)</th>
</tr>
</thead>
<tbody>
<tr>
<td>100</td>
<td>320</td>
<td>450</td>
<td>0.71</td>
<td>240</td>
</tr>
<tr>
<td>125</td>
<td>560</td>
<td>880</td>
<td>0.63</td>
<td>290</td>
</tr>
<tr>
<td>200</td>
<td>1260</td>
<td>2110</td>
<td>0.60</td>
<td>390</td>
</tr>
</tbody>
</table>

Other etch parameters: pressure = 200 mtorr, O₂ content = 8% in CF₄, and total gas flow = 20 sccm. Pattern of 100-µm open lines with 200-µm spaces.

Figure 2. Etch rate selectivity (silicon/photoresist) versus percentage of oxygen content in CF₄.
3.2 Thermal Oxide Mask

The wafers were (100) silicon with an 1100-Å thermal oxide masking layer. The etching conditions were the same as before: power = 100 W, pressure = 200 mtorr, total gas flow = 22 sccm, bias voltage = 240 V, and a pattern of 100-μm lines with 200-μm spaces. A maximum selectivity of 22 was obtained at 14-percent oxygen, as shown in figure 3. However, the surface of the silicon was unacceptably roughened under these etching conditions. The gas was then switched to very-large-scale integration (VLSI) grade SF$_6$ with the other parameters as follows: pressure = 200 mtorr, power = 100 W, SF$_6$ flow rate = 18 sccm, and bias voltage = 12 V. With the new etch gas, the selectivity increased to 70. The edge profile was similar to that obtained with the CF$_4$/O$_2$ mixture, but the surface morphology of the silicon was significantly improved as compared to the previous procedure. The improved surface morphology was probably due to the drop in bias voltage, which resulted in less ion bombardment at the surface of the silicon.

During this study, it was found that pattern size dramatically affected etch rates. A 3-in. silicon wafer was patterned with square holes of three sizes: 50, 100, and 500 μm. Table 3 shows how the etch rate increased with decreasing hole size. Since the thermal oxide etch rate did not change much, selectivity increased for decreasing hole size. Table 4 lists etch rates and selectivity for a second set of etching parameters. A selectivity as high as 600 was established for a square hole, 50 μm on a side, with the following parameters: power = 100 W, pressure = 300 mtorr, SF$_6$ gas flow = 15 sccm, and O$_2$ gas flow = 1.7 sccm. However, the addition of oxygen made the surface rough, and the sidewalls appeared to extend out more from underneath the cantilever compared to samples etched at 200-mtorr pressure and no oxygen.

Table 5 documents how pressure changes affected selectivity. The selectivity starts to increase with increasing pressure, but drops off dramatically between 300 and 500 mtorr. The effect of an oxygen plasma clean before the sulfur hexafluoride etch is also demonstrated in this table. The oxygen

![Figure 3. Etch rate selectivity (silicon/thermal oxide) versus percentage of oxygen content in CF$_4$.](image)
Table 3. Effect of hole size on etch rates and selectivity.

<table>
<thead>
<tr>
<th>Hole size (100-μm spacing)</th>
<th>Silicon area/total area</th>
<th>Si etch rate (Å/min)</th>
<th>Oxide etch rate (Å/min)</th>
<th>Selectivity (Si/oxide)</th>
</tr>
</thead>
<tbody>
<tr>
<td>500 × 500 μm</td>
<td>0.69</td>
<td>8,000</td>
<td>115</td>
<td>70</td>
</tr>
<tr>
<td>100 × 100 μm</td>
<td>0.25</td>
<td>19,500</td>
<td>145</td>
<td>134</td>
</tr>
<tr>
<td>50 × 50 μm</td>
<td>0.11</td>
<td>22,300</td>
<td>145</td>
<td>154</td>
</tr>
</tbody>
</table>

Etching parameters: power = 100 W, pressure = 200 mtorr, and SF₆ flow rate = 15 sccm.

Table 4. Effect of hole size on etch rates and selectivity for different pressure and flow rate.

<table>
<thead>
<tr>
<th>Hole size (100-μm spacing)</th>
<th>Silicon area/total area</th>
<th>Si etch rate (Å/min)</th>
<th>Oxide etch rate (Å/min)</th>
<th>Selectivity (Si/oxide)</th>
</tr>
</thead>
<tbody>
<tr>
<td>500 × 500 μm</td>
<td>0.69</td>
<td>9,050</td>
<td>45</td>
<td>200</td>
</tr>
<tr>
<td>100 × 100 μm</td>
<td>0.25</td>
<td>22,700</td>
<td>75</td>
<td>300</td>
</tr>
<tr>
<td>50 × 50 μm</td>
<td>0.11</td>
<td>27,400</td>
<td>45</td>
<td>600</td>
</tr>
</tbody>
</table>

Etching parameters: power = 100 W, pressure = 300 mtorr, total gas flow rate = 16.7 sccm (10% O₂ in SF₆).

Table 5. Effect of pressure change on etch rates and selectivity.

<table>
<thead>
<tr>
<th>Pressure (mtorr)</th>
<th>Si etch rate (Å/min)</th>
<th>Oxide etch rate (Å/min)</th>
<th>Selectivity (Si/oxide)</th>
</tr>
</thead>
<tbody>
<tr>
<td>200</td>
<td>15,880</td>
<td>170</td>
<td>93</td>
</tr>
<tr>
<td>300</td>
<td>8,440</td>
<td>50</td>
<td>169</td>
</tr>
<tr>
<td>300 (with O₂ preclean)</td>
<td>10,070</td>
<td>130</td>
<td>77</td>
</tr>
<tr>
<td>500</td>
<td>520</td>
<td>70</td>
<td>7.4</td>
</tr>
</tbody>
</table>

Etch parameters: power = 100 W, SF₆ flow rate = 15 sccm, and 200 × 200 μm open squares with 100-μm spacing.

Preclean increased the silicon and oxide etch rates, but decreased the selectivity.

The next batch of substrates were (100) Si with 13,500 Å of thermal oxide as the masking layer. The thicker oxide allowed for longer etch times and deeper etching into the silicon. A scanning electron micrograph of an etched sample is shown in figure 4. The angled profile of the oxide layer was due to lithography problems during the BOE etch of the oxide layer, and was not a result of plasma etching. The tapered oxide mask could also account for the bottom surface near the edge of the hole appearing rounded instead of flat.

The effect of flow rate on selectivity and surface morphology was investigated next. The flow rate of the SF₆ gas was varied from 10 to 30 sccm, as shown in table 6. The oxide etch rate was fairly constant, while the silicon etch rate increased with an increase in flow rate, peaking at 20 sccm and then dropping off. The dc bias voltage did not change with changes in the flow rate of the gas, remaining at 15 V. While the flow rates between 15 and 25 sccm produced fairly smooth surfaces, rates above and below that window created grainy, rough surfaces.

In additional experiments, we added argon to the SF₆ for a total flow rate of 15 sccm to determine its effect on the etch rates and selectivity. At
Figure 4. SEM photograph of plasma-etched recess in (100) Si. Etch parameters: power = 100 W, pressure = 200 mtorr, SF$_6$ flow rate = 18 sccm.

Table 6. Effect of SF$_6$ flow rate on etch rates and selectivity.

<table>
<thead>
<tr>
<th>Flow rate (sccm)</th>
<th>Si etch rate (Å/min)</th>
<th>Oxide etch rate (Å/min)</th>
<th>Selectivity (Si/oxide)</th>
</tr>
</thead>
<tbody>
<tr>
<td>10</td>
<td>29,160</td>
<td>250</td>
<td>117</td>
</tr>
<tr>
<td>15</td>
<td>29,820</td>
<td>240</td>
<td>124</td>
</tr>
<tr>
<td>18</td>
<td>32,230</td>
<td>220</td>
<td>147</td>
</tr>
<tr>
<td>20</td>
<td>33,180</td>
<td>220</td>
<td>151</td>
</tr>
<tr>
<td>25</td>
<td>30,840</td>
<td>240</td>
<td>129</td>
</tr>
<tr>
<td>30</td>
<td>27,440</td>
<td>250</td>
<td>110</td>
</tr>
</tbody>
</table>

Etch parameters: power = 100 W, pressure = 200 mtorr, and pattern of 50 x 50 μm holes.

2-percent Ar, the bias voltage and selectivity remained the same (15 V and 124, respectively). With 25-percent Ar, the bias voltage increased slightly to 20 V, and the selectivity decreased slightly to 112. The resulting silicon surface exhibited rougher morphology in both cases.

Most samples were etched with the substrate "as is"; that is, no attempt was made to clean the surface before the plasma etch. After the oxide was patterned, the photoresist was removed by the samples being rinsed in acetone, then methanol, and dried with nitrogen. However, we precleaned a few samples in various ways to see if this could improve the fairly smooth surface. A preclean etch with sulfuric acid:hydrogen peroxide, 4:1, resulted in an extremely rough surface and a lower silicon etch rate. Precleaning samples in acetone with an ultrasonic cleaner and rinsing with methanol also roughened the surface. An oxygen plasma preclean was also investigated, and it too had a negative impact on the smoothness of the surface. All attempts to preclean the wafers resulted in etched surfaces with rougher surface morphologies.
The parameters for etching silicon to obtain a high selectivity over oxide and a smooth floor were optimized at 100-W power, 200-mtorr pressure, and 18-sccm flow rate of SF₆ gas. Although the recessed floors were fairly smooth, the goal was to have a recessed floor as smooth as the original surface. Therefore, etching was examined on an oxide/poly-Si/oxide/Si wafer. The goal was to plasma etch through the poly-Si with the top oxide used as the mask, and leave enough oxide on the bottom to protect the underlying single crystalline silicon. The bottom oxide could then be etched before epitaxial growth.

4. Dry Etching Recesses in Poly-Silicon

In the following experiments, the wafers had a configuration as shown in figure 1(b), with a top oxide layer 1 μm thick, 15 μm of poly-Si, and a bottom oxide layer 1000 Å thick. The top oxide was patterned with photore sist and etched in BOE. The photoresist was then removed, leaving the top oxide layer to serve as the mask for the poly-silicon. The etch parameters were pressure = 200 mtorr, power = 100 W, SF₆ flow rate = 18 sccm, and bias voltage = 12 V. The etch was stopped to leave 300 to 600 Å of oxide at the bottom of the recess. Therefore, the remaining oxide could be etched in BOE just before growth of the epitaxial layer. The dry etch resulted in an undercut profile with an overhanging oxide cantilever, an excellent candidate wafer for selective area epitaxial growth. The scanning electron micrograph in figure 5 shows the undercut profile in the polysilicon and the overhanging oxide cantilever.

Figure 5. SEM photograph of plasma-etched poly-Si with oxide mask. Etch parameters: power = 100 W, pressure = 200 mtorr, and SF₆ flow rate = 18 sccm.
5. Conclusions

In this study, a process was established to enable the epitaxial growth of HgCdTe in recesses formed in a silicon wafer. Reactive ion plasma etching was chosen as the method to etch undercut cantilevers with smooth floors in silicon. The method resulted in high selectivity, etching silicon many times faster than thermal oxide. Selectivity was dependent on the hole size of the pattern. The optimized parameters that produced the highest selectivity and the smoothest floor in silicon were power = 100 W, pressure = 200 mtorr, and SF₆ gas flow rate = 18 sccm. Plasma etching produced the undercut cantilevers necessary to prevent sidewall growth of epitaxial material, and left a smooth oxide protective layer while the substrate awaited growth.

Acknowledgements

The authors wish to thank Bernard Rod of ARL for the thermal oxide growth on the wafers, Phil Boyd of ARL for SEM photographs and review of the paper, Mary Miller of ARL for review and editing of the paper, and Patricia Charlton of ARL for technical reviewing of the paper.

References

Distribution

Adminstr
Defns Techl Info Ctr
Attn DTIC-OCP
8725 John J Kingman Rd Ste 0944
FT Belvoir VA 22060-6218

ARPA
Attn B Kaspar
Attn J Pennella
Attn L Stotts
Attn R Balcerak
3701 N Fairfax Dr
Arlington VA 22203-1714

Asst Dpty CG for RDE Hdqtrs
US Army Matl Cmdn
Attn AMCRD COL S Maness
5001 Eisenhower Ave
Alexandria VA 22333-0001

CECOM Sp & Terrestrial Commctn Div
Attn AMSEL-RD-ST-MC-M H Soicher
FT Monmouth NJ 07703-5203

Dpty Assist Scy for Rsrch & Techl
Attn SARD-TT B Reisman
Attn SARD-TT D Chait
Attn SARD-TT F Milton Rm 3E479
Attn SARD-TT K Kominos
Attn SARD-TT T Killion
The Pentagon
Washington DC 20310-0103

Dpty CG for RDE Hdqtrs
US Army Matl Cmdn
Attn AMCRD BG Beauchamp
5001 Eisenhower Ave
Alexandria VA 22333-0001

ODCSOPS
Attn BG Rose
Attn D Schmidt
Washington DC 20310-1001

OSD
Attn OUSD(A&T)/ODDDR&E(R) J Lupo
The Pentagon
Washington DC 20301-7100

Prin Dpty for Acquisition Hdqtrs US Army
Matl Cmdn
Attn AMCDCG-A D Adams
Attn AMCDCG-T M Fisette
5001 Eisenhower Ave
Alexandria VA 22333-0001

US Army CECOM
Night Vision & Elec Sensors Dir
Attn AMSEL-NV J Pollard
Attn AMSEL-NV J Ratches
Attn AMSEL-NV-TTPD D Bohan
Attn AMSEL-NV-TTPD J Dinan
(20 copies)
10221 Burbeck Rd Ste 430
FT Belvoir VA 22060-5806

USAASA
Attn MOAS-AI W Parron
9325 Gunston Rd Ste N319
FT Belvoir VA 22060-5582

USAF SMC/CED
Attn DMA/JPO M Ison
2435 Vela Way Ste 1613
Los Angeles AFB CA 90245-5500

Mass Institute of Technology
Attn 36-465 Q Hu
Cambridge MA 02139

Stanford Univ
Solid State Electronics
Attn R F Pease
McCullough Rm 205
Stanford CA 94305-4055

15
Distribution (cont'd)

Univ of New Mexico
Ctr for High Technology Materials
Attn L. Lester
EECE Bldg Rm 125
Albuquerque NM 87131

CECOM RDEC
Electronic Systems Div Dir
Attn J. Niemela
FT Monmouth NJ 07703

Lockheed Martin Mis & Spc
Advanced Technology Ctr
Attn G. Gal Sr Staff 0/97-80
3251 Hanover St Bldg 202
Palo Alto CA 94304-1198

Texas Instruments
Attn H. F. Schaake
PO Box 655936 MS 150
Dallas Tx 75265

US Army Rsrch Lab
Attn AMSRL-SE H. Pollehn
Attn AMSRL-SE-ED D. Advena (20 copies)
Attn AMSRL-SE-ED J. Malamas
Attn AMSRL-SE-ED P. Charlton
Attn AMSRL-SE-ED S. Kennerly

US Army Rsrch Lab (cont'd)
Attn AMSRL-SE-ED W. Tardiff
Attn AMSRL-SE-EL A. Mott
Attn AMSRL-SE-EL B. Ketchel
Attn AMSRL-SE-EL M. Miller
Attn AMSRL-SE-EM N. Dhar
Attn AMSRL-SE-EM P. Boyd
Attn AMSRL-SE-EM R. Hoffman
Attn AMSRL-SE-EM W. Clark
10235 Burbeck Rd Ste 110
FT Belvoir VA 22060-5838

Army Rsrch Lab
Attn AMSRL-PS-PD R. Leavitt
Attn AMSRL-OP-SD-TA Mail & Records Mgmt
Attn AMSRL-OP-SD-TI Tech Lib (3 copies)
Attn AMSRL-OP-SD-TP Tech Pub (5 copies)
Attn AMSRL-PS-PB B. Beck
Attn AMSRL-PS-PB D. Beekman
Attn AMSRL-PS-PB J. Little
Attn AMSRL-PS-PB K. Olver
Attn AMSRL-PS-PB L. Lucas
Attn AMSRL-SE-E J. Pelligrino
Adelphi MD 20783-1197