


**Complementary 2-D MESFET for
Low Power Electronics**

Interim Report # 3

**Air Force SBIR Phase I
Contract Number: F33615-95-C-1679**



June 28, 1995

Delivered To:

**Dr. Edgar J. Martinez
BLDG 620
2241 Avionics Circle Ste 17
Wright-Patterson AFB OH 45433-7319
TEL: (513) 255-8636**

From:

**Advanced Device Technologies, Inc.
2015 Ivy Road, Ste. 308
Charlottesville, VA 22903
TEL: (804) 979-4103**


Dr. William C.B. Peatman, President

19950630 114

Approved for public release; distribution is unlimited.

**Complementary 2-D MESFET for Low Power Electronics
(AirForce SBIR Contract F33615-95-C-1679)**

Phase I Interim Report #3

As detailed in the Phase I proposal, the project has four major tasks. These are 1) assessment of the p-channel 2-D MESFET device fabrication, 2) development of a p-channel 2-D MESFET model and implementation of the model into AIM-SPICE, 3) circuit simulations of complementary 2-D MESFET circuits using AIM-SPICE and comparison with conventional circuits, and, 4) analysis of manufacturability and technology insertion issues. This report summarizes progress in each task area through 28 JUN 95.

Task 1: Assessment of p-Channel Device Fabrication

The assessment of the p-channel 2-D MESFET device fabrication is underway. Heterostructure modeling of a prospective AlGaAs/InGaAs/GaAs structure was completed and an order was placed for growth of the wafer. Once the wafer is delivered, the p-channel device fabrication will commence.

Task 2: Development of p-Channel 2-D MESFET Model

The development of a p-channel 2-D MESFET model is underway. The new p-channel model is similar to the n-channel model and uses realistic values for the hole mobility, saturation velocity and Schottky barrier height. The model has been implemented into AIM-Spice and is presently being used simulate the current-voltage characteristics of p-channel 2-D MESFETs. Simulated 0.5 micron width p-channel 2-D MESFET $I_d - V_{ds}$ and $I_d - V_{gs}$ characteristics are shown in Fig. 1 and 2, respectively. The simulations indicate that devices fabricated on the designed structure should yield devices which are in the proper range of peak current and threshold voltage for use in complementary 2-D MESFET circuits. The model is now being used to simulate low power complementary 2-D MESFET logic circuits.

Task 3: Complementary 2-D MESFET Circuit Simulations

Circuit simulations of complementary 2-D MESFET circuits are just getting underway and will be reported in the next Report.

Task 4: Manufacturability and Technology Insertion Issues

A comprehensive technology analysis of complementary 2-D MESFET circuits will be performed throughout the duration of the Phase I project. It will serve to summarize the main advantages of a complementary 2-D MESFET over existing technologies and to address any potential barriers to insertion of the complementary 2-D MESFET technology into the large scale IC manufacturing environment.

A-1		
-----	--	--






Fig. 1. Simulated I_d vs. V_{ds} characteristics of p-channel 2-D MESFET ($L_g \times W_0 = 0.5 \times 0.5 \mu\text{m}$).




Fig. 2. Simulated I_d vs. V_{gs} characteristics of p-channel 2-D MESFET ($L_g \times W_0 = 0.5 \times 0.5 \mu\text{m}$).

Distribution List

- 1-4 Dr. Edgar J. Martinez
BLDG 620
2241 Avionics Circle Ste 17
Wright-Patterson AFB OH 45433-7319
TEL: (513) 255-8636
- 5 Mark D. Sauls, Contract Negotiator
Wright Laboratory WL/AAKE BLDG 7
2530 C ST
Wright Patterson AFB OH 45433-7607
- 6 Administrative Contracting Officer
DCMAO Baltimore
ATTN: Chesapeake
200 Towsontown Blvd. West
Towson, MD 21204-5299
- 7-8 Defense Technical Information Center
Building 5, Cameron Station
Alexandria, VA 22304-6145
- 9 Defense Contracts Office
U.S. Federal Court House, Rm 222
255 W. Main Street
Charlottesville, VA 22902
ATTN: Mr. Wade Payne