
FINAL REPORT

SBIR PHASE II

"ELECTRONICALLY STEERABLE AGILE BEAM ANTENNA"

Contract DAAE07-87-C-R102

USA TANK AND AUTOMOTIVE COMMAND



October 30, 1989

Principal Investigator : Stephen C. Peterson Project Manager : Thomas J. McLaughlin

> TECHNICAL RESEARCH ASSOCIATES 410 CHIPETA WAY SALT LAKE CITY, UTAH 84108 (801) 582 - 8080

> > DTIC QUALITY INSPECTED 3

19950112 056

م تعريم ا

REPORT DOC	UMENTATION PA	GE		orm Approved MB No. 0704-0188
Public reporting burden for this collection of informa gathering and maintaining the data needed, and com collection of information, including suggestions for re Davis Highway, Suite 1204, Arlington, VA 22202-4302	tion is estimated to average 1 hour per i pleting and reviewing the collection of is iducing this burden, to Washington Hear , and to the Office of Management and	esponse, including the time for iformation. Send comments ri- liquarters Services, Directorate Judget, Paperwork Reduction f		
1. AGENCY USE ONLY (Leave blank)	2. REPORT DATE October 30, 1989	3. REPORT TYPE A Final 9/8	ND DATES CO	VERED
. TITLE AND SUBTITLE		1 1 1 1 1 1 1 1 1 1		G NUMBERS
Electronically Steerable	Agile Beam Antenna	1	C DAAEC)7-87-C-R102
. AUTHOR(S)			-	
Stephen C. Peterson Thomas J. McLaughlin				
PERFORMING ORGANIZATION NAME	(S) AND ADDRESS(ES)		8. PERFOR	MING ORGANIZATION
Technical Research Assoc	iates			NUMBER
410 Chipeta Way	100		N/A	
Salt Lake City, Utah 84	100			
. SPONSORING/MONITORING AGENCY	NAME(S) AND ADDRESS(ES)		10. SPONS	
US Army Tank-automotive				Y REPORT NUMBER
ATTN: AMSTA-TR-V			N/A	
Warren, MI 48397-5000			N/ A	
1. SUPPLEMENTARY NOTES	۰۰. مرکز این می این این این این این این این این این ای			
22a. DISTRIBUTION / AVAILABILITY STAT Approved for public rele		is unlimited.	126. DISTR	IBUTION CODE
13. ABSTRACT (Maximum 200 words)		·		
The Electronically Steerable Ag Small Business Innovative Rese antenna that transmits real-time command center (CC). The ES direction of the incoming VHF the radio frequency (RF) micro eight circular-polarized, helical mechanical system are: 1) bette because of circular-polarized, helical direction to the CC can be done	earch (SBIR) Program. e analog video from an u SABA uses a Very High command link from the wave signal carrying the antennas. The advanta er reliability because the helical design; and 3) bet	The goal of the p inmanned robotic Frequency (VHF) CC. The ESABA e video from the v ges of the ESABA re are no moving p ter performance b	roject is to vehicle (RV) phased arr then elect: ideo transm approach parts; 2) bet	develop a rugged () to a manned ray to determine the ronically switches itter to one of over a conventional ter link margin
14. SUBJECT TERMS				
Antenna; Microwave; ver	y high frequency (V	HF);		5. NUMBER OF PAGES 61
Analog video; Microcont	roller; Robotic Veh	icle	10	5. PRICE CODE
	SECURITY CLASSIFICATION	19. SECURITY CLASSIF	ICATION 2	
		OF ABSTRACT		. LIMITATION OF ABSTRAC

	Unclassified
NS: J	7540-01-280-5500

460

and the state of the second state of the secon

in the second

وستصفح المتحج المرتيص والأرا

Come and Standard Form 298 (Rev 2-89) TABLE OF CONTENTS

۸.

I. INTRODUCTION

I.A.	BACKGROUND5
I.B.	PURPOSE OF ESABA AND ADVANTAGES6
I.C.	SYSTEM BLOCK DIAGRAM
II. VHF LI	INK
II.A.	OVERVIEW
II.A.	
	2. THEORY OF PHASED ARRAY
II.B.	PHASING BOARD (PB)
II.B.	
II.B.	
II.B.	
II.C.	PHASING BOARD DRIVER (PBD)
II.C.	
II.C.	· · · · · · · · · · · · · · · · · · ·
II.C.	
	WHIP ANTENNAS
II.D.	
	2. PICTURE
	VHF SYSTEM TEST
	1. VHF PHASED ARRAY ANTENNA PATTERNS25
· II.E.	2. PICTURES OF VHF ANTENNA TEST RANGE27
III. MICRO	
III.A.	OVERVIEW
	HELICAL ANTENNAS
III.E	
III.E	
III.E	
	MICROWAVE SWITCH BOARD (UWSB)
III.C	
III.C	
III.C	
III.D.	MICROWAVE SWITCH DRIVER BOARD (UWSDB)
III.D	
III.D	
III.D	.3. PICTURE AND SCHEMATICS
IV. MICROC	CONTROLLER AND RADIO
	OVERVIEW
IV.B.	MICROCONTROLLER
IV.B.	1. GENERAL SPECIFICATIONS
IV.B.	
IV.B.	-
	RADIO
IV.C.	
IV.C.	
IV.C.	
IV.C.	
TA.C.	

Á	vanability Codes
Dist	Avail and / or Special
A-1	

.....

2

.

V. SOFTWARE

V.A.	0	VERVIEW					
V.B.	М	ODE SELECTION					
	V.B.1.	DIP SWITCH SELECTION OF OPERATION MODES47					
		COMPUTER OPERATING PROPERLY (COP) ACTIVATION48					
v.c.	М	AIN PROGRAM					
	V.C.1.	FLOW CHART					
		EXPLANATION					
	V.C.3.						
V.D.	F	ORTH MONITOR AND SYSTEM TEST AIDS					
2	V.D.1.	OPERATION					
	V.D.2.	FORTH WORDS					
	V.D.3.	FORTH PROGRAM LISTING					
VI. J	POWER M	ODULE					
VI.A.	. P	OWER REQUIREMENTS					
VI.B.	. P	OWER MODULE SPECIFICATIONS					
VI.C	. P	OWER MODULE PICTURE					
<u>vII.</u>	SYSTEM	ENCLOSURES					
VII.	A. M	AST AND DOME STRUCTURE					
VII.I	B. 1	9" RACK SYSTEM ENCLOSURE					
<u>VIII</u>	. SYSTE	M PERFORMANCE					
VIII	.A. 5	YSTEM PERFORMANCE AND THE					
VIII	.B. S	REQUIREMENTS OF THE CONTRACT					
<u>IX.</u> 2	APPENDI	CES					
		AIN PROGRAM CODE LISTING ORTH PROGRAM CODE LISTING					
IX.B.	. r	UKTR PROGRAM CODE LISTING					

۰. • ب

- - - - -

- IX.C. PARTS LIST WITH VENDOR AND COST DATA
- IX.D. TRA CAPABILITIES GUIDE
- IX.E. PHASE I FINAL REPORT

LIST OF FIGURES

ι,

. ...

.

	BCE
FIGURE 1	System Block Diagram7
FIGURE 2	Two Element Radiation Patterns9
FIGURE 3	Azimuthal Pattern from Two Antennas
FIGURE 4	Diagonal and Broadside Radiation Patterns11
FIGURE 5	Directional Patterns from Four Element Array12
FIGURE 6	Computer Generated Directional Patterns
FIGURE 7	Block Diagram of Phasing Board14
FIGURE 8	A PIN Switch in the Phasing Board15
FIGURE 9	Logic Levels to Drive Phasing Board
FIGURE 10	Measured Phased Shifts through Phasing Board17
FIGURE 11	Schematic of Phasing Board Driver
FIGURE 12	Radiation Pattern for Phased Array ("N")25
FIGURE 13	Radiation Pattern for Phased Array ("NE")25
FIGURE 14	Radiation Pattern for Phased Array ("E")25
FIGURE 15	Radiation Pattern for Phased Array ("SE")25
FIGURE 16	Radiation Pattern for Phased Array ("S")26
FIGURE 17	Radiation Pattern for Phased Array ("SW")26
FIGURE 18	Radiation Pattern for Phased Array ("W")26
FIGURE 19	Radiation Pattern for Phased Array ("NW")26
FIGURE 20	Typical Radiation Pattern from Helical Antenna30
FIGURE 21	Radiation Pattern, 2.2 GHz, Top Helical
FIGURE 22	Radiation Pattern, 2.2 GHz, Bottom Helical31
FIGURE 23	Radiation Pattern, 1.71 GHz, Top Helical31
FIGURE 24	Radiation Pattern, 1.71 GHz, Bottom Helical32
FIGURE 25	Branched and Spoke Design of Microwave Switch34
FIGURE 26	Shunt Type Design of Microwave Switch
FIGURE 27	Schematic of Microwave Switch Board
FIGURE 28	Artwork for Microwave Switch Board
FIGURE 29	Logic levels for microwave switch driver board39
FIGURE 30	Schematic of Microwave Switch Driver Board41
FIGURE 31	Schematic of Microcontroller Board45
FIGURE 32	Flow Chart of Main Program

LIST OF PHOTOGRAPHS

PHOTOGRAPH	1	Phasing Board20
PHOTOGRAPH	2	Phasing Board Driver
PHOTOGRAPH	3	Whip Antennas24
PHOTOGRAPH	4	VHF Antenna Test Range
PHOTOGRAPH	5	Helical Antennas
PHOTOGRAPH	6	Microwave Switch Board
PHOTOGRAPH	7	Microwave Switch Driver Board40
PHOTOGRAPH	8	Microcontroller Board
PHOTOGRAPH	9	Power Module
PHOTOGRAPH	10	Helical Antenna Support
PHOTOGRAPH	11	Dome Enclosure
PHOTOGRAPH	12	19" Rack Enclosure60

4

 \mathbf{X} .

i

I. INTRODUCTION

I.A. BACKGROUND

The Army Tank and Automotive Command (TACOM) is developing robot vehicles for reconnaissance into hazardous areas. The vehicle is controlled remotely by an operator who can see the terrain in which the vehicle is operating as well as hear engine noises to help in the control of the robot. The operating terrain is monitored by several video cameras, some of which are specialized. The video and other data are transmitted from the vehicle (RCV) to the base station (RCC) by four channels in the frequency band of 1700 to 2500 MHz. This link is called the microwave link. Data used to control the vehicle are transmitted from the base station (RCC) to the vehicle on a VHF link at 225 to 235 MHz.

Early AGVT robots used a mechanically pointed horn type microwave antenna to relay the video and other data to the base station. The antenna had to be pointed both in azimuth and elevation towards the base station. It used a signal from the RCC to track the base as the vehicle maneuvered. The mechanical system was cumbersome and had no potential to use reflected signal propagation if the line of sight path was lost. TRA proposed to TACOM that an electrically steerable agile beam antenna (ESABA) could be constructed that would have no movable mechanical parts and would have the potential for reflected signal linking. Further, since the antenna would be controlled electronically, tracking the base station would occur very fast, allowing for rapid vehicle turns and rapid signal reacquisition.

TRA was awarded a SBIR Phase I contract to prove the feasibility of the idea. The details of this work are included as Appendix Briefly, a four antenna azimuthal array operating at 440 MHz X.E. A dedicated computer controlled a PIN switch which was built. caused the array to electronically sweep in a circular azimuthal When a radio signal was heard, the computer would pattern. determine in which quadrant the signal was strongest and route Upon completion of the radio communication to that sector. communication, the scanning would resume until the next signal was The prototype antenna worked well and was tested in one of heard. The antenna could switch from a direct down the local canyons. canyon path to a stronger reflected signal if the direct path was weaker due to intervening obstructions. Because of the success of the Phase I feasibility study and hardware TRA was awarded a Phase II contract to develop two prototype ESABA antenna systems. This work started in late August 1987, was delayed for four months due to federal budget delays, and was completed at the end of October 1989 ahead of schedule considering the four month delay.

I.B. PURPOSE OF ESABA AND ADVANTAGES

The purpose of the ESABA is to provide TACOM with a more effective steerable microwave antenna for the robot vehicle (RCV). The ESABA has several advantages:

1. The ESABA is a completely electronic antenna and has no moving parts to wear out, break, or jam.

2. The ESABA antenna system is designed to have an equal or better gain than the mechanical horn antenna that it replaces. Thus it will provide a better link margin.

3. If for some reason the base station (RCC) "beacon" signal is lost, for example the vehicle goes behind an obstruction, reacquisition of the video signals by the RCC will be much faster because the robot, with its rapid electronic scanning in azimuth, will be able to find the RCC in milliseconds.

4. The ESABA allows for the use of reflected signals as the communication link when the direct line of sight signal is lost as the RCV passes behind an obstruction, since the ESABA directs the microwave link at the strongest RCC signal.

I.C. SYSTEM BLOCK DIAGRAM

.

Figure 1 shows the ESABA system block diagram. Four end fed half wave length dipole whip type antennas form a phased array. This array of four antennas can be configured by switching and phasing into eight different directional antennas. Each of these antennas covers a separate 45 degree sector in azimuth. Only one of the eight antennas is active at any one time but all eight are formed at up to 2500 times per second, depending upon the signal strength response time (see Section V.B.1). This scanning allows the RCV ESABA computer to determine in which of the eight sectors the RCC is and thus in which sector to direct the video.


The switching and phasing board electronically creates the eight different VHF array antennas which are used in a direction finding mode. The switching and phasing board is controlled by the ESABA system computer. Received RF is passed through to the VHF ESABA dedicated receiver (IMSCO Model ADX-MR).

The VHF receiver listens to the RCV control signals sent by the RCC. Signal strength information is sent from the receiver to a signal strength converter on the CPU board.

The signal strength converter provides level shifting, gain adjustment and filtering. This processed signal is then converted into digital information by an A/D converter and accessed by the

ESABA dedicated computer.

The ESABA computer controls the configuration of the eight VHF antennas and compares the strength of the received RCC signal in each of the eight sectors. This sector/signal strength information is used to control a single pole eight throw microwave PIN switch. The PIN switch thus routes the video data to one of eight helical microwave antennas that is pointing to the RCC at that moment.





II. VHF LINK

II.A. OVERVIEW

II.A.1. PURPOSE OF VHF LINK

The purpose of the VHF link is allow the ESABA system to find the direction of the RCC from the RCV. Since the RCV is continually moving through the terrain this information is constantly changing especially during RCV turns.

II.A.2. THEORY OF THE PHASED ARRAY

A single vertical antenna radiates a radio wave equally well in all azimuthal directions. Two vertical antennas can be spaced at various distances and fed in various phase relationships to produce azimuthal radiation patterns that vary in strength. In Figure 2a we see that if two antennas are located in the same place (0 degrees separation) and fed in phase their radiated waves superpose and produce a wave that has twice the amplitude of either single wave.

Figure 2b shows the case of separating the two antennas by 1/4 wavelength (90 degrees of phase) and feeding them in phase. In the direction of interest one gets a signal that is somewhat greater in amplitude than the individual signals due to superposition. This superposed signal is lower in amplitude than the superposed signal shown in Figure 2a.

Figure 2c shows antennas A1 and A2 separated by 1/4 wavelength but this time fed minus 90 degrees out of phase. Note that the individual waves superpose to provide twice the signal in the direction of interest.

In Figure 2d the antennas are still separated by 1/4 wavelength but we have reversed the phase of the feeding signals to plus 90 degrees. Note that the superposed signals completely cancel. Here one is "looking" at the same array as in 2c but from the back of the array where the array is fed as in 2c,that is antenna 1 is fed at 0 phase and antenna 2 is fed at minus 90 degrees phase.




FIGURE 2C

FIGURE 2D

FIGURE 2 TWO ELEMENT RADIATION PATTERNS

Figure 3 shows the azimuthal radiation pattern from the two antennas separated by 1/4 wavelength with A1 fed at 0 degrees phase and A2 fed at minus 90 degrees. A strong 2X (3 dB) signal is radiated in the 0 degree direction and no signal is radiated in the back, 180 degree direction. A similar but even stronger forward radiation pattern can be formed by spacing three antennas in a straight line each spaced at 1/4 wavelength and fed at 0 degrees, -90 degrees and -180 degrees.





FIGURE 3 AZIMUTHAL PATTERN FROM TWO ANTENNAS

Figure 4 shows how directional (gain) antenna arrays can be formed from four single antennas spaced on the corners of a 1/4 wavelength square. In Figure 4a two opposite antennas are fed at -90 and the other opposite antennas at 0 and -180 degrees respectively. This produces strong radiation in the 315 (NNW) direction. Figure 4b shows two adjacent antennas fed at 0 degrees and the other two adjacent antennas fed at -90 degrees. Now a strong pattern is generated in the 0 degree (N) direction and no signal is radiated off the back of the antenna array.



STRONG PATTERN

FIGURE 4A

FIGURE 4B

FIGURE 4

DIAGONAL AND BROADSIDE RADIATION PATTERNS

Figure 5 shows how eight different directional patterns can be formed by four antennas spaced 1/4 wavelength and fed with different phasing. This is basically how TRA can sample radio signals from eight sectors of azimuth. Because the antennas that comprise the array interact the radiation patterns actually obtained differ slightly from those computer generated. Figure 6 shows computer generated radiation patterns for the 0,-90 and 0,-90,-180 fed four square arrays.





FIGURE 5 DIRECTIONAL PATTERNS FROM FOUR ELEMENT ARRAY

e. - - - -

· · · · ·



COMPUTER GENERATED DIRECTIONAL PATTERNS

II.B. PHASING BOARD (PB)

II.B.1. REQUIREMENTS AND THEORY OF THE PHASING BOARD

The phasing and switching board, as its name suggests, fulfills multiple functions. The board switches the individual antennas, changes the phase to the array, provides proper impedance matching and divides the RF power equally among the antennas comprising the array. Figure 7 shows the block diagram for the PB. Starting at the receiver, the signal is split by a Wilkinson power divider. The two 70 ohm 1/4 wavelength cables provide impedance matching and the 100 ohm resistor absorbs any reflected power from antenna mismatch.

Next are two switches S1 and S2 that provide either straight through routing of RF or routing through a quarter wave section of 50 ohm transmission line. The quarter wave section provides 90 degrees of phase shift as needed. The straight through configuration introduces no phase shift. The output of the switches S1 and S2 is further split, impedance matched by additional Wilkinson power dividers and fed to switches S3,S4,S5 and S6. Again these switches can introduce no phase shift or 90 degrees of shift.




FIGURE 7 BLOCK DIAGRAM OF PHASING BOARD

As an example let us program the system to provide the pattern shown in Figure 5 (SE). Antenna A1 (N) needs 0 shift so both S1 and S3 route straight through . Antenna A2 (E) needs -90 degrees so S4 routes through the additional quarter wave 50 ohm line. Antenna A3 (S) needs -180 degrees of shift so both S2 and S5 route through the quarter wave sections. Antenna A4 (W) needs only -90 degrees, obtained by the S2 routing with S6 straight through. By selecting the correct combination of routing all the eight configurations of Figure 5 can be obtained. Figure 8 illustrates the construction of the electronic routing switches. Mechanical relays could have been used but could not operate at the speed needed and would arc and wear quickly. The straight through and -90 degree delay configurations are shown in Figure 8a. The actual schematic is shown below in Figure 8b.




Figure 8a

000000

- 65-

Figure 8b

FIGURE 8 A PIN SWITCH IN THE PHASING BOARD

In the straight through mode, PIN (P doped, Intrinsic, N doped) diodes are biased on by TTL1 set positive. The DC blocking capacitors pass RF while the RF blocking inductors pass the DC. Thus RF passes from port 2 to port 3. At the same time diodes D3 and D4 are reversed biased (negative at TTL5) to block the RF from ports 1 and 4 and thus preventing the RF from passing through the quarter wave shifter.

To route the RF through the section of quarter wave transmission line D1 and D2 are reversed biased (TTL1 negative)thus blocking the RF from passing from port 2 to port 3. Diodes D3 and D4 are forward biased (TTL5 positive) allowing the RF to traverse the quarter wave section. While only one diode is needed at D1/D2, two are used to preserve the phase symmetry of the switch since two diodes are needed at D3/D4. Figure 9 presents the TTL signals needed to form the various antenna arrays.

PHASING BOARD	DRTVI	ER PAT	TERN	CODES	5 FOR	EACH	DIREC	TION
FIRSTING DOMID	D1	D2	D3	D4	D5	D6	D7	D8
S1 : PA0				+	+	+	+	+
S1 : PA1	+	+	+	-	-	-	-	-
S2 : PA2	+	+	+	+	-	-	-	+
S2 : PA3	-		-	-	+	+	+	. —
S3 : PA4	-	÷	+	+	+	+	-	-
S3 : PA5	+		-	-	-	-	+	+
S4 : PA6	+	+	 .		- '	+	+	+
S4 : PA7	-	-	+	+	+	-	-	-
S5 : PB0	+	+	-	-	-	+	+	+
S5 : PB1	-	-	+	+	++	+		_
S6 : PB2 $\overline{36}$, PB2	- +	+	т 	т -	-	-	+	+
S6 : PB3	т 							
PORT A CODE	99	A9	69	6A	66	<u>A6</u>	96	<u>9A</u>
65C22 PORT B CODE	06	<u>0</u> A	09	09	09	<u>0</u> A	06	06

FIGURE 9 LOGIC LEVELS TO DRIVE PHASING BOARD

II.B.2. MEASURED VALUES FOR THE PHASING BOARD

MEASURED PHASE SHIFTS THROUGH THE PHASING BOARD : Figure 10 shows the phase shift through the board for different configurations of the switch. Note that TRA designed the phase shift to be 0, -110 and -220 degrees rather than the 0,-90 and -180 as discussed earlier. This difference compensated for the interaction of the antennas as mentioned earlier. The figure shows that the worst case phase errors are less than 10 degrees.

16

CABLE #1

	N	Е	S	W
N	-219	-114	-2	-109
NE	-106	-110	1	2
E	-110	-222	-108	-1
SE	-4	-111	-111	-6
S	0	-108	-220	-113
SW	4	2	-110	-110
W	-106	-2	-112	-221
NW	-110	-7	-7	-111

ς.

. . . .

CABLE #2

	N	Е	S	W
N	-220	-115	-5	-110
NE	-107	-110	0	0
E	-110	-222	-110	-4
SE	-5	-112	-113	-8
S	-1	-109	-221	-114
SW	3	1	-110	-110
w	-107	-4	-114	-223
NW	-110	-8	-8	-113

FIGURE 10a MEASURED PHASED SHIFTS THROUGH PHASING BOARD

N	-219	-113	-3	-109
NE	-106	-110	1	2
Е Е	-110	-221		-2
SE	-4	-111	-111	-7
S	0	-108	-220	-114
SW	4	2	-110	-110
W		-3	-112	-222
NW			-7	-112
CABLE #4	N	E	S	W
N	-219	-115	-4	-110

-110

-221

-111

-108

1

-4

-8

S

W

1

-4

-8

-115 ____

-111

_ _ _ _

-221

_ __ __ .

-113

CABLE #3

NE

_ _ Ε

SE

S

--

SW

W

NW

N

-108

-111

-5

-2

-107

-110

3

Έ

۸.,

FIGURE 10b						
MEASURED	PHASED	SHIFTS	THROUGH	PHASING	BOARD	

0

-108

-112

-220

-112

-114

-9

_ _ _

_ _ _

The measured VSWR, S₂₁, and isolation for prototype #1 is shown below. Measured values for both prototypes are included with the Operations Manual shipped with each prototype.

VSWR	PROTOTYPE	# 1
	PROTOTICE	π.

<u> </u>	<u> </u>	
ANT	1	2.8:1
ANT	2	3.0:1
ANT	3	2.3:1
ANT	4	2.2:1
ANT	5	2.8:1
ANT	6	2.5:1
ANT	7 .	2.9:1
ANT	8	2.5:1

<u>s</u>21

PROTOTYPE #1

ANT	1	-2.8
ANT	2	-3.6
ANT	3	-1.6
ANT	4	-1.8
ANT	5	-2.6
ANT	6	-2.2
ANT	7	-3.2
ANT	8	-2.9


ي و ا

ISOLATION

<u>PROTOTYPE #1</u>				
BETWEEN	LEGS 1	AND	216 0	ЗB
BETWEEN	1 OR 2	AND	ALL OTHER LEGS25 d	ЗB
BETWEEN	LEGS 3	AND	416 0	ЗB
BETWEEN	3 OR 4	AND	ALL OTHER LEGS25 d	ЗB
BETWEEN	LEGS 5	AND	б14 с	ЗB
BETWEEN	5 OR 6	AND	ALL OTHER LEGS20 d	ЗB
BETWEEN	LEGS 7	AND	815 d	ЗB
BETWEEN	7 OR 8	AND	ALL OTHER LEGS25 d	ЗB

II.B.3. PICTURE OF THE PHASING BOARD

The Phasing Board is shown in Photograph 1.



PHOTOGRAPH 1 PHASING BOARD

a -5-

II.C. PHASING BOARD DRIVER (PBD) II.C.1. REQUIREMENTS AND THEORY OF PHASING BOARD DRIVER

The phasing board driver circuitry was not designed for the same fast switching speed as the microwave switch driver. This was due to two reasons : (1) There is no reason for very fast switching times on the VHF signal as the maximum scan rate of the VHF antenna is set by the signal strength output of the radio and there is no signal "glitching" to consider as there is with the microwave signal, and (2) the LR time constant of the phasing board is the critical determinant of the VHF switching time.

The phasing board driver was, however, designed to provide twelve reasonably fast independent dual level outputs which can change state simultaneously. The first stage of the phasing board driver is two 74573 latches. In order to reconfigure the phasing board driver the microcontroller first performs two independent writes to two eight bit ports of the 65C22 PIO device. A separate PIO pin then transfers these two bytes simultaneously to the output of the 74573 latches. The latch outputs are routed to 75150 devices which convert the 0 or 5 volt outputs to +12 or -12 volts. The outputs of the 75150 devices are routed to a push - pull arrangement of RF NPN/PNP transistors which provide current gain. The output current passes through a current limiting resistor and leaves the board through a connector. The 68 ohm output resistors limit the current provided to the PIN diodes to the desired 100 mA.

II.C.2. MEASURED VALUES FOR PHASING BOARD DRIVER

Measured output current : 103 mA


Measured switching time, no load Forward bias to backward bias : 40 ns Backward bias to forward bias : 40 ns

Measured switching time, phasing board as load Forward bias to backward bias : 215 microseconds Backward bias to forward bias : 47 microseconds


II.C.3. PICTURE AND SCHEMATICS OF PHASING BOARD DRIVER

The schematic of the phasing board driver circuitry is shown in Figure 11.

A photograph of the phasing board driver is shown in Photograph 2.



PHOTOGRAPH 2 PHASING BOARD DRIVER



23

1 g. 274


I.D. WHIP ANTENNAS

TYPE

II.D.1. Larsen brand end fed half wave dipole antennas were selected for the 230 MHz phased array. The antennas consist of a half wave radiator and a discrete component matching The dipole antenna does not require a ground plane device. and the array is thus suitable for mounting atop the array with minimum effect on the radiation pattern of the helical array. Center fed dipole antennas would require a central supporting structure that would interfere with the phasing of the four radiators. Thus the best solution was obtained with the end fed dipoles.

During vehicle motion there will be some swinging movement between the four whip antennas. Computer calculation reveals that the radiation pattern is relatively insensitive to such motion as long as the spacing stays within the limits of 0.167 to 0.33 wavelengths. Hence, a spacing of 0.25 wavelengths was chosen. The whip antennas are trimmed to the center frequency of 230 MHz but since the whips are replaceable any frequency in the 225-235 MHz band can be optimized. The whip antennas are affixed to the top of the helical antenna dome which is reinforced. Their cables are routed down through the central mast along with the cables for the microwave helical antennas.

PICTURE OF WHIP ANTENNAS 2.




PHOTOGRAPH 3 WHIP ANTENNAS


II.E. VHF SYSTEM TEST

II.E.1. VHF PHASED ARRAY ANTENNA PATTERNS

Figures 12 through 19 show the measured antenna radiation patterns produced by the phased antenna array. The patterns are quite uniform and more than adequate to provide the direction finding needed for the ESABA system.










FIGURE 13

n

. n





e

25

-150





FIGURE 16

FIGURE 17







FIGURE 18


Ľ,



II.E.2. PICTURES OF VHF ANTENNA TEST RANGE

Photograph 4a shows the VHF antenna test range used by TRA. Figures 12 through 19 above were obtained in this location. Photograph 4a shows the range as seen from the transmitter. Photograph 4b was taken during final system test.





PHOTOGRAPH 4a ANTENNA TEST RANGE

PHOTOGRAPH 4b VHF SYSTEM TEST

III. MICROWAVE LINK

III.A. OVERVIEW OF THE MICROWAVE LINK

The microwave link in many respects was the most difficult component of the ESABA system. Firstly, the antenna system has to operate over a 40% bandwidth (1700-2500 MHz), which is very wide for any gain antenna system. Secondly, the microwave antennas had to provide circular polarization so as to minimize multipath flutter. Thirdly, since the phased array can only resolve eight sectors, the microwave antenna array must transmit in the same eight sectors, thus fixing the beamwidth. Fourthly, the PIN switch has to transition very rapidly so as to minimize video glitching during switching. Finally, the PIN switch has to carry up to 40 watts of RF power from the RCV's video transmitters. Single pole eight throw with this power handling capability are not commercially available.

TRA chose the axial mode monofilar helical antenna. This antenna was invented by John Kraus in 1946. It is a travelling wave type of antenna with wide band width and whose gain and beamwidth can be adjusted by altering the number of turns. Further, the antenna produces circular polarization. It is the only antenna that fits the requirements.

The microwave PIN switch requirements presented great difficulties. Although single pole multiple throw switches are available their power handling capability is of the order of one watt continuous. TACOM's requirement was for up to 40 watts. Additionally, switching has to occur very rapidly so as to minimize glitching of the video signal. If only a single video signal was being transmitted, switching could be done during flyback between frames. However, up to four independent video channels will be transmitted from the RCV.

III.B. HELICAL ANTENNAS III.B.1. REQUIREMENTS AND THEORY

TRA chose the axial mode helical antenna because it 1. ideally suited the requirements of beamwidth, and bandwidth. A six turn helix of circumference equal to one wavelength has a half power beamwidth of 45 degrees, exactly that needed for transmitting into the eight sectors that the phased array can The axial ratio for this antenna is very close to resolve. 1 over the wide frequency range needed. This means that the circularity will remain good throughout the microwave band. The 6 turn helix has realistic gain of about 15 dBi. Since there is a 3 dB ripple in azimuth where the half power points overlap, the array should have at least 12 dBi gain at any point in azimuth. Further, the RCV will be able to pitch +/-22.5 degrees and still have 12 dBi on axis gain in elevation.

The eight individual helical antennas used in the array are stacked in a 4 over 4 configuration. This stacking is convenient and produces a compact structure. The mounting cube faces also function as a reflector for each helix. The upper and lower cubes are displaced 45 degrees from each other so as to provide eight sector coverage.

Note that the helical antennas generate right circular polarized waves. When such a wave is reflected from a conductive surface polarization is reversed. Thus a right circular polarized receive antenna will not respond to the reflected wave but only the direct wave. This prevents multipath flutter. The ESABA system has the potential for using reflected signal paths with the ability of the RCC to switch polarization of the receive antenna as follows.

Suppose the RCV is transmitting and drives behind an obstruction, losing direct line of sight contact with the RCC. If there is a reflective object, such as a rock face or building nearby, the RCV's phased array will find the reflected path is the strongest and will attempt to route the microwave signal via the reflector. Since the reflection changes polarization the RCC will not receive the microwave unless its receive antenna can change polarization. In future RCC receive antennas it would be desireable to build in this polarization switching capability as was apparently originally proposed.

III.B.2. MEASURED VALUES OF HELICAL ANTENNAS

Figure 20 illustrates a typical radiation pattern for a unit helical antenna. The boresight axial ratio is 1.05 with some deterioration (to 1.26) at the half power points. The pattern is symmetrical about boresight. Figures 21 through 24 show that the antennas suffer little degradation of performance when stacked in the array. Figures 21 and 22 compare the radiation patterns of adjacent top and bottom antennas when in the array at 2.2 GHz. Note that the -3dB (half) power points exceed 45 degrees. Figures 23 and 24 show a similar result at 1.7 GHz. These measurements suggest that the stacking does not degrade individual performance.




FIGURE 20 TYPICAL RADIATION PATTERN FROM HELICAL ANTENNA






FIGURE 21 RADIATION PATTERN, 2.2 GHZ, TOP HELICAL



2.2 GHz | DIPOLE \Rightarrow y plane | beam \Rightarrow x plane | test gain 40 dB

RADIATION PATTERN, 2.2 GHZ, BOTTOM HELICAL

1.71 GHz | DIPOLE > X PLANE | BEAM > X PLANE | TEST GAIN 25 dB



- ----

FIGURE 23 RADIATION PATTERN, 1.71 GHZ, TOP HELICAL

1.71 GHz | DIPOLE \Rightarrow x plane | beam \Rightarrow x plane | test gain 26 dS





FIGURE 24 RADIATION PATTERN, 1.71 GHZ, BOTTOM HELICAL

III.B.3. PICTURE OF HELICAL ANTENNAS



PHOTOGRAPH 5 HELICAL ANTENNAS

III.C. MICROWAVE SWITCH BOARD (UWSB) III.C.1. REQUIREMENTS AND THEORY

The microwave switch board needs to switch 40 watts of RF (frequency multiplexed from up to 4 transmitters) to one of the eight helical antennas depending on information from the phased array antenna. The switch is driven by the microwave driver board which in turn is controlled by the microcontroller. TRA chose to design a branched switch after it was determined from computer simulation that that design would be more efficient than spoke type design (see Figure 25). Simulation showed that the branched design was superior with respect to loss and isolation.

The power handling requirement precluded the use of the PIN diodes as direct switches as they were in the Phasing Board receive switch. TRA chose a shunt type switch whose operating principle can be seen in Figure 26. The switch is based on the fact that a quarter wavelength transmission line That is if one end of a quarter wave "inverts" impedance. line is shorted, the other end presents an open (high impedance) and vice versa. In Figure 26 PIN diodes at A and C are spaced one quarter wavelength from the switch input at If the diode at A is turned on it effectively shorts A to в. ground. A signal entering at B "sees" high impedance. The PIN diode.at C is reverse biased and creates an open at point C thus a signal at B "sees" a normal transmission line (50 ohms in our design) when looking at C. With high impedance one way and matched impedance the other way the signal is conducted towards C. The structure forms a single pole double throw switch.

This type of switch design has another advantage over the through diode switch. The diodes do not pass any RF so the power handling capacity of the switch is much greater. When diode A is conducting virtually no RF enters the leg from B. When diode at C is off no RF passes through it since the RF "prefers" the lower impedance transmission line path.

The switch that TRA designed actually has two quarter wave sections in series in each leg of the switch to increase the isolation. A novel approach was taken in mounting the diodes. Holes were drilled in the microstrip line at the quarter wave points and the diodes were mounted in these holes and grounded to the ground plane. This preserved the symmetry of the shunted transmission line and provided good heat sinking for the diodes. Because of the width of the microstrip transmission line, full width homemade DC blocking capacitors were fabricated to prevent impedance bumps. The Milar film was tested to 5000 volts.



34






FIGURE 25 BRANCHED AND SPOKE DESIGN OF MICROWAVE SWITCH

b) SPOKE DESIGN






 $N_{\rm ell}$

III.C.2. MEASURED VALUES FOR THE MICROWAVE SWITCH BOARD


Exact measured values of VSWR, S₂₁, and isolation for each prototype are included in the Operations Manual included with each prototype.

Typical VSWR values for the microwave switch board are 2.6:1 in the low band (1.71 - 1.8 GHz) and 1.8:1 in the high band (2.2 to 2.45 GHz). Typical S₂₁ values are -2.5 dB (-3.7 dB worst case) in both bands. Typical isolation is 20 to 25 dB, with 15 dB worst case.

III.C.3. PICTURE AND SCHEMATICS OF MICROWAVE SWITCH BOARD



PHOTOGRAPH 6 MICROWAVE SWITCH BOARD



Schematic of Microwave Switch Board FIGURE 27 A copy of the layout artwork used in making the microwave switch board is shown below. This image was reduced 25% in order to fit on the page.




FIGURE 28 ARTWORK FOR MICROWAVE SWITCH BOARD

III.D. MICROWAVE SWITCH DRIVER BOARD (uWSDB) III.D.1. REQUIREMENTS AND THEORY

The microwave switch driver board was designed to provide fourteen dual level outputs which can simultaneously switch the PIN diodes on the microwave switch board as fast as possible. Fast switching is needed to minimize "glitches" in the video signal when the ESABA system changes microwave antennas.

In order to turn a PIN diode "on" a charge $Q = I_{DC} * \tau$ is applied to the diode, where I_{DC} is the steady state "on" current and τ is the mean life time of the minority carriers. The amount of time needed to provide the charge Q can be shortened by applying a current spike, I_{pk} , for an optimum period given by $t = \tau * I_{DC} / I_{pk}$ before reducing the current output to I_{DC} . If the current spike is maintained longer than this duration then an excess charge will be placed on the PIN diode and the turn off time of the diode will be lengthened since this excess charge has to be removed for turn off. Conversely, optimum turn off time will occur when a large peak current in the opposite direction of I_{pk} is achieved.

The National Semiconductor DH0035 PIN diode driver device is specially manufactured to provide the current levels and timing intervals needed for optimum PIN diode switching, and one of these devices has been incorporated into each channel of the microwave switch driver board.

As with the phasing board driver the microwave switch board driver was designed so that all fourteen of the PIN diode bias outputs switch simultaneously. In order to effect a change in the microwave switch driver board output configuration the ESABA microcontroller first does two separate writes to the 65C22 PIO. A separate PIO output then causes this configuration to latch across the two 74HC573 devices on the driver board simultaneously. The outputs of the 74HC573's are routed to 74240/74244 devices which provide the differential higher current outputs needed by the DH0035 devices, and the DH0035 devices then provide the current and timing relationships as discussed above.

The logic levels used by the microwave switch driver board are shown in Figure 28. Note that because of different construction methods the logic levels are different between the two prototypes. As documented in Section V.B.1, the software is alerted to this difference by the setting of DIP switch 2 on the CPU board.

PROTOTYPE	#1							
MICROWAVE	BOARD	DRIVI	ER PA	TTERN	CODES	5 FOR	EACH	DIRECTION
	D1	D2	D3	D4	D5	D6	D7	D8
• • • • • • • • • • • • • • • • • • • •								
A: PA4	-	-	+	+	+	+	-	-
B : PA5	+	+		-	-	-	+	+
C : PB4	+	+	-	-	+	+	+	+
D: PA6	+	+ '	+	+	-	-	+	+
E : PA1	-	-	+	+	+	+	+	+
F: PB1	·+	+	+	+	+	+		-
G: PA2		+	+	+	+	+	+	+
H : PB2	+	+	+	+	+	+	-	+
I: PAO	+	· <u>-</u>	+	+	+	+	+	+
J : PB0	+	+	+	+	+	+	+	-
K : PB5	+	+	-	+ 1	+	+	+	+
L: PA7	+	+	+	+	+	-	+	+
M : PB3	+ •	.+ .	+	. .	-	+	+	+
N: PA3	+	+	+	+	+	+	+	+
65C22 POR	T							
A CODE	16	13	20	20	68	EO	10	10
65C22 POR	T ·							
B CODE	. 00	00	30	18	00	00	06	03

PROTOTYPE #2

MICROWAVE BOARD DRIVER PATTERN CODES FOR EACH DIRECTION D1 D2 D3 D4 D5 D6 D7 D8

i

			<u> </u>	<u> </u>	04	0.0		21	
A :	PA4	· •••	-	+	+	+	+	-	-
в:		+	+	-			-	+	+
с:		+	+	-	-	+	+	+	+
D :	PA6	+	+	+	+	-	-	+	+
Е:	PA1	-	-	÷	+	+	+	+	+
F :	PB1	+	+	+	+	+	+	-	
G:		+	-	+	+	+ -	+	+	+
н:	PB2	+	+	+	+	+	+	-	+
I	PAO	-	+	+	+	+	+	+	+
J :		+	+	+	+	+	+	+	-
к :		+	+	-	+	+	+	+	+
L :	PA7	+	+	+	+	+	-	+	+
м :	PB3	+	+	+	-	-	+	+	+
N :		+	+	+	+	+	+	+	+
							<u> </u>		
	C22 POR			• •	• •	60	ΠO	10	10
	CODE	13	16	20	20	68	<u> </u>	10	10
	C22 POR	27S							• •
B	CODE	00	00	30	18	00	00	06	03
("-		a digi	tal O	and	"-" i:	sad	igita	1 1)	

FIGURE 29

LOGIC LEVELS FOR MICROWAVE SWITCH DRIVER BOARD


III.D.2. MEASURED VALUES FOR THE MICROWAVE SWITCH DRIVER BOARD

Measured output current : 200 mA

- Measured switching time, no load Forward bias to backward bias : 40 ns Backward bias to forward bias : 10 ns
- Measured switching time, microwave switch as load Forward bias to backward bias : 160 ns Backward bias to forward bias : 10 ns


The above measured values are typical. Exact parameters for each prototype are included in the Operation Manual shipped with each prototype.


III.D.3. PICTURE AND SCHEMATICS FOR THE MICROWAVE SWITCH DRIVER BOARD



PHOTOGRAPH 7 MICROWAVE SWITCH DRIVER BOARD

a - 1976 -





IV. MICROCONTROLLER AND RADIO

IV.A. OVERVIEW

The microcontroller board (uCB) controls and directs system operation. As shown in the system block diagram of Section I.C., the uCB controls both the microwave switch board and the phasing board and controls which particular sector is chosen for both the VHF and microwave links.

In actual operation the radio presents a voltage proportional to the strength of the VHF signal it is receiving in a particular sector. The uCB uses a 10 bit A/D converter to capture this information. The signal strength in each of the eight sectors is captured in this way. The uCB analyzes this information to determine the direction of the RCC, and the uCB may decide to change the current sector in which the microwave video signal is being transmitted. The actual logic used in making this decision is detailed in Section V.B.1.

IV.B. MICROCONTROLLER

IV.B.1. GENERAL SPECIFICATIONS

The microcontroller board (uCB) is based on a Motorola MC68HC11A1 microcontroller. This device has 512 bytes of on chip EEPROM, parallel I/O, two types of serial I/O (SCI and SPI), 8 bit A/D channels, sophisticated 16 bit timers, Computer Operating Properly (COP) Watchdog system, etc.

The uCB features :

---Three memory sockets (Can accommodate any device up to 64kx8 by reprogramming the PLD device)

---10 bit serial A/D converter (Linear Technology LTC1091)

---PLD (Programmable Logic Device) allows flexible control signals and decoding

---On-board voltage regulation and inverting allows operation from a single +12 V supply

---Analog ground plane and separate analog voltage regulation.

---On board DIP switch allows control of scan speed and operation modes.

---Parallel output lines allow control of phasing board driver and microwave switch board driver.

---Separate connector allows a debugging module to be connected. The debugging module has an LCD display for error messages, LED's for visual indication of VHF and microwave sector position, DIP switch for operational mode selection, and a reset switch.

---The DC signal strength in circuitry includes voltage


scaling and DC level shifting and low pass filter. ---On board buzzer for diagnostic purposes. ---RS-232 communication. PLD PROGRAM LISTING IV.B.2. *IDENTIFICATION TACOM CONTROLLER BOARD DECODER TACOMVF4 This version is for a 16V8 TOM MCLAUGHLIN 7/19/89 Technical Research Associates, Inc. *X-NAMES ! 68HC11 CLOCK LINE Ε, ! 68HC11 READ/WRITE LINE RW, ! RESET LINE RES, ! .68HC11 ADDRESS STROBE LINE AS, ! TOP 5 LINES OF 16 BIT ADDRESS BUS ADR[11..15]; *Y-NAMES ! THREE MEMORY SELECT LINES MCS[1..3], ! SELECT LINES FOR 65C22 (IO[1]), LCD (IO[2]) IO[1..2], ! OUTPUT ENABLE FOR MEMORY CHIPS OE, ! WRITE ENABLE FOR MEMORY CHIPS WE; *RUN-CONTROL LISTING = PLOT , EQUATIONS , FUSE PLOT , NET , PINOUT; PROGFORMAT = JEDEC; *FUNCTION-TABLE \$ RES , AS , E , (ADR[15..11]) : ((MCS[1..3] , IO[1..2])); ; ===== 111 11 ; DISABLED : 0 ; E000-FFFF (U7) 1 , 01CH..01FH 011 11 : 1 , 0, ; C000-DFFF (U8) 1 , 18H..1BH 101 11 : Ο, 1 , ; 8000-9FFF SOCKET 110 11 : 1 , 10H..13H 0 1 1 ; 65C22 AT A000 111 01 - , - , 014H : 1 , ; LCD at A800 1 , 015H : 000 01 Ο, 1 1 ; NOTHING SELECTED 111 11 : REST \$ E , RW : ((OE , WE)); ; ======== 1, 1 : 0 1; OE ACTIVE 1,0: 10; WE ACTIVE : 1 1; BOTH OE AND WE INACTIVE REST *PAL TYPE = $GAL16V8_C7$; *PINS ADR[15] = 8, = 6, ADR[14] ADR[13] = 7, ADR[12] = 4, = 5, ADR[11] = 12,MCS[1] = 17, MCS[2] = 16,MCS[3]

43


IO[1]	= 15,	!	SELECT	FOR	65C22 AT A000H
I0[2]	= 14,	1	SELECT	FOR	LCD AT A800H
OE	= 18,				
WE	= 13,				-
E	= 3,				
RW	= 2,				
AS	= 1,				
RES	= 9;				
*END					

IV.B.3. PICTURE AND SCHEMATICS OF MICROCONTROLLER BOARD

. جو الم



PHOTOGRAPH 8 MICROCONTROLLER BOARD



Schematic of Microcontroller

Board Figure 31

45

IV.C. RADIO

IV.C.1. GENERAL SPECIFICATIONS

The VHF scanning radio is receive only and is an IMSCO Model ADC-MR. Radio specifications are given in the Operations Manual included with each prototype.

IV.C.2. MEASURED VALUES

The radios included in the TRA ESABA prototype have been modified to provide a DC voltage proportional to the received VHF signal strength. In testing in September 1989 at TRA the response time of this signal was 5 milliseconds, although IMSCO was working to improve this performance at the time this final report was written in October 1989. This response time restricts the scanning speed to 25 Hz (5 ms per sector times 8 sectors is T = 40 ms, f = 1/T = 25 Hz). The TRA ESABA is capable of 2500 Hz or better, so this response time does degrade system performance.

IV.C.3. INTERFACE WITH MICROCONTROLLER AND PHASING BOARD

The role of the IMSCO VHF receive only radio can be seen in the block diagram of Section I.C. When the microcontroller sets the phasing board driver and phasing board to configure the four element phased array to "point" in a particular direction, the IMSCO radio receives the VHF signal present in this sector. The signal strength output from the radio presents a voltage proportional to this signal strength to the microcontroller board. The signal is passed to a level shifting / gain circuit, through a two pole low pass filter, and then to the 10 bit A/D converter. The signal is digitized and recorded for further analysis.

IV.C.4. SCHEMATICS OF RADIO

(SEE OPERATIONS MANUAL)

V. SOFTWARE

V.A. OVERVIEW

The system software is divided into two main areas : the main program written in assembly language and a Forth monitor with various system test and debugging aids.

V.B. MODE SELECTION

V.B.1. DIP SWITCH SELECTION OF OPERATION MODES

The mode of operation, i.e., the program executed, is set using the DIP switch found on the CPU board. This board is the top board in the smaller aluminum compartment next to and on the same level as the radio. Once the cover of the aluminum box is removed, the 6 position DIP switch is easily seen.

The mode of system operation is set as follows :

			OFF	Load "normal" operation assembly program "TACMAIN" and begin operation Load Forth monitor and Forth system test aids.
DIP	SW	••	ON	Use with TRA ESABA Prototype #1. Use with TRA ESABA Prototype #2.

DIP switches 3,4, and 5 set the scan speed for the main program TACMAIN. A scan speed of 25 Hz means that 5 milliseconds is spent in each sector (5 ms times 8 sectors = 40 ms, 1/T is 25 Hz). As of October, 1989 the IMSCO radio signal strength output response time of 5 ms restricts system operation to 25 Hz. The TRA ESABA is capable of operating at 2500 Hz, if the radio response time could be improved to about 300 microseconds.

SW #3	SW #4	SW #5	
ON	ON	ON	SCAN AT 4 HZ (TEST MODE)
ON	ON	OFF	SCAN AT 25 HZ
ON	OFF	ON	SCAN AT 50 HZ
ON	OFF	OFF	SCAN AT 100 HZ
OFF	ON	ON	SCAN AT 200 HZ
OFF	ON	OFF	SCAN AT 300 HZ
OFF	OFF	ON	SCAN AT 400 HZ
OFF	OFF	OFF	SCAN AT 2500 HZ

DIP SW #6 ...ON FUTURE EXPANSION ...OFF

V.B.2. COMPUTER OPERATING PROPERLY (COP) WATCHDOG ACTIVATION

The Motorola 68HC11 family has a Computer Operating Properly (COP) watchdog timer which provides protection from software failures. When activated, the COP timer is set to 65 milliseconds. If the timer is allowed to time out, then a system reset is performed and the software program is restarted. In normal operation the ESABA software periodically resets the COP timer to prevent this occurrence. If the ESABA program somehow fails or gets lost, then this timer reset will not occur and a general system reset will restore system operation.


It is not possible to activate or deactivate the COP timer in software. Unfortunately, an activated COP timer interferes with the Forth monitor and the Forth test and debugging aids built into the ESABA system. For this reason TRA has shipped the ESABA system with 68HC11 devices which have deactivated COP timers. This will allow TACOM access to the test modes of the Forth monitor. If added protection from software failure is desired, TRA has also included 68HC11 devices with the COP timers activated. These devices will then need to be installed in the ESABA CPU board. This operation is simple enough for any electronic technician to perform.

V.C. MAIN PROGRAM

V.C.1. FLOW CHART OF MAIN PROGRAM

ېخت م -

"TACMAIN5.ASM" assembly language program flowchart.



-set OC2 to leave PA0-7 alone -clear pending OC2F interrupts

FIGURE 32a FLOW CHART OF MAIN PROGRAM

antennas to D2

-init I/O ports & A/D line





FIGURE 32b FLOW CHART OF MAIN PROGRAM



 $-X_{-1}=-i$

۸.,

FIGURE 32c FLOW CHART OF MAIN PROGRAM

V.C.2. EXPLANATION

The main program TACMAIN is an assembly language program and is the "normal operation" program. It is run when the DIP switch #1 is in the OFF position as detailed in Section V.B.1.

The main program directs the ESABA system to sample the VHF signal strength in each of eight sectors. The microwave video channels are then directed out of the appropriate helical antenna based upon these signal strength readings. See the system block diagram in Section I.C.

The main program could be made to be comparatively simple...it could always direct the video channel to the sector with the strongest received VHF signal. In an environment with significant multipathing, however, this could lead to undesirable and rapid switching of the microwave signal. The maximum rate of rotation of the vehicle should be considered before "skipping sectors" and routing the video signal in a radically different direction. Since each VHF and video sector is 45 degrees wide, we define "skipping a sector" as any switch in which the new direction is 90 degrees or more from the currently active direction.

The switching strategies for configuring the microwave antenna have been divided into two cases :

CASE 1: The VHF signal strength is strongest in the currently active sector, or in one of the two sectors adjacent to the currently active sector.

The "currently active sector" is the sector in which the microwave antenna is currently configured. It is to be expected that vehicle rotations will cause one of the antennas adjacent to the currently active sector to become the "best" sector to transmit the video signal. Therefore, in the situation of Case 1 the microwave antenna sector used will be dictated by the direction of the strongest signal received on the VHF link.

CASE 2 : The new VHF signal strength reading shows a "skipped sector", in that the VHF signal strength reading is in a sector which is not the currently active sector nor one of the sectors adjacent to the currently active sector.

The software has been designed to guard against skipping sectors. It is not possible for the vehicle to turn fast enough that an entire sector has been skipped since the last signal strength sampling. However, the ESABA system cannot endlessly refuse to acknowledge that the best VHF signal is in a radically new direction. It would also seem that the actions of the ESABA system should differ depending upon whether the signal strength in the radically new direction is much stronger, or only slightly stronger, than the signal strength in the currently active sector.

Case 2 therefore has been further subdivided into two categories in the software :

CASE 2, CATEGORY 1 : The new direction of the VHF signal is much stronger than the signal strength of the currently active sector.

Note : "much stronger" is here defined as when $SS_0 / SS_n < .75$, where SS_0 is the "original" signal strength in the currently active sector and SS_n is the signal strength in the new or latest sector.

e i Latia

ACTION OF THE ESABA SYSTEM IN CASE 2, CATEGORY 1 :

Scan all directions three times. If all three scans agree that the new direction is correct, then configure the microwave antenna to the new sector. If all three scans do not agree on a single sector, then the microwave antenna is not reconfigured.

CASE 2, CATEGORY 2 : The new direction of the VHF signal is slightly stronger than the signal strength of the currently active sector. Note : "slightly stronger" is here defined as when SS₀ / SS_n > .75.

ACTION OF THE ESABA SYSTEM IN CASE 2, CATEGORY 2 : Scan all directions twelve times. If the new direction is repeated 10 out of 12 times, then reconfigure the microwave antenna to the new direction.

V.C.3. MAIN PROGRAM CODE LISTING

The main program code listing is included in Appendix IX.A.

V.D. FORTH MONITOR AND SYSTEM TEST AIDS

V.D.1. OPERATION

The setting of DIP switch #1 on the microcontroller board determines whether the ESABA system boots up into its "normal" operation or into the Forth monitor. In "normal" operation the ESABA begins execution of the assembly language program which scans the VHF sectors and configures the microwave link

to the appropriate antenna. However, the Forth monitor included with the system provides a convenient means to debug and test the ESABA system, as well as provide manual control of ESABA operation.

If DIP switch #1 is set to "on" and the system turned on or reset, the ESABA system comes up into the Forth monitor. At this point a terminal connected to the microcontroller RS232 port has access to many Forth words.

V.D.2. FORTH WORDS

FORTH WORDS PROVIDING MANUAL CONTROL OF THE ESABA SYSTEM

Set VHF phased antennas to direction 1 D1P Set VHF phased antennas to direction 2 D2P Set VHF phased antennas to direction 3 D3P Set VHF phased antennas to direction 4 Set VHF phased antennas to direction 5 D4P D5P Set VHF phased antennas to direction 6 D6P . Set VHF phased antennas to direction 7 D7P Set VHF phased antennas to direction 8 D8P Set microwave antennas to direction 1 D1M D2M Set microwave antennas to direction 2 Set microwave antennas to direction 3 D3M Set microwave antennas to direction 4 D4M Set microwave antennas to direction 5 D5M Set microwave antennas to direction 6 D6M Set microwave antennas to direction 7 D7M D8M Set microwave antennas to direction 8

FORTH WORDS PROVIDING DEBUG AND TEST FUNCTIONS FOR THE ESABA SYSTEM

SCANALL	This word shows the A/D reading for all eight VHF sectors.
SCANDIR	This word returns "D1" if this sector has the strongest VHF signal, etc.
Q	Returns "D1=" and then this sector A/D readings until another key is pressed.
W	Returns "D2=" and then this sector A/D readings until another key is pressed.
Έ	Returns "D3=" and then this sector A/D readings until another key is pressed.
R	Returns "D4=" and then this sector A/D readings until another key is pressed.
т	Returns "D5=" and then this sector A/D readings until another key is pressed.
Y	Returns "D6=" and then this sector A/D readings until another key is pressed.

ہے۔ اور

- U Returns "D7=" and then this sector A/D readings until another key is pressed.
 I Returns "D8=" and then this sector A/D readings until another key is pressed.
- SCANNING This Forth word is a simplified Forth version of the "normal" operation main program. It will cause the ESABA system to scan the signal strength in each of the eight VHF sectors and configure the microwave antenna according to the winning sector. Additionally, it will drive the LED's on the optional debugging module so as to indicate the current microwave antenna sector. The scan speed in this mode can be easily changed by writing different values to the Forth variable DEL-VAR.

V.D.2. FORTH PROGRAM LISTING

The Forth program listing is included in Appendix IX.B.

. .

VI. POWER MODULE

VI.A. POWER REQUIREMENTS

The power available to the ESABA system is 24 to 32 volts DC (28 volts nominal).

The power requirements of the ESABA system are as follows:

MICROWAVE SWITCH / MICROWAVE SWITCH DRIVER :

PIN diodes positive biased : Eleven out of fourteen channels on at a time, 150 mA per channel = 1.65 amps, +12 VDC, = 19.8 watts. Pin diodes negative biased : Three out of fourteen channels negative biased at a time, 50 mA per channel (through DH0035 devices), = 150 mA, -12 VDC, = 1.8 watts.

VHF PHASING BOARD / PHASING BOARD DRIVER :

PIN diodes positive biased : Five out of twelve channels on at a time, 100 mA per channel = 0.5 amps, +12 VDC, = 6 watts.

Pin diodes negative biased : Seven out of twelve channels negative biased at a time. Since the current path is through the PIN diodes, power is consumed only during the switching transients.

MICROCONTROLLER BOARD

Approximately 100 mA at 12 VDC = 1.2 watts.

(The microcontroller board generates its own minus voltages)

RADIO

Approximately 500 mA at 12 VDC = 6 watts.

FAN

Approximately 220 mA at 24 VDC = 5.3 watts.

The power in is 28 VDC nominal (24 to 32 volts). The +12 VDC and -12 VDC are generated by the DC to DC converters in the ESABA power module, while the +24 VDC needed by the fan is produced by a voltage regulator.

The power consumed is 40.1 watts. (2.9 * 12 + 0.22 * 24 = 40.1)

The +28 VDC current and power required is then 1.77 amps

and 49.6 watts.

[CALCULATIONS....

The +12 and -12 VDC current totals 2.9 amps and 34.8 watts. With 80% efficiency in the DC to DC converters this translates to 1.55 amps of +28 VDC (43.5 watts).

The +24 VDC current totals 0.22 amp. Since this voltage is generated by a voltage regulator this translates to 0.22 amps of +28 VDC (6.2 watts).

TOTAL +28 VDC CURRENT NEEDED IS 1.55 + 0.22 = 1.77 amps TOTAL +28 VDC POWER REQUIRED IS 43.5 + 6.2 = 49.7 watts.]

The measured power consumption by the ESABA unit was slightly lower than the calculated value above. The measured current using 24 VDC was 1.3 amps or 31.2 watts.

VI.B. POWER MODULE SPECIFICATIONS

The power module is made up of two DC to DC converters and one voltage regulator :

WESTCOR VI-121 DC to DC Converter

Input voltage range : 20 to 56 VDC Output voltage and current : +12 VDC , 4.16 amp Operating temperature range : -40° to 85° C

The modules in the ESABA system powered by the Westcor VI-121 are :

(1) +12 VDC to microwave switch driver board

(2) +12 VDC to phasing board driver

DATEL BPS-12/1250-D24 DC to DC Converter

Input voltage range : 18 to 36 VDC Output voltage and current : +12 VDC , 1.25 amp , : -12 VDC , 1.25 amp Operating temperature range : -25° to 71° C

The modules in the ESABA system powered by the Datel BPS-12/1250-D24 are :

(1) +12 VDC to microcontroller board

(2) +12 VDC to radio


(3) -12 VDC to microwave switch driver board

(4) -12 VDC to phasing board driver

TEXAS INSTRUMENTS 7824 Voltage Regulator

The only module in the ESABA system powered by the TI 7824 is the fan.

VI.C. POWER MODULE PICTURE




PHOTOGRAPH 9 POWER MODULE

VII. MAST AND DOME STRUCTURE

VII.A. MAST AND DOME STRUCTURE


The mast support for the helical antennas, dome, and whip antennas was constructed in two pieces for ease of installation and easy modification of the height of the dome.

The inner structure of the upper mast is shown in Photograph 10. A view of the finished dome is shown in Photograph 11. A six foot section of 3" O.D. pipe machined to fit into the upper mast assembly is included with each prototype. This six foot section can be cut to size and mounted on the test vehicle by TACOM. The upper mast assembly and dome can then be attached to this section with four bolts. See the Operations Manual for further details.



PHOTOGRAPH 10 INNER STRUCTURE OF THE UPPER MAST

 $\frac{23}{2}$




PHOTOGRAPH 11 DOME ENCLOSURE

VII.B. 19" RACK SYSTEM ENCLOSURE

A photograph of the 19" rack enclosure housing the ESABA electronics is shown in Photograph 12.

•



PHOTOGRAPH 12 19" RACK ENCLOSURE

VIII. SYSTEM PERFORMANCE

VIII.A. SYSTEM PERFORMANCE AND THE REQUIREMENTS OF THE CONTRACT

The ESABA system meets the performance criteria set forth in the contract.

VIII.B. SYSTEM PERFORMANCE AND AREAS OF FUTURE IMPROVEMENT

There are areas which can be improved upon in any successive versions of ESABA. These include :

(1) The insertion loss of the microwave PIN switch can likely be improved from its present 4 dB. Since the 40% bandwidth called for in the contract is very wide, it is possible that a better switch could be designed by using two switches, one for the high band and one for the low band. If TACOM requests additional ESABA units, TRA will also reexamine the commercial market. It is possible that recent developments in commercial switches would allow a commercial switch to be used.

(2) It might be advisable to include a stepped attenuator which can be controlled by the system microcontroller in a successive version of ESABA. TRA's field testing showed that a very strong VHF signal could "swamp" all sectors of the phased array, and that adding an RF attenuator could then allow the VHF phased array to identify the direction of the transmitter. Since TRA could not test the behavior of the microwave signal in the field, it is not clear if the microwave antennas would be similarly "swamped". Field tests with a microwave transmitter / receiver in place will need to be done to answer this question.

(3) The insertion loss through the PIN switch is about 4 dB. This loss cancels most of the 5 to 6 dB gain of the phased array antenna. A LNA can be easily and inexpensively added in series with the VHF receiver if additional gain is required.

(4) As discussed in Section III.B.1 adding the capability of switching polarization at the RCC will allow the ESABA unit to take advantage of reflected signals. Without switchable polarization it is possible that the VHF phased array will try to use a strong reflected signal and direct the microwave signal inappropriately in some instances.

يجهد المراج

(5) A manual over-ride feature could be easily added to a future version of ESABA to allow the RCC direct control over the sector in which the microwave signal is transmitted.

(6) Potentially, the ESABA can interface with the inertial guidance computer on board a RCV and use that information to control the video link.

IX. APPENDICES

ł

• • • • • • • • • • •

.

i

್ರ ಸಂಗ್ರೆ ಸಂಗ ಸಂಗ್ರೆ ಸಂಗ್ರೆ

IX.A. MAIN PROGRAM CODE LISTING

TACMAIN5.DOC (10\24\89)

** The EPROM labeled "TACMAIN5" has burned into it four programs as

tc	ollows:
-	TACOMxx.HEX : C000H - CDFFH
-	TACOMxxR.HEX : CF00H - CFFFH
•	TACMAIN5.HEX : D000H - D4FFH
-	MNTR-2-3.HEX : E000H - FFFFH
	Adapt following vectors:
	- RESET
	- TOC2
	- CLOCK TIMER
	- COP MONITOR

** The TACMAINS.ASM will read the dip switch upon a reset or a powering up of the board and do the following:

DIPs#	STATUS	ACTION TAKEN	
1	on		Load Forth Monitor and TACOMxx.
1	off		Scan at assembly language speed.
2	on		Use uwave switch box #1 antenna settings.
2	off		Use uwave switch box #2 antenna settings.
345		te scan at a speed of 4Hz	
345		" " of 25Hz.	
345		" " of 50Hz.	
345		" " of 100Hz.	
345		of 250Hz.	
345		" " of 750Hz.	
345		" " of 1500Hz.	
345		" " of about 250	0Hz.

** U3 socket will have a CPU. It is an MC/XC68HC11A1.
** U3 socket will have a 6264ASP RAM. (8000H - 9FFFH)
** U8 socket will have a 62256 RAM. (0100H - 7FFFH)
** U7 socket will have a 27C128 EPROM labeled "TACMAIN5". (C000H - FFFFH)
** The clock monitor and cop timer are enabled. If the system clock stops working or the program is corrupted, the system will reboot itself. The an active cop timer.

cop timer will function only if the CPU is marked as having

- ಸಂಪಾತಿ

* October 26, 1989 * the cop timer is reloade antenna scanning test ro * each sector/direction is * Vectors to set: TOC2, C * TOC2-EFE6 Z(OP Mon	om assembly language main program) (FOR NEW BOARDS REV 2.0) d periodically utines; scan speed is user-set scanned at a user-set speed OP Monitor, Clock Monitor, & RST itor:FFFA,B/Clock Monitor:FFFC,D/RST:FFFE,F = BETWEEN ANTENNA #1& #2. D3D8 = CW	
REGA EQU \$4 DDRB EQU \$4	S 1000 : PORTB 1/O. 1001 : PORTA 1/O. 1002 : PORTB 1/O CONTROL REGISTER. 1003 : PORTA 1/O CONTROL REGISTER.	
PORTD EQU \$E DDRD EQU \$E	1000 :PORTA. 1008 :PORTD. 1009 :PORTD CONTROL REGISTER. 100A :PORTE.	
TCTL1 EQU SE TMSK1 EQU SE TFLG1 EQU SE	RE REGISTERS 1018 :TIMER OUTPUT CAPTURE REGISTER 2. 1020 :TIMER CONTROL REGISTER 1. 1022 :TIMER INTERRUPT MASK REGISTER 1. 1023 :TIMER INTERRUPT FLAG REGISTER 1. 1024 :TIMER INTERRUPT MASK REGISTER 2.	
SPSR EQU \$	NTERFACE REGISTERS 1028 ;SPI CONDITION REGISTER. 1029 ;SPI STATUS REGISTER. 102A ;SPI DATA REGISTER.	
CHIPRAM EQU \$0 INITR EQU \$1 OPTION EQU \$6 COPRST EQU \$6	RESSES 000 :ON CHIP RAM OF 256 BYTES. 030 :INIT REGISTER. 039 :A/D CONTROL & CLOCK MONITOR. 03A :COP TIMER REGISTER. ECO :START OF NORMAL RESET VECTOR (FORTH).	
• PATTERNS FOR PHASE PAD1 EQU \$5 PAD2 EQU \$7 PAD3 EQU \$6 PAD4 EQU \$6 PAD5 EQU \$6 PAD6 EQU \$6 PAD6 EQU \$6 PAD7 EQU \$6 PBD1 EQU \$6 PBD1 EQU \$6 PBD3 EQU \$6 PBD4 EQU \$6 PBD5 EQU \$6 PBD5 EQU \$6 PBD6 EQU \$6 PBD7 EQU \$6	99 34 36 36 36 36 39 39 39 39 39 39 39 39 39 39 39 39 39	
	13 :SWITCH #1. 16 :SWITCH #2: 10 10 10 10 10 10 10 10 10 10	
* VARIOUS DATA BYTES DIPDAT EQU \$3 BESTSS EQU \$3 BESTD EQU \$3 ADDATA EQU \$3 DCODE EQU \$3 PRTA EQU \$3 PRTB EQU \$3 WINDIR EQU \$3 WINDIR EQU \$3 TSTDIR EQU \$3	FOR STORAGE FCO :DIP DATA. DFC1 :STORE BEST DIRECTION. FC3 :STORE BEST DIRECTION. FC4 :A/D DATA STORED HERE. DFC6 :DIRECTION CODE. DFC7 :USED BY ASSEMBLY LANGUAGE FOR STORAGE OF POR DFC8 :USED BY ASSEMBLY LANGUAGE FOR STORAGE OF POR DFC8 :DIRECTION OF STRONGEST SIGNAL DFCC :STRENGTH SIGNAL OF STRONGEST SIGNAL. DFCC :TEMPORARY STRONGEST SIGNAL STRENGTH. DFCF :TEMPORARY STRONGEST SIGNAL STRENGTH.	(TB. 178.

64

-

- . .

. •

ĩ

TEMPORARY COUNTER 1. TEMPORARY COUNTER 2. FLAG TO SHOW KIND OF SCANNING ROUTINES. INSIDE COUNTER. COUNT1 COUNT2 EQU EQU \$9FD1 \$9FD2 FLAG XCOUNT \$9FD3 \$9FD4 EQU EQU INSIDE COUNTER. OUTSIDE COUNTER. STORE UWAVE ANTENNA PARAMTER FOR PORTA. STORE UWAVE ANTENNA PARAMTER FOR PORTB. STORE DIP#2 STATUS. SPEED OF SCANNING. YCOUNT UPA EQU \$9FD5 \$9FD6 UPB DIP2 EQU \$9FD7 \$9FD8 SSPEED DCODEN EQU \$9FD9 \$9FD8 STORE NEW DIRECTION CODE. TEMPP TEMPPP EQU \$9FDC \$9FDD EQU \$9FDF TOUCH ORG \$2000 START LDS #\$FF :LOAD STACK POINTER WITH \$FF. LDAA #500 STAA INITR ;SET UP SYSTEM SO ON-CHIP RAM IS AT ;\$0000 AND 64 REGISTERS IS AT \$8000. LDAA #580;POWER ON THE A/D AND CLOCK MONITOR. STAA OPTION ;INITIALIZE SYSTEM. LDAA #\$00 STAA TMSK2 SET PRESCALER AT 1 FOR OUTPUT CAPTURE TIMING. SET UP OC2 TO LEAVE 68HC11 OUTPUTS PA ALONE. INIT ALL PORTS, A/D.. LOAD REG A WITH PATTERN FOR PORTA D2. STORE IT IN PRTA. LOAD REG B WITH PATTERN FOR PORTB D2. STORE IT IN PRTB. CALL SUBROUTINE SENDPA TO SET PHASED ANTENNA. STAA TCTL1 JSR STRTUP LDAA #PAD2 STAA PRTA LDAA #PBD2 JSR SENDPA GET STATUS OF DIP #2. ANDA #\$40 CMPA #\$40 BEQ SW2N ;IF DIP2 IS OFF, GOTO GOON. LDAA #MAD21 JMP GOON LDAA #MAD22 STAA UPA :STORE IT IN UPA. LDAA #MBD2 :LOAD REG 8 WITH UWAVE PATTERN FOR PORTB D2. STAA UPB :STORE IT IN UPB. SW2N GOON SET UWAVE ANTENNA FOR D2. JSR SENDUA * DEBUGGING ROUTINE HERE * LDAA #\$00 STAA TEMPP STAA TEMPPP JMP ALSCAN :TEMPORARY DEBUGGING INSERTION.

 *****READ
 DIP
 SWITCH
 AND
 SELECT
 PROGRAM
 TO
 RUN

 SELPRO
 JSR
 READIP
 .
 .
 LDAA
 DIPDAT
 .
 .
 PUT
 DIP
 DATA
 IN
 REG
 A.

 .
 ANDA #\$80
 .*AND* IT
 TO
 GET
 BIT
 7 (DIP

 .
 CMPA #\$00
 ...
 ...
 ...
 ...
 ...
 ...

 PUT DIP DATA IN REG A. "AND" IT TO GET BIT 7 (DIP #1). IS IT ON ? YES - GOTO LOAD TACOM AND THEN FORTH MONITOR. BEQ LOADTM JMP SELPRO *****LOAD THE TACOM PROGRAM BEFORE LOADING THE FORTH MONITOR ***** * COPY ROM'S CONTENTS (TACOMXXR.HEX) TO ON-CHIP RAM * LOADTM LDY #CHIPRAM LOAD RAM POINTER WITH 0000H, ; LDX #SCF00 ;LOAD REG X WITH 2566-RAM ADDRESS IN ROM. LOOP2 LDD X STD Y INX INX INY INY CPX #\$D000 BEQ CONT4 ;IS ROM POINTER D000H ? ;NO - GOTO LOOP2. YES - GOTO CONT4. JMP LOOP2 JMP RSTVEC CONT4 GOTO NORMAL FORTH RESET. *****ASSEMBLY INITIALIZATIONS ***** LDAA #\$00 STAA FLAG ALSCAN SHOW CONDITION OF SCAN ROUTINES. STAA COUNT1 STAA COUNT2 ;SET BOTH COUNTERS TO ZERO. LDAA #\$02 STAA WINDIR STORE 0000 0010 AS DIRECTION CODE FOR D2. STAA DCODEN STAA BESTD JSR SENDLED LDD #\$0000 STD WINSS STD BESTSS :LIGHT UP THE D2 LED. :SET WINSS AT ZERO. (SIGNAL STRENGTH = 0.) ;DO THE SAME FOR BESTD. ISR READIP LDAA DIPDAT ANDA #\$40 STAA DIP2 ;STORE STATUS OF DIP#2 IN DIP2. ISB SETSS ;READ DIP #3-5 AND DETERMINE SCAN SPEED.

65

Not many and the

يتحريها

CPD #\$0000 BNE ENINTS JMP BYPASS LDAA #\$40 STAA TFLG1 STAA TMSK1 ARE DIPS #3-5 OFF? NO - ENABLE INTERRUPT TIMING. YES - BYPASS INTERRUPT TIMING. ENINTS CLEAR POSSIBLE PENDING OC2F INTERRUPTS. ENABLE OUTPUT CAPTURE TIMING INTERRUPT. ENABLE INTERRUPT CAPABILITY OF SYSTEM. ĊLI NOP LOOPY NOP NOP WAIT FOR INTERRUPT. JMP LOOPY ORG \$3000 LDD TOC2 :READ IN TOC2 INTO REG D. ADDD SSPEED ;ADD SSPEED FOR NEXT INTERRUPT TIMING. STD TOC2 :STORE NEW VALUE FOR NEXT INTERRUPT. STINT BYPASS * DEBUGGIN ROUTINE HERE LDAA WINSS CPD #\$00FF BNE HAHA LDD #\$0000 STD WINSS нана HAHA * END OF DEBUGGING ROUTINE * LDAA DCODEN STAA DCODE JSR READAD STD TEMPY LDAA DCODE :GET SIGNAL STRENGTH OF PRESENT DIRECTION IN REG D. ;STORE TEMPORARILY IN TEMPY. LUAA DCODE LSLA :SHIFT DIRECTION CODE LEFT FOR NEXT DIRECTION TO SCAN. BCC LP10 :WAS PREVIOUS BIT 7 A 1? ORAA #\$01;YES - SET BIT 0 TO 1. NO - GO ON. STAA DCODEN :STORE NEW DIRECTION IN DCODEN. CMPA #\$01 BEQ SCAND1 :NEW DIRECTION D1? CMPA #\$02 LP10 BEO SCAND1 CMPA #\$02 BEO SCAND2 CMPA #\$04 BEO SCAND3 CMPA #\$08 BEO SCAND3 CMPA #\$10 BEO SCAND5 CMPA #\$10 BEO SCAND5 CMPA #\$40 BEO SCAND6 BEO SCAND6 BEO SCAND6 BEO SCAND6 BEO SCAND6 BEO SCAND6 JMP STOPT1 LDAA DIP2 ;D2? :D3? ;D4? ;D5? :D6? :D7? :D8? ;CORRUPTED DCODE. IDAA DIP2 CMPA #\$40 BEQ SW2ON1 JMP Q12 JMP Q11 SCAND1 ;IF DIP2 IS ON, GOTO SW2ON1. ;IF DIP2 IS OFF, GOTO SW2OF1. SW2OF1 SW2ON1 SCAND2 LDAA DIP2 CMPA #\$40 BEQ SW2ON2 JMP Q22 IF DIP2 IS ON, GOTO SW2ON2. IF DIP2 IS OFF, GOTO SW2OF2. SW20F2 SW2ON2 SCAND3 JMP Q21 JMP Q3 SCAND4 SCAND5 JMP Q4 JMP Q5 SCAND6 SCAND7 JMP Q6 **SCAND8** JMP Q8 LDD TEMPY :GET NEW SIGNAL STRENGTH IN REG D. CPD BESTSS :IS NEW SS HIGHER THAN BESTSS? BLS LP11 ;NO - GOTO LP11. YES - INSERT NEW SS IN BESTSS. STD BESTSS TESTSS LDAA DCODE STAA BESTD JSR LOADUA LDAA DCODEN STORE DIRECTION CODE IN BESTD. STORE NEW UWAVE ANTENNA SETTINGS IN UPA,B. LP11 CMPA #\$01 BEQ TSTFLG JMP ENABI LDAA TEMPP CMPA #\$00 BEQ TEM0 IS DCODEN SET FOR D1? ENABLE NEXT INTERRUPT. TSTFLG CMPA #\$01 BEQ TEM1 CMPA #\$02 BEQ TEM2 CMPA #\$03 BEQ TEM3 CMPA #\$04 BEQ TEM4

66

 $\sum_{i=1}^{n-1} (1-i) \sum_{i=1}^{n-1} (1-i) \sum_{i$

دمر ۾ -

 $\sum_{i=1}^{N} |u_i - v_i| \leq 1$

.-

	CMPA #\$05	
	BEQ TEM5 CMPA #\$06	
	BEQ TEM6 CMPA #\$07	
	BEQ TEM7 CMPA #\$08	
	BEQ TEM8 CMPA #\$09	
	BEQ TEM9 CMPA #\$0A	
	BEQ TEMA CMPA #\$0B	
TEM0	BEQ TEMB LDAA #\$01	
	STAA TEMPP	
TEM1	LDAA #\$02 STAA TEMPP	
TEM2	JMP CONTT LDAA #\$03	
	STAA TEMPP JMP CONTT	
TEM3	LDAA #\$04 STAA TEMPP	
TEM4	JMP CONTT LDAA #\$05	
	STAA TEMPP JMP CONTT	
TEM5	LDAA #\$06 STAA TEMPP	
TEM6	JMP CONTT LDAA #\$07	
- · ·	STAA TEMPP JMP CONTT	
TEM7	LDAA #\$08 STAA TEMPP	
ТЕМВ	JMP CONTT LDAA #\$09	
	STAA TEMPP JMP CONTT	
TEM9	LDAA #\$0A STAA TEMPP	
TEMA	JMP CONTT LDAA #\$08	
	STAA TEMPP JMP CONTT	
TEMB	LDAA #\$00 STAA TEMPP	
CONTT	JMP CONTT	
	LDAA FLAG	
	CMPA #\$00 BEQ FLGCLR	;IS FLAG CLEAR? ;YES - GOTO FLGCLR ROUTINE.
FLGCLR	JMP FLGSET	NO - GOTO FLOSET AND TEST FOR STRONGEST DIRECTION.
	CMPA BESTD BNE NXTST1	;IS BESTD SAME DIRECTION CODE AS WINDIR? ;NO - TRY NEXT TEST.
	LDD BESTSS STD WINSS	;YES - PUT NEW SS IN WINSS.
	LDD #\$0000 STD BESTSS	STORE ZERO IN BESTSS.
		TH DIRECTIONS AND COMPARE WITH WINDIR.
NXTST1	LDAB BESTD CLC	PUT BESTD IN REG B. ;CLEAR CARRY FLAG.
		ROTATE REG B LEFT ONCE. LAG CLEAR? YES - GOTO TST1. NO - GO ON.
TST1	ORAB #\$01 CBA	;PUT A 1 IN BIT 0. ;IS NEW DIRECTION CODE IN B EQUAL TO WINDIR IN REG A?
	JSR NEWDIR	TO TST2. YES - GO ON. ;SET UWAVE ANTENNA AND NEWxxx PARAMETERS.
TST2	JMP ENABI LDAB BESTD	PUT BESTD IN REG B.
	CLC RORB	
Teta	BCC TST3 ORAB #\$80	PUT A 1 IN BIT 7.
TST3	CBA BNE SETFLG	;IS NEW DIRECTION CODE IN B EQUAL TO WINDIR IN REG A? ;NO - GOTO SETFLG. YES - GO ON.
	JSR NEWDIR	SET UWAVE ANTENNA AND NEWXXX PARAMATERS.
SETFLG	JMP ENABI LDAA #\$01 STAA ELAG	
	STAA FLAG LDAA BESTD	SET FLAG TO SHOW CATEGORY 1/2 TESTING.
	STAA TSTDIR LDD BESTSS	GET BESTDR AND STORE IN ISTDIR.
	STD TSTSS	GET BESTSS AND STORE IN TSTSS.
	STD BESTSS	SET BESTSS TO ZERO. GET TSTSS IN REG D FOR ARITHMETIC OPERATION.
	LSRD	;SHIFT REG D RIGHT TWICE.

.•

- . . .

í

CATEG1	ADDD TEMPY ADDD TEMPY CPD WINSS BLO CATEG2 LDAA #\$03	STORE (BESTSS / 4) IN TEMPY. ADD TEMPY TO ITSELF. ADD TEMPY TO STEP ABOVE FOR (TEMPY * 3). (WINSS/TSTSS) <= (3/4) ?. ;YES - GOTO CATEG1. NO - GOTO CATEG2.
CATEG2	STAA XCOUNT DECA STAA YCOUNT JMP ENABI LDAA #\$0C STAA XCOUNT LDAA #\$09 STAA YCOUNT	
FLGSET	JMP ENABI LDAA BESTD CMPA WINDIR	IS NEW STRONGEST DIRECTION EQUAL TO WINDIR?
ሆ12	JMP REINIT CMPA TSTDIR BNE LP13 ;NO - GOT(LDAA COUNT2	RETURN TO ENDLESS LOOP WAITING FOR NEXT INTERRUPT. REINIT COUNTERS, FLAG, AND BESTSS. IS NEW STRONGEST DIRECTION EQUAL TO TSTDIR? D LP13. YES - INCREMENT COUNT2 BY 1.
LP13	STAA COUNT1	INCREMENT # OF TIMES THIS SECTION HAS HAPPENED.
001/70	BEQ CONT2 LDD #\$0000 STD BESTSS JMP ENABI	IS COUNTI EQUAL TO XCOUNT?
CONT2	BLS LP14 :NO - GOTO JSR NEWDIR1	IS COUNT2 GREATER THAN YCOUNT? D LP14, YES - GO ON. SET UWAVE ANTENNA AND WINXXX PARAMETERS. RE-INIT COUNTERS, FLAG, AND BESTSS TO ZERO.
*****END	OF MAIN PROGRAM -	SUBROUTINES START HERE *****
* THIS LIC	LDAA #\$53;CODE TO	esponding to the direction * Initialize the SPI condition register.
LP6	LDAA WINDIR STAA SPDR TST SPSR ;LED DATA	:NO - GOTO LP6. YES - GO ON. IS LED LINE HIGH.
* DEBUGG	SING ROUTINE HERE *	
TOGHI	CMPA #\$00 BNE TOGLO LDAA #\$01 STAA TEMPPP LDAA PORTA ORA #\$10 ;TOGGLE T	HE uWB LINE HI.
TOGLO	STAA PORTA JMP CCONT LDAA #\$00 STAA TEMPPP LDAA PORTA ANDA #\$EF	TOGGLE THE UWB LINE LOW.
CCONT	staa porta RTS	RETURN TO CALLING SUBROUTINE.
	FOR THAT DIRECTION LDAA UPA ;LOAD REG STAA REGA LDAA UPB ;LOAD REG	WING DIRECTION AND CONFIGURE THE TRANSMITTING * A WITH DATA IN UPA. WRITE IT TO PORTB (65C22). B WITH DATA IN UPB. WRITE IT TO PORTB (65C22).
*	LDAA PORTA ORA #\$10 ;TOGGLE TI	······································
*	STAA PORTĂ ANDA #\$EF	TOGGLE THE UWB LINE LOW.
•	STAA PORTA RTS	RETURN TO CALLING ROUTINE.
* SUBROU *****SEND SENDPA	-AB (SEND TWO BYTES LDAA PRTA	SED ARRAY ANTENNA FOR A DIRECTION ***** 5 OF DATA TO PORTB & PORTB ON THE 65C22) ***** ;LOAD REG A WITH DATA IN PRTA. ;WRITE IT TO PORTB (65C22).

STAA REGA WRITE IT TO PORTB (65C22).

<u>්</u>ර

- - - - -

.

í

 $\sum_{i=1}^{N_{i}} \sum_{j=1}^{N_{i}} \sum_{j=1}^{N_{$

	LDAA PRTB STAA REGB	LOAD REG B WITH DATA IN PRTB. WRITE IT TO PORTB (65C22).
	LDAA PORTA ORA #\$08 :TOGGLE	
:	STAA PORTA	
•	ANDA #\$F7 STAA PORTA	TOGGLE PB LATCH LOW.
	RTS	RETURN TO CALLING ROUTINE.
* THE RE	SULT WILL BE LEFT	SIGNAL STRENGTH FROM THE A/D LINE *
* DEBUG READAD	ROUTINE TO LOAD F	REG D WITH PRESET VALUE.
	ING ROUTINE HERE	•
*	LDAA DIPDAT ANDA #\$04	
•	BEQ BANK1	
	LDAA TEMPP CMPA #\$00	
	BEQ GBANKO CMPA #\$01	
•	BEQ GBANK1 CMPA #\$02	
	BEQ GBANK2 CMPA #\$03	
	BEQ GBANK3 CMPA #\$04	
	BEQ GBANK4 CMPA #\$05	
	BEQ GBANK5 CMPA #\$06	
	BEQ GBANK6 CMPA #\$07	
	BEQ GBANK7 CMPA #\$08	
	BEQ GBANK8	
	CMPA #\$09 BEQ GBANK9	
	CMPA #\$0A BEQ GBANKA	
	CMPA #\$0B BEQ GBANKB JMP READAD	
GBANKO	JMP READAD JMP BANKO	
GBANK1 GBANK2	JMP BANK1 JMP BANK2	
GBANK3 GBANK4	JMP BANK3 JMP BANK4	
GBANK5 GBANK6	JMP BANK5 JMP BANK6	
GBANK7 GBANK8	JMP BANK7 JMP BANK8	
GBANK9 GBANKA	JMP BANK9 JMP BANKA	
GBANKB	JMP BANKB	
BANKO	LDAA DCODE CMPA #\$01	
	BEQ BOD1 CMPA #\$02	
	BEQ B0D2 CMPA #\$04	
	BEQ B0D3 CMPA #\$08	
	BEQ B0D4 CMPA #\$10	
	BEQ B0D5 CMPA #\$20	
	BEQ B0D6 CMPA #\$40	
	BEQ 80D7 CMPA #\$80	
	BEQ BOD8 JMP STOPIT	
80D1	LDD #\$0054 JMP RETAD	
B0D2	LDD #\$0032	
B0D3	JMP RETAD	
B0D4	JMP RETAD	
B0D5	JMP RETAD	
B0D6	JMP RETAD LDD #\$0055	
B0D7	JMP RETAD LDD #\$0022	
B0D8	JMP RETAD LDD #\$0087	
BANK1	JMP RETAD	
	CMPA #\$01 BEQ B1D1	
	CMPA #\$02	

1.5.5°

• - •

i

81D1 81D2 81D3 81D4 81D5 81D6 81D7 81D8 8ANK2	BEO B1D2 CMPA #\$04 BEO B1D3 CMPA #\$08 BEO B1D4 CMPA #\$10 BEO B1D5 CMPA #\$20 BEO B1D6 CMPA #\$20 BEO B1D6 CMPA #\$40 BEO B1D7 CMPA #\$80 BEQ B1D7 CMPA #\$0033 JMP RETAD LDD #\$0023 JMP RETAD LDD #\$0022 JMP RETAD LDD #\$0022 JMP RETAD LDD #\$00233 JMP<	
B2D1	JMP STOPIT LDD #\$0054 JMP RETAD	
82D2 82D3	LDD #\$0033 JMP RETAD LDD #\$0023	
B2D3 B2D4	JMP RETAD	
B2D5	JMP RETAD	
B2D6	JMP RETAD	
82D7	JMP RETAD LDD #\$0022 JMP RETAD	
B2D8	LDD #\$0066 JMP RETAD	
BANK3	LDAA DCODE CMPA #\$01	
	BEQ B3D1 CMPA #\$02	
	BEQ B3D2 CMPA #\$04	
	BEQ B3D3 CMPA #\$08 850 B3D4	
	BEQ B3D4 CMPA #\$10 BEQ B3D5	
	CMPA #\$20 BEQ B3D6	
	CMPA #\$40 BEQ 83D7	
	CMPA #\$80 BEQ B3D8	
B3D1	JMP STOPIT	
B3D2	JMP RETAD LDD #\$0032 JMP RETAD	
B3D3	LDD #\$0054 JMP RETAD	
B3D4	LDD #\$0034 JMP RETAD	
B3D5	LDD #\$00FF JMP RETAD	
B3D6	LDD #\$0055 JMP RETAD	

. `.

.

۰.

ŏă.

]

B6D3	LDD #\$00FF JMP RETAD						
86D4	LDD #\$0034 JMP RETAD						
86D5	LDD #\$0012 JMP RETAD						
B6D6	LDD #\$0055 JMP RETAD						
B6D7	LDD #\$0022 JMP RETAD						
B6D8	LDD #\$0043 JMP RETAD						
BANK7	LDAA DCODE						
	CMPA #\$01 BEQ B7D1						,
	CMPA #\$02 BEQ B7D2						
	CMPA #\$04 BEQ B7D3						
	CMPA #\$08 BEQ B7D4						
	CMPA #\$10 BEQ B7D5						
	CMPA #\$20 BEQ B7D6						
	CMPA #\$40 BEQ B7D7						
	CMPA #\$80						
0704	BEQ B7D8 JMP STOPIT						
87D1	LDD #\$0054 JMP RETAD			• •			•••
B7D2	LDD #\$0032 JMP RETAD		,		•		. •
87D3	LDD #\$00FF JMP RETAD						
B7D4	LDD #\$0034 JMP RETAD					• •	
B7D5	LDD #\$0032 JMP RETAD		·	· · · · · ·		•	
B7D6	LDD #\$0055 JMP RETAD						
8707	LDD #\$0013 JMP RETAD						
B7D8	LDD #\$0032 JMP RETAD						
BANK8	LDAA DCODE CMPA #\$01						
	BEQ B8D1 CMPA #\$02						
	BEQ B8D2 CMPA #\$04						
	BEQ B8D3 CMPA #\$08				·	İ	
	BEQ B8D4 CMPA #\$10	•					
	BEQ B8D5						
	CMPA #\$20 BEQ B8D6 CMPA #\$40						
	BEQ B8D7						
	CMPA #\$80 BEQ B8D8						
B8D1	JMP STOPIT LDD #\$0054						
B8D2	JMP RETAD LDD #\$0032						
B8D3	JMP RETAD LDD #\$0043						
B8D4	JMP RETAD						
B8D5	JMP RETAD LDD #\$0014						
88D6	JMP RETAD LDD #\$0055						
88D7	JMP RETAD						
B8D8	JMP RETAD						10.000
BANK9	JMP RETAD						
CANNO	CMPA #\$01 BEQ B9D1						· · · · · · · · · · · · · · · · · · ·
	CMPA #\$02						
	BEQ B9D2 CMPA #\$04						
	BEQ B9D3 CMPA #\$08						
	BEQ B9D4 CMPA #\$10						
	BEQ B9D5 CMPA #\$20		4.				
	BEQ B9D6 CMPA #\$40						
			70				

	050 0007	
	BEQ B9D7 CMPA # \$80	
	BEQ B9D8 JMP STOPIT	
B9D1	LDD #\$0054	
89D2	JMP RETAD	
•	JMP RETAD	
B9D3	LDD #\$0032 JMP RETAD	
B9D4	LDD #\$0034 JMP RETAD	
89D5	LDD #\$0012	
89D6	JMP RETAD	
B9D7	JMP RETAD	
	JMP RETAD	
89D8	LDD #\$0043 JMP RETAD	
BANKA	LDAA DCODE CMPA #\$01	
	BEQ BAD1	
	CMPA #\$02 BEQ BAD2	
	CMPA #\$04 BEQ BAD3	
•	CMPA #\$08	
	BEQ BAD4 CMPA #\$10	
· · ·	BEQ BAD5 CMPA #\$20	
	BEQ BAD6	
	CMPA #\$40 BEQ BAD7	
	CMPA #\$80 BEQ BAD8	
	JMP STOPIT	
BAD1	LDD #\$0054 JMP RETAD	
BAD2	LDD #\$0032 JMP RETAD	
BAD3	LDD #\$0023	
BAD4	JMP RETAD	
BAD5	JMP RETAD	
	JMP RETAD	
BAD6	LDD #\$0055 JMP RETAD	
BAD7	LDD #\$00FF JMP RETAD	
BAD8	LDD #\$0032	
BANKB	JMP RETAD	
	CMPA #\$01 BEQ BBD1	
	CMPA #\$02 BEQ BBD2	
	CMPA #\$04	
	BEQ BBD3 CMPA #\$08	
	BEQ BBD4 CMPA #\$10	
	BEQ BBD5	
	CMPA #\$20 BEQ BBD6	
	CMPA #\$40 BEQ BBD7	
	CMPA #\$80	
	BEQ BBD8 JMP STOPIT	
BBD1	LDD #\$0054 JMP RETAD	
BBD2	LDD #\$0032	
BBD3	JMP RETAD	
BBD4	JMP RETAD	
	JMP RETAD	
BBD5	LDD #\$0014 JMP RETAD	
BBD6	LDD #\$0055 JMP RETAD	
BBD7	LDD #\$00FF	
BBD8	JMP RETAD	
RETAD	JMP RETAD STD TEMPY	
	RTS	

62

LDAA #\$53;CODE TO INITIALIZE THE SPI CONDITION REGISTER.

ومبراج م

i

.....

•

CLEAR SPIF BIT BY READING IT IN. LP4 LP5 BPL LPS LDAB SPDR STD ADDATA LDAA PORTA ORAA #\$20 STAA PORTA PUT A/D DATA INTO REG B. (LSB) STORE 10-BIT A/D RESULT IN ADDATA. PUT PORTA DATA INTO ACC. PORTA BIT 5 GOES HI. RETURN TO CALLING ROUTINE. RTS *SUBROUTINES TO CONFIGURE THE PHASED ARRAY BOARD FOR A DIRECTION *
 *****01 - 08 SECTIONS SENDS OUT CERTAIN PATTERNS TO THE PHASED ARRAY *
 * ANTENNA FOR A PARTICULAR DIRECTION *
 * 01 DIRECTION WITH SPECIAL SETTINGS FOR UWAVE SWITCH #1.
 O11 JSR LOADCP :RELOAD THE COP TIMER.
 LDAA #PAD1 :LOAD REG A WITH PATTERN FOR PORTA D1.
 STAA PRTA :STORE IT IN PRTA.
 LDAA #PBD1 :LOAD REG B WITH PATTERN FOR PORTB D1.
 STAA PRTB :STORE IT IN PRTB.
 JSR SENDPA :CALL SUBROUTINE SENDPA TO SET PHASED ANTENNA.
 LDAA #MAD11 :LOAD REG B WITH UWAVE PATTERN FOR PORTA D1.
 STAA PRTA :STORE IT IN PRTA.
 LDAA #MAD11 :LOAD REG B WITH UWAVE PATTERN FOR PORTA D1.
 STAA PRTA :STORE IT IN PRTA.
 LDAA #MAD11 :LOAD REG B WITH UWAVE PATTERN FOR PORTB D1.
 STAA PRTA :STORE IT IN PRTA.
 LDAA #MAD11 :LOAD REG B WITH UWAVE PATTERN FOR PORTB D1.
 STAA PRTB :STORE IT IN PRTA.
 LDAA #MAD11 :LOAD REG B WITH UWAVE PATTERN FOR PORTB D1.
 STAA PRTB :STORE IT IN PRTB. STAA PRTB JMP TESTSS *DI DIRECTION WITH SPECIAL SETTINGS FOR UWAVE SWITCH #2. Q12 JSR LOADCP LDAA #PAD1 STAA PRTA LDAA #PBD1 STAA PRTB JSR SENDPA LDAA #MAD12 Q12 LDAA #MAD12 STAA PRTA LDAA #MBD1 STAA PRTB LUAA #MBD1 STAA PRTB JMP TESTSS * D2 DIRECTION WITH SPECIAL SETTINGS FOR UWAVE SWITCH #1. C21 JSR LOADCP LDAA #PAD2 STAA PRTA LDAA #PBD2 STAA PRTB JSR SENDPA LDAA #MAD21 STAA PRTA LDAA #MAD22 STAA PRTB JMP TESTSS * D2 DIRECTION WITH SPECIAL SETTINGS FOR UWAVE SWITCH #2. C22 JSR LOADCP LDAA #PAD2 STAA PRTA LDAA #PBD2 STAA PRTA LDAA #PBD2 STAA PRTB JSR SENDPA STAA PRTB JSR SENDPA LDAA #MAD22 STAA PRTA LDAA #MBD2 STAA PRTB JMP TESTSS JSR LOADCP LDAA #PAD3 STAA PRTA LDAA #PBD3 STAA PRTB JSR SENDPA LDAA #MAD3 Q3 JSH SENDPA LDAA #MAD3 STAA PRTA LDAA #MBD3 STAA PRTB JMP TESTSS JSR LOADCP Q4 LDAA #PAD4 STAA PRTA STAA PRTA LDAA #PBD4 STAA PRTB JSR SENDPA LDAA #MAD4 STAA PRTA LDAA #MBD4 STAA PRTB

ي خ

. .

Q5	JMP TESTSS JSR LOADCP LDAA #PAD5 STAA PRTA LDAA #PBD5 STAA PRTB JSR SENDPA LDAA #MAD5	
Q6	STAA PRTA LDAA #MBD5 STAA PRTB JMP TESTSS JSR LOADCP LDAA #PAD6 STAA PRTA LDAA #PED6 STAA PRTB JSR SENDPA	
Q7	LDAA #MADG STAA PRTA LDAA #MBDG STAA PRTB JMP TESTSS JSR LOADCP LDAA #PAD7 STAA PRTA LDAA #PBD7 STAA PRTB JSR SENDPA	•
Q8	LDAA #MAD7 STAA PRTA LDAA #MBD7 STAA PRTB JMP TESTSS JSR LOADCP LDAA #PAD8 STAA PRTA LDAA #PBD8 STAA PRTB JSR SENDPA LDAA #MAD8 STAA PRTA LDAA #MBD8 STAA PRTB JMP TESTSS	
• SUBROUT LOADUA	INE TO LOAD UPA,B LDAA DCODE CMPA #\$01 BEQ UAD1 CMPA #\$02 BEQ UAD2 CMPA #\$04 BEQ UAD3 CMPA #\$04 BEQ UAD3 CMPA #\$10 BEQ UAD4 CMPA #\$10 BEQ UAD5 CMPA #\$20 BEQ UAD6 CMPA #\$20 BEQ UAD6 CMPA #\$20 BEQ UAD7 CMPA #\$80 BEQ UAD7 CMPA #\$80 BEQ UAD7	WITH UWAVE ANTENNA SETTINGS * :USE DCODE TO DETERMINE DIRECTION. :D1? :D2? :D3? :D4? :D5? :D6? :D6? :D6? :CORRUPTED DCODE, START OVER.
UAD1	JSR READIP LDAA DIPDAT ANDA #\$40 BEQ SW2ON5	;GET STATUS OF DIP #2. ;DIP #2 ON? YES - GOTO SW2ON5. NO - GOTO SW2OF5.
SW2OF5 SW2ON5 CONT5	LDAA #MAD12 JMP CONT5 LDAA #MAD11 STAA UPA :STORE IT LDAA #MBD1 STAA UPB	:LOAD REG A WITH PARAMETERS FOR D1 SWITCH #2. :CONTINUE AT CONT5. :LOAD REG A WITH PARAMETERS FOR D1 SWITCH #1. IN UPA.
UAD2	RTS JSR READIP LDAA DIPDAT	;GET STATUS OF DIP #2.
SW2OF3	ANDA #\$40 BEQ SW2ON3 LDAA #MAD22 JMP CONT3	;DIP #2 ON? YES - GOTO SW2ON3. NO - GOTO SW2OF3. ;LOAD REG A WITH PARAMETERS FOR D2 SWITCH #2. ;CONTINUE AT CONT3.
SW2ON3 CONT3	LDAA #MAD21 STAA UPA ;STORE IT LDAA #MBD8 STAA UPB	LOAD REG A WITH PARAMETERS FOR D2 SWITCH #1. IN UPA.
UAD3	RTS LDAA #MAD3 STAA UPA LDAA #MBD3 STAA UPB	
UAD4	RTS LDAA #MAD4 STAA UPA	

75

.٠

- *6...*5+

	LDAA #MBD4 STAA UPB	
UAD5	RTS LDAA #MAD5 STAA UPA LDAA #MBD5 STAA UPP	
UAD6	STAA UPB RTS LDAA #MAD6 STAA UPA LDAA #MBD6	
UAD7	STAA UPB RTS LDAA #MAD7 STAA UPA LDAA #MBD7	
UAD8	LDAA #MAD8 RTS LDAA #MAD8 STAA UPA LDAA #MBD8 STAA UPB RTS	
READIP	OUTINE TO READ THE	E DIP SWITCH ***** ;PUT PORTE DATA INTO REG A. ;MASK OUT BITS 0 & 1. ;STORE IN DIPDATA BYTE.
* SUBROUT LOADCP	TNE TO RELOAD THE LDAA #\$55 STAA COPRST	COP TIMER.
	LDAA #\$AA	COP TIMER IS NOW RELOADED.
* SUBROUT	INE TO INIT ALL POR LDAA #\$38	TS, A/D, RAM TABLE *
	STAA DDRD LDAA #\$FF	PORTD: ALL OUT EXCEPT RxD = PDO.
	STAA DDRA	INIT 65C22 PORTA TO OUTPUTS.
	STAA DDRB	;INIT 65C22 PORTB TO OUTPUTS.
	STAA PORTD	SET PDx LOW.
	STD WINSS RTS	STORE 0000H IN WINSS.
	INE TO SET UWAVE	ANTENNA AND NEWXXX PARAMETERS
NEWDIR	LDD BESTSS STD WINSS	STORE STRONGEST SIGNAL STRENGTH IN WINSS.
	LDAA BESTD STAA WINDIR JSR SENDUA JSR SENDLED RTS	STORE STRONGEST DIRECTION IN WINDIR. SET UWAVE ANTENNA TO STRONGEST DIRECTION. SHOW NEW DIRECTION ON THE LEDS.
* FROM TS	INE TO SET UWAVE A	ANTENNA AND NEWXXX PARAMETERS *
NEWDINI		STORE STRONGEST SIGNAL STRENGTH IN WINSS.
	STAA WINDIR JSR SENDUA	STORE STRONGEST DIRECTION IN WINDIR. SET UWAVE ANTENNA TO STRONGEST DIRECTION. SHOW NEW DIRECTION ON THE LEDS
* SUBROUT STOPIT	TPA ANDA #\$EF	STEM. THE CLOCK MONITOR WILL RESET THE SYSTEM * MOVE CONDITION CODE REG TO REG A. CLEAR BIT 7 TO ENABLE THE STOP. MOVE NEW VALUE BACK TO CONDITION CODE REG.
* SUBROUT REINIT	LDAA #\$00 STAA COUNT1 STAA COUNT2 STAA FLAG LDD #\$00000	COUNTERS, FLAG, AND BESTSS TO ZERO • ;SET BESTSS TO ZERO.
	INE TO READ DIPS # JSR READIP	3-#5 AND DETERMINE THE SCANNING SPEED.
	LDAA DIPDAT	;GET DIPS #3-#5.

76

i

· . .

	CMPA #\$10 BEQ H250 CMPA #\$18 BEQ H2100 CMPA #\$20 BEQ H2200 CMPA #\$28 BEQ H2300 CMPA #\$30 BEQ H2400 LDD #\$0000 JMP HZRET
HZ4	LDD #\$F424
HZ25	JMP HZRET LDD #\$2710 JMP HZRET
HZ50	LDD #\$1388
HZ100	LDD #\$1388 JMP HZRET LDD #\$09C4 JMP HZRET
HZ200	LDD #\$04E2
HZ300	JMP HZRET LDD #\$0341 JMP HZRET
HZ400 HZRET	LDD #\$0271 STD SSPEED RTS
* SUBROU ENABI	TINE TO ENABLE LDD SSPEED CPD #\$0000 BNE ENINS
ENINS	JMP BYPASS LDAA #\$40 STAA TFLG1 STAA TMSK1 RTI END

.

ARE DIPS. #3-5 OFF? NO - ENABLE NEXT INTERRUPT TIMING. YES - BYPASS NEXT INTERRUPT TIMING.

THE NEXT TIMED INTERRUPT.

ENABLE OUTPUT CAPTURE TIMING INTERRUPT.

77

í

- - - - - - -

.

IX.B. FORTH PROGRAM CODE LISTING
HEX 8004 1C ! 50 1E ! 8060 22 ! FORGET TASK 8080 DP !
(** FORTH CODE FOR TACOM PROJECT **ALL BOARDS REV 2.0 **) (**********************************
(*************************************
(68HC11 PORT ADDRESSES) B000 CONSTANT PORTA B008 CONSTANT PORTD B009 CONSTANT DDRD B00A CONSTANT DDRD B028 CONSTANT SPCR (SPI CONDITION REGISTER) B029 CONSTANT SPCR (SPI STATUS REGISTER) B02A CONSTANT SPDR (SPI DATA REGISTER) B026 CONSTANT PATCL (BIT 7 IS DDRA7)
(SERIAL I/O ADDRESSES) B02B CONSTANT BAUD
(A/D ADDRESSES) B030 CONSTANT ADCTL B033 CONSTANT ADR3 B034 CONSTANT ADR4 B039 CONSTANT OPTION
(*************************************
(STORAGE LOCATIONS 16 CONSTANT MAD11 13 CONSTANT MAD12 13 CONSTANT MAD12 14 CONSTANT MAD21 15 CONSTANT MAD22 20 CONSTANT MAD23 20 CONSTANT MAD3 20 CONSTANT MAD4 68 CONSTANT MAD4 68 CONSTANT MAD5 10 CONSTANT MAD5 10 CONSTANT MAD7 10 CONSTANT MAD6 10 CONSTANT MAD6 10 CONSTANT MAD6 10 CONSTANT MAD6 10 CONSTANT MBD1 00 CONSTANT MBD1 18 CONSTANT MBD4 00 CONSTANT MBD5 18 CONSTANT MBD5 18 CONSTANT MBD5 18 CONSTANT MBD5 10 CONSTANT MBD5 11 CONSTANT MBD5 11 CONSTANT MBD5 12 CONSTANT MBD5 13 CONSTANT MBD5 14 CONSTANT MBD5 15 C
(*************************************

26

(NTENNA)

و جو را م

. •

ŕ

ANT ARIOUS DAT	A STORAGE
NSTANT DIPDAT	(DIPSWITCH DATA)
NSTANT LOOPS	(NUMBER OF TIMES TO SCAN 1 DIRECTION)
NSTANT BEST	(STORE STRONGEST SIGNAL LEVEL)
NSTANT WINA	(WINNING DIRECTION'S PORT A BITMASK)
NSTANT WINB	(WINNING DIRECTION'S PORT B BITMASK)
NSTANT WINDIR	(WINNING DIRECTION)
NSTANT CHKSUM	(USED FOR UPLOADING IN HEX FORMAT)
NSTANT DEL-VAR	(DELAY VARIABLE)
NSTANT ADDATA	(A/D DATA IS STORED HERE)
	(STOPAGE TO PUT LED CODE)

78

(FILL CONSTANTS WORDS (FILL STORAGE LOCATIONS WITH CORRECT BITMASKS) : FILL-VARCON (FILL CONSTANTS WITH DEFAULT VALUES) 06 LOOPS C! 200 DEL-VAR ! FFFF BEST ! ; EDEL DEL-VAR @ 0 DO 1 0 DO LOOP LOOP ; (DELAY) : BAUD-300 35 BAUD C! ; (USED FOR UPLOADING IN HEX FORMAT) : READIP PORTE C@ ; (LEAVE DIP STATUS ON STACK) (LEAVE A/D RESULT ON STACK) (LEAVE A/D RESULT ON STACK) SPSR C@ DROP (CLEAR SPIF BIT) PORTA C@ DF AND PORTA CI (CS GOES LOW) 68 SPDR CI (INITIATE TRANSFER) BEGIN SPSR C@ 80 AND IF 0 ELSE 1 THEN UNTIL (TEST IF RCVR DONE) SPSR C@ DROP (CLEAR SPIF BIT) OS SPDR CI (INITIATE TRANSFER) BEGIN SPSR C@ 80 AND IF 0 ELSE 1 THEN UNTIL (TEST IF RCVR DONE) SPSR C@ DROP (CLEAR SPIF BIT) OS SPDR CI (INITIATE TRANSFER) BEGIN SPSR C@ 80 AND IF 0 ELSE 1 THEN UNTIL (TEST IF RCVR DONE) PORTA C@ 20 OR PORTA CI (CS GOES HI) SPDR C@ ADDATA 1+ CI (STORE LSB OF DATA IN ADDATA) ADDATA @ ; ADDATA @: SET-REGS-OUT FF DDRB C! FF DDRA C! ; TOG-PB PORTA C@ DUP 08 OR PORTA C! F7 AND PORTA C! ; TOG-UWB PORTA C@ DUP 10 OR PORTA C! F7 AND PORTA C! ; OUTA REGA C! ; OUTA REGA C! ; OUTB REGB C! ; OUTB OUTB OUTA TOG-PB ; OUTBWB OUTB OUTA TOG-UWB ; : TOG-PB : TOG-UWB OUTA OUTPB D3M MAD3 MBD3 OUTUWB : D4M MAD3 MBD3 OUTUWB : D5M MAD5 MBD5 OUTUWB : D6M MAD6 MBD6 OUTUWB : D7M MAD7 MBD7 OUTUWB : D8M MAD8 MBD8 OUTUWB ; D THE STRENGTH OF THE SIGNAL LEVEL) CANNING D1P DEL READAD BEST ! READIP 40 AND IF MAD12 WINA C! ELSE MAD11 WINA C! THEN MBD1 WINB C! 01 WINDIR C! D2P DEL READAD DUP BEST @ < IF BEST ! READIP 40 AND IF MAD22 WINA C! ELSE MAD21 WINA C! THEN MBD2 WINB C! 02 WINDIR C! ELSE DROP THEN D3P DEL READAD DUP BEST @ < IF BEST ! MAD3 WINA C! MBD3 WINB C! 04 WINDIR C! ELSE DROP THEN D4P DEL READAD DUP BEST @ < IF BEST ! MAD4 WINA C! MBD4 WINB C! 08 WINDIR C! ELSE DROP THEN D5P DEL READAD DUP BEST @ < IF BEST ! MAD4 WINA C! MBD5 WINB C! 08 WINDIR C! ELSE DROP THEN D5P DEL READAD DUP BEST @ < IF BEST ! MAD5 WINA C! MBD5 WINB C! 10 WINDIR C! ELSE DROP THEN D5P DEL READAD DUP BEST @ < IF BEST ! MAD5 WINA C! MBD6 WINB C! 20 WINDIR C! ELSE DROP THEN D7P DEL READAD DUP BEST @ < IF BEST ! MAD5 WINA C! MBD6 WINB C! 40 WINDIR C! ELSE DROP THEN D7P DEL READAD DUP BEST @ < IF BEST ! MAD6 WINA C! MBD7 WINB C! 40 WINDIR C! ELSE DROP THEN D7P DEL READAD DUP BEST @ < IF BEST ! MAD5 WINA C! MBD7 WINB C! 40 WINDIR C! ELSE DROP THEN D7P DEL READAD DUP BEST @ < IF BEST ! MAD7 WINA C! MBD7 WINB C! 40 WINDIR C! ELSE DROP THEN D7P DEL READAD DUP BEST @ < IF BEST ! MAD7 WINA C! MBD7 WINB C! 40 WINDIR C! ELSE DROP THEN D7P DEL READAD DUP BEST @ < IF BEST ! MAD7 WINA C! MBD7 WINB C! 40 WINDIR C! ELSE DROP THEN D7P DEL READAD DUP BEST @ < IF BEST ! MAD7 WINA C! MBD7 WINB C! 40 WINDIR C! ELSE DROP THEN D7P DEL READAD DUP BEST @ < IF BEST ! MAD7 WINA C! MBD7 WINB C! 40 WINDIR C! ELSE DROP THEN D7P DEL READAD DUP BEST @ < IF BEST ! MAD7 WINA C! MBD7 WINB C! 40 WINDIR C! ELSE DROP THEN D7P DEL READAD DUP BEST @ < IF BEST ! MAD8 WINA C! MBD6 WINB C! 80 WINDIR C! ELSE DROP THEN D7P DEL READAD DUP BEST @ < IF BEST ! MAD8 WINA C! MBD6 WINB C! 80 WINDIR C! ELSE DROP THEN WINA C@ WINB C! 80 WINDIR C! ELSE DROP THEN (CONVERT AND EMIT) (addr count ---) BAUD-300 OVER + SWAP (CONVERTS ADDR & COUNT TO UPPER, LOWER ADDR)

GIN CR 2DUP 20 + MIN (MAKE NEXT LINE OF OUTPUT UP TO 32 BYTES LONG) SWAP (BRING UP START ADDRESS, MOVE DOWN END ADDRESS) """ (BEGIN THE RECORD) 2DUP - (FIND OUT # OF BYTES IN THIS RECORD) DUP CHKSUM ! (BEGIN CHKSUM COMPUTATION) 2.R (PRINT # OF BYTES IN RECORD IN TWO DIGIT FIELD) DUP 100 /MOD + CHKSUM +! (ADD START ADDRESS TO CHKSUM) DUP 100 /MOD + CHKSUM +! (ADD START ADDRESS IN FOUR DIGIT FIELD) ."00" (PRINT RECORD TYPE, NO NEED TO ADD TO CHKSUM) >R DUP R> (MAKE START STOP #S FOR DO LOOP) DO BEGIN >R DUP R> DO 1 C@ 2.R 1 C@ CHKSUM +! (PRINT HEX BYTE IN TWO DIGIT FIELD) (UPDATE CHKSUM) LOOP CHKSUM C@ NEGATE 2.R (PRINT CHKISUM NEGATED TWO DIGIT FIELD) 2DUP -UNTIL (KEEP GOING TILL UNE END IS - TO BLOCK END) CR .* :00000001FF*CR (TACK ON END RECORD) 2DROP ; (POWER UP A/D CAPABILITY) (INIT PORT D) (SET ANTENNAS TO D1P.) (FILL VAR CONSTANTS) FILL-VARCON (SIGNIFY BOARD IS READY) 2 CHIRPS : : SCANALL SCANNING WINDIR C@ 01 = IF ." D1" CR ELSE THEN WINDIR C@ 02 = IF ." D2" CR ELSE THEN WINDIR C@ 04 = IF ." D3" CR ELSE THEN WINDIR C@ 08 = IF ." D4" CR ELSE THEN WINDIR C@ 10 = IF ." D5" CR ELSE THEN WINDIR C@ 20 = IF ." D6" CR ELSE THEN WINDIR C@ 40 = IF ." D6" CR ELSE THEN WINDIR C@ 80 = IF ." D6" CR ELSE THEN WINDIR C@ 00 = IF ." D6" CR ELSE THEN WINDIR C = IF ." D6" CR ELSE THEN WINDIR C = 00 = IF ." D6" CR ELSE THEN WINDIR C = 00 = IF ." D6" CR ELSE THEN WINDIR C = 00 = IF ." D6" CR ELSE THEN WINDIR C = 00 = IF ." D6" CR ELSE THEN WINDIR C = 00 = IF ." D6" CR ELSE THEN WINDIR C = 00 = IF ."

(FOR FIELD TESTING PURPOSES TO ENABLE EASIER A/D READING) : Q INITALL DIP BEGIN ." DI= " SHOWAD ?TERMINAL UNTIL ; : W INITALL D2P BEGIN ." D2= " SHOWAD ?TERMINAL UNTIL ; : E INITALL D3P BEGIN ." D3= " SHOWAD ?TERMINAL UNTIL ; : R INITALL D4P BEGIN ." D5= " SHOWAD ?TERMINAL UNTIL ; : T INITALL D5P BEGIN ." D5= " SHOWAD ?TERMINAL UNTIL ; : Y INITALL D5P BEGIN ." D5= " SHOWAD ?TERMINAL UNTIL ; : U INITALL D7P BEGIN ." D5= " SHOWAD ?TERMINAL UNTIL ; : U INITALL D7P BEGIN ." D6= " SHOWAD ?TERMINAL UNTIL ; : I INITALL D4P BEGIN ." D6= " SHOWAD ?TERMINAL UNTIL ;

 \sim

80

APPENDIX IX.C.

2

-34

ş

PARTS LIST WITH VENDOR AND COST DATA

۰.

ي م

PRINTED ON Nov 1, 1989 AT 1:17 pm

CODE OF	DESCRIPTION OF ITEM	NUM PER ASM	VENDOR	VENDOR STOCK NUMBER	MANUFACTURER	COST	TOTAL
ASSEMBLY	11Em					•••••	
ANT_HELICAL	ANTENNAHELICAL TYPE ConnectorN type solder Connection flange mount	8 8	TRA PASTERNACK	PE4013	PASTERNACK	\$ 50.00 \$ 3.25	\$ 400.00 \$ 26.00
Total:							\$ 426.00
ANT_WHIP	ANTENNAWHIP TYPE	4	LARSEN ELECTRONIC S	NLA-220	LARSEN	\$ 50.00	\$ 200.00
Total:							\$ 200.00
BIASB	D25 MALE PC MOUNT TYPE (RIGHT ANGLE)	1	ARROW	9215PRP	AMP	\$ 8.30	\$ 8.30
Total:				.*			\$ 8.30
CABLE_PB1	N MALE CLAMP TYPE	1	PASTERNACK	PE4081	SAME	\$ 3.25	\$ 3.25
	CONNECTOR TO RG-58 BNC FEMALE BULKHEAD	1	PASTERNACK	PE4078	PASTERNACK	\$ 4.25	\$ 4.25
	CONNECTOR SMA MALE CLAMP TYPE RIGHT	1	PASTERNACK	PE4029	PASTERNACK	\$ 14.25	\$ 14.25
	ANGLE CONNECTOR FOR RG-58 RG-58 COAX CABLE	1 ·	KIMBALL		BELDEN	\$ 1.00	\$ 1.00
	BNC MALE CRIMP TYPE CONNECTOR TO RG-58	1		PE4016	PASTERNACK	\$ 1.60	\$ 1.60
Total:							\$ 24.35
CABLE_PB2	SMA MALE CLAMP TYPE RIGHT ANGLE CONNECTOR FOR RG-58	4	PASTERNACK	PE4029	PASTERNACK	\$ 14.25	\$ 57.00
	CONNECTOR REDUCERPL259 TO RG-58 (SIMILAR TO R.S. 278-206)	4	RAD I O SHACK	278-206	. •	\$ 0.50	\$ 2.00
	BNC MALE CRIMP TYPE Connector to RG-58	4	PASTERNACK	PE4016	PASTERNACK	\$ 1.60	\$ 6.40
	BNC FEMALE BULKHEAD CONNECTOR	4	PASTERNACK	PE4078	PASTERNACK	\$ 4.25	\$ 17. 00
	PL259 (UHF) TYPE FEMALE CONNECTOR	- 4	RAD I O SHACK	278-205		\$ 1.40	\$ 5.60
	RG-58 COAX CABLE	1				\$ 5.00	
	PL259 RIGHT ANGLE MALE-FEMALE CONNECTOR	4	NEWARK	46N7371	SPC	\$ 5.88	\$ 23:52-
Total:							\$ 116.52 _.
CABLE_PBD1	D25 MALE CRIMP TYPE (STRAIGHT)	2	ARROW	9215PD9	AMP	\$ 1.23	\$ 2.46
	(STRAIGHT) D25 FEMALE CRIMP TYPE (STRAIGHT)	3 7	ARROW	9215PEA	AMP	\$ 1.23	\$ 3.69
Total:							\$ 6.15

APPENDIX IX.C.

PRINTED ON Nov 1, 1989 AT 1:17 pm

.

CODE OF	DESCRIPTION OF	NUM Per		VENDOR STOCK			
ASSEMBLY	ITEM	ASM	VENDOR	NUMBER	MANUFACTURER	COST	TOTAL
CABLE_PM1	CIRCULAR TYPE 4 PIN FEMALE CONNECTOR	2	ARROW	9215PFZ	AMP	\$ 1.52	\$ 3.04
	CIRCULAR TYPE 4 PIN MALE	2	ARROW	9215PF5	AMP	\$ 2.06	\$ 4.12
		- 1	DIGIKEY	WM2101	MOLEX	\$ 0.18	\$ 0.18
Total:							\$ 7.34
CABLE_PM2		2	DIGIKEY	WM2101	MOLEX	\$ 0.18	\$ 0.36
<u></u>	CIRCULAR TYPE 4 PIN MALE CONNECTOR	2	ARROW	9215PF5	AMP	\$ 2.06	\$ 4.12
	CIRCULAR TYPE 4 PIN FEMALE CONNECTOR	2	ARROW	9215PFZ	AMP	\$ 1.52	\$ 3.04
· · · ·			-	• •	• •	· · ·	
Total:	•	•					\$ 7.52
CABLE_PM3	CIRCULAR TYPE 4 PIN MALE	- 1	ARROW	9215PF5	AMP	\$ 2.06	\$ 2.06
N	CIRCULAR TYPE 4 PIN FEMALE CONNECTOR	` 1	ARROW	9215PFZ	AMP	\$ 1.52	\$ 1.52
	CIRCULAR 3 PIN FEMALE CONNECTOR	1	IMSCO	MS3116F8-3 6	BENDIX		\$ 0.00
Total:							\$ 3.58
CABLE_PM4	CIRCULAR TYPE 4 PIN FEMALE CONNECTOR	2	ARROW	9215PFZ	AMP	\$ 1.52	\$ 3.04
	CIRCULAR TYPE 4 PIN MALE	2	ARROW ·	9215PF5 .	AMP	\$ 2.06	\$ 4.12
Total:							\$ 7.16
CABLE_RADIO1	CIRCULAR 8 PIN FEMALE	1	IMSCO		BENDIX		\$ 0.00
	D25 FEMALE CRIMP TYPE (STRAIGHT)	1	ARROW	9215PEA	AMP	\$ 1.23	\$ 1.23
Total:						·	\$ 1.23
CABLE_uCB1	D25 FEMALE CRIMP TYPE (STRAIGHT)	3	ARROW	9215PEA	AMP	\$ 1.23	
Total:							\$ 3.69
CABLE_uCB3	D9 FEMALE CRIMP TYPE (STRAIGHT)	2	ARROW	9215PD6	AMP	\$ 1.16	\$ 2.32
	(STRAIGHT) D9 MALE CRIMP TYPE (STRAIGHT)	1	ARROW	9215PD5	AMP	\$ 1.16	\$ 1.16
	D25 MALE CRIMP TYPE (STRAIGHT)	1 7	ARROW	9215PD9	AMP	\$ 1.23	\$ 1.23
Total:							\$ 4.71

•

-

40

PRINTED ON Nov 1, 1989 AT 1:17 pm -

 $t \geq 2$

CODE OF	DESCRIPTION OF	NUM Per		VENDOR STOCK			
ASSEMBLY	ITEM	ASM	VENDOR	NUMBER	MANUFACTURER	COST	TOTAL
CABLE_uCB4	SMA MALE CLAMP TYPE RIGHT ANGLE CONNECTOR FOR RG-58	1	PASTERNACK	PE4029	PASTERNACK	\$ 14.25	\$ 14.25
	CIRCULAR 8 PIN FEMALE	1	IMSCO		BENDIX		\$ 0.00
	BNC MALE CRIMP TYPE CONNECTOR TO RG-58	1	PASTERNACK	PE4016	PASTERNACK	\$ 1.60	\$ 1.60
	BNC FEMALE BULKHEAD CONNECTOR	1	PASTERNACK	PE4078	PASTERNACK	\$ 4.25	\$ 4.25
1							
Total:							\$ 20.10
CABLE_UWSB1	N TYPE MALE CLAMP TYPE CONNECTOR TO RG-214	16	PASTERNACK	PE4132	PASTERNACK	\$ 4.25	\$ 68.00
	LOW LOSS SF214 COAX	1	TIMES WIRE AND CABLE			\$ 40.00	\$ 40.00
				. '			
Total:			·				\$ 108.00
CABLE_UWSB2	LOW LOSS SF214 COAX	1	TIMES WIRE			\$ 40.00	\$ 40.00
	N TYPE MALE CLAMP TYPE Connector to RG-214	2		PE4132	PASTERNACK	\$ 4.25	\$ 8.50
Total:							\$ 48.50
CABLE_UWSBD1	D25 FEMALE CRIMP TYPE (STRAIGHT)	. 4	ARROW	9215PEA	AMP	\$ 1.23	\$ 4.92
	OTRAIGHT)	2	ARROW	9215PD9	AMP	\$ 1.23	\$ 2.46
	•						
Total:							\$ 7.38
DIV_PLANE		1				\$ 20.00	\$ 20.00
Total:							\$ 20.00
DOME		1				\$ 300.00	\$ 300.00
Total:							\$ 300.00
FAN		1			COMAIR-ROTRON	\$ 40.00	\$ 40.00
Total:							\$ 40.00
PB	SMA FEMALE CONNECTOR, Flange Mount, Solder Cup Terminal	5	PASTERNACK	PE4000		\$ 4.75	\$ 23.75
	1000nF METALLIZED POLYESTER CAP	12	DIGIKEY	E2105		\$ 0.75	\$ 9.00
	PRINTED CIRCUIT BOARD	1 4	TRA			\$ 250.00	\$ 250.00
	10uH RF CHOKES		DIGIKEY	M8025	J.W. MILLER	\$ 1.79 \$ 0.0/	\$ 64.44
	1500pF DISC	24	DIGIKEY	P4114		\$ 0.94	\$ 22.56

PRINTED ON Nov 1, 1989 AT 1:17 pm

CODE	DESCRIPTION	NUM		VENDOR			
OF ASSEMBLY	OF ITEM	PER ASM	VENDOR	STOCK NUMBER	MANUFACTURER	COST	TOTAL
 РВ	PIN DIODE	 24	нр	5082-3168		\$ 0.83	\$ 19.92
rb	100 OHMS, METAL OXIDE,	3	DIGIKEY	P100W-1		\$ 0.15	\$ 0.45
	1Watt						
	HEX SPACERS	10	DIGIKEY	J213		\$ 0.45	\$ 4.50
	D25 MALE CRIMP TYPE (STRAIGHT)	1	NEWARK	44F8681		\$ 8.3 0.	\$ 8.30
Total:							\$ 402.92
PBD	4.7uf TANT	1	JAMECO	TM4.7/35		\$ 0.40	\$ 0.40
PDU	250uF ELECTROLYTIC	2	ARROW	6816KQG		\$ 0.99	\$ 1.98
		-	ELEC.				
	NPN RF TRANSISTOR	14	NEWARK	MRF475		\$ 13.12	\$ 183.68
·	POWER DISTRIBUTION STRIPS	3	ROGERS	QV-2		\$ 3.64	\$ 10.92
	(.15uf)		CORP.	20.2.1(.15			
		_) [,]	·		
	10uF TANT	1	JAMECO	TM10/35		\$ 0.59	\$ 0.59
•	0.1uF DISC	22	JAMECO	DC.1/50	AND	\$ 0.15 \$ 8.30	\$ 3.30 \$ 8.30
• •	D25 MALE PC MOUNT TYPE	1	ARROW	9215PRP	AMP	\$ 0.30	\$ 0.50
	(RIGHT ANGLE) 20-PIN MACHINE PIN DIP	2	DIGIKEY	C7220		\$ 1.36	\$ 2.72
	PRINTED CIRCUIT BOARD	1	TRA			\$ 250.00	\$ 250.00
· · · ·	TRI-STATE OCTAL D-TYPE	2	JAMECO	74HC573		\$ 0.89	\$ 1.78
	HEX SPACER	· 8	DIGIKEY	J213	·	\$ 0.45	\$ 3.60
· .	PNP RF TRANSISTOR	14	ARROW Elec.	1439CJW	•	\$ 3.45	\$ 48.30
•	330pF DISC	14	JAMECO	DC330/50		\$ 0.10	\$.1.40
	DUAL RS-232 VOLTAGE TRANSLATOR	7	ARROW ELEC.	2413ANQ		\$ 0.89	\$ 6.23
•	5V REGULATOR, TO-92	1	JAMECO	78L05		\$ 0.29	\$ 0.29
	68 OHMS, 2W	14	DIGIKEY	P68W-2		\$ 0.18	\$ 2.52
	8-PIN MACHINE PIN DIP	7	DIGIKEY	C7208		\$ 0.56	· \$ 3.92
Total:							\$ 529.93
PM	POWER SUPPLYDC TO DC CONVERTER	1	WESTCOR	VI-121-I	WESTCOR	\$ 253.00	\$ 253.00
	POWER SUPPLYDC TO DC CONVERTER	1	ELCOM	BPS-12/125 0-D24	DATEL	\$ 169.00	\$ 169.00
Total:							\$ 422.00
RACK_BOX		1	ARROW	1685BGG	BUD	\$ 144.55	\$ 144.55
Total:							\$ 144.55
RADIO	VHF,UHF RADIO	1	IMSCO	ADC-MX,MR	IMSCO	*****	\$ 5,950.00
Total:			1				\$ 5,950.00
uCB	28-PIN SKINNY DIP	1	JAMECO.	28-PIN		\$ 2.00	\$ 2.00

52

PRINTED ON Nov 1, 1989 AT 1:17 pm

的复数的正式的正式

CODE	DESCRIPTION	NUM PER		VENDOR			
OF ASSEMBLY	OF ITEM	ASM	VENDOR	STOCK NUMBER	MANUFACTURER	COST	TOTAL
•••••	·						
			MADOUALI	SKINNY D		e 11 00	
	A/D	1	MARSHALL	LTC1091		\$ 11.00	\$ 11.00
	D9 MALE PC MOUNT TYPE	1	ARROW	9215PRJ	AMP	\$ 6.16	\$ 6.10
	(RIGHT ANGLE)	_					
	32Kx8 CMOS EPROM, 150ns	2	ARROW	2413BPL		\$ 8.88	\$ 17.76
	44-PIN PLCC SOCKETS	1	ARROW	9422BE7		\$ 2.40	\$ 2.40
	PRINTED CIRCUIT BOARD	1	TRA			\$ 250.00	\$ 250.00
	D25 MALE CRIMP TYPE (STRAIGHT)	2	NEWARK	44F8681		\$ 8.30	\$ 16.60
	47K OHMS, 1/4W	1	JAMECO	R47K		\$ 0.05	\$ 0.05
	1.8K OHMS, 1/4W	1	JAMECO	R1_8K		· \$ 0.05	\$ 0.05
	2.2K OHMS, 1/4W	3	JAMECO	R2.2K		\$ 0.05	\$ 0.15
	3.3K OHMS, 1/4W	2	JAMECO	R3.3K.		\$ 0.05	\$ 0.10
	68HC11A1 CPU	. 1	BELL	68HC11A1	· · · ·	\$ 18.00	\$ 18.00
	3K OHMS, 1/4W	1	JAMECO	R3K		\$ 0.05	\$ 0.05
	NPN GENERAL PURPOSE	1	JAMECO	2N3904		\$ 0.12	\$ 0.12
	510 OHMS, 1/4W	1	JAMECO	R510		\$ 0.05	\$ 0.05
	8-PIN BUSSED SIP, 5.6K	1	NEWARK	81F9204		\$ 0.31	· \$ 0.31
	PCB SMA CONNECTOR	1	PASTERNACK	PE4000		\$ 4.74	\$ 4.70
	220 OHMS, 1/4W	1	JAMECO	R220		\$ 0.05	\$ 0.05
	QUAD BIFET OP-AMP	1	DIGIKEY	LF347N		\$ 1.20	\$ 1.20
	0.1u DISC	18	JAMECO	DC.1/50		\$ 0.15	\$ 2.70
	4.7K OHMS, 1/4W	5	JAMECO	R4.7K		\$ 0.50	\$ 2.50
				SPEAKER		\$ 3.00	\$ 0.00
	22p DISC	2	JAMECO	DC22/50		\$ 0.10	\$ 0.20
	PAL	1	ARROW	16L8		\$ 2.60	\$ 2.60
	8-PIN MACHINE PIN DIP	1	DIGIKEY	C7208	· .	\$ 0.56	\$ 0.50
	10M OHMS, 1/4W	1	JAMECO	R10M		\$ 0.05	\$ 0.05
	4.7u TANTALUM	4	JAMECO	TM4.7/35	·	\$ 0.45	\$ 1.80
	10u TANTALUM	6	JAMECO	TM10/35	•	\$ 0.59	\$ 3.54
	50 PIV, 1A	2	JAMECO	1N4001		\$ 0.10	\$ 0.20
	0.01u DISC	2	JAMECO	DC.01/50		\$ 0.10	\$ 0.20
•	0.014 0150	1	BELL	MC34064	MOTOROLA	\$ 3.00	\$ 3.00
	8Kx8 SKINNY RAM	1	MARSHALL	HM6264ASP- 120	FOIDROLA	\$ 9.00	\$ 9.00
	6-POSITION DIPSWITCH	1	JAMECO	206-6		\$ 1.09	¢ 1 00
	16-PIN MACHINE PIN DIP		DIGIKEY	C7216		\$ 1.09	\$ 1.09 \$ 2.10
	8-BIT, SI, LATCHED	2 1	NEWARK	UCN5895A		\$ 2.86	\$ 2.86
	DRIVERS	_					
	5V REGULATOR, TO-220 CASE	1	JAMECO	7805T		\$ 0.45	\$ 0.45
	8V REGULATOR, TO-92 CASE	1	NEWARK	MC78L08AC		\$ 2.00	\$ 2.00
	14-PIN MACHINE PIN DIP	1	DIGIKEY	C7214		\$ 0.94	\$ 0.94
	-8V REGULATOR, TO-220 CASE	1	JAMECO	7908T		\$ 0.49	\$ 0.49
	MINI SPST	1	DIGIKEY	P9954		\$ 0.26	\$ 0.26
	TRI-STATE OCTTAL D-TYPE LATCH	1	JAMECO	74Hc573		\$ 0.89	\$ 0.89
	VERSATILE INTERFACE Adapter	1	MARSHALL	R65C22J3E		\$ 8.00	\$ 8.00
	20-PIN MACHINE PIN DIP	2	DIGIKEY	C7220		\$ 1.36	\$ 2.72
	27K OHMS, 1/4W	1	JAMECO	R27K		\$ 0.05	\$ 0.05
	8MHz CRYSTAL	1	JAMECO	CY8		\$ 1.19	\$ 1.19

PRINTED ON Nov 1, 1989 AT 1:17 pm

÷.,

1. 1

CODE OF	DESCRIPTION OF	NUM PER		VENDOR STOCK			
ASSEMBLY	ITEM	ASM	VENDOR	NUMBER	MANUFACTURER	COST	TOTAL
uCB	52-PIN PLCC SOCKET	1	ARROW	9422BFA		\$ 2.44	\$ 2.44
GCD	CMOS RS232 DRVR-RCVR	1	JAMECO	MC145406P		\$ 2.95	\$ 2.95
	28-PIN MACHINE PIN DIP	2	DIGIKEY	C7228		\$ 1.92	\$ 3.84
Total:							\$ 389.47
uCB_BOX		1	GUDGELLS			\$ 50.00	\$ 50.00
Total:	•						\$ 50.00
uWSB	CONNECTOR	9	HUBER	24 N	HUBER SUHNER	\$ 10.94	\$ 98.46
4400	TYPEFEMALE SOLDER		SUHNER	50-3-14/13			
	CONNECTION BULKHEAD			3			
	FEEDTHROUGH TO SEMIRIGID						
	CABLE PIN DIODE , MADE BY	28	HALL MARK	UM7101A	UNITRODE	\$ 13.00	\$ 364.00
	UNITRODE	20					
	PRINTED CIRCUIT BOARD	1	TRA		•	\$ 250.00	\$ 250.00
	CONNECTOR SMA	9	HUBER	16 SMA	HUBER SUHNER	\$ 8.40	\$ 75.60
	TYPEMALE CLAMP RIGHT ANGLE TO RIGID CABLE		SUHNER	50-3-3c/11 1	. •		
•	CAPACITOR10 pF CHIP TYPE	28	ATC .	100B100FP5 00X	ATC	\$ 5.62	\$ 157.36
	SMA FEMALE CONNECTOR,	9	PASTERNACK	PE4000	PASTERNACK	\$ 4.75	\$ 42.75
··· .	FLANGE MOUNT, SOLDER CONNECTION TERMINAL						
	SUBSTRATE FOR MICROWAVE	1	ROGERS CORP	RT/DUROID 5880 .125"	ROGERS CORP	\$ 233.92	\$ 233.92
	-						
Total:							\$ 1,222.09
uWSBD	22pF DISC	14	JAMECO	DC22/50		\$ 0.10	\$ 1.40
	3.3uF TANT	1	JAMECO	TM3.3/35		\$ 0.29	\$ 0.29
	10uf TANT	1	JAMECO	TM10/35		\$ 0.59	\$ 0.59
	PRINTED CIRCUIT BOARD	1	TRA			\$ 250.00	\$ 250.00
	220pF DISC	14	JAMECO	DC220/50		\$ 0.10	\$ 1.40
	0.1uf DISC	37		DC.1/50		\$ 0.15	\$ 5.55
	TRI-STATE OCTAL D-TYPE LATCH	2	JAMECO	74HC573		\$ 0.89	\$ 1.78
	HEX SPACER	8	DIGIKEY	J213		\$ 0.45	\$ 3.60
	D25 MALE CRIMP TYPE	2	NEWARK	44F8681		\$ 8.30	\$ 16.60
	(STRAIGHT)	_					• • •
	POWER CONNECTOR	1				A A AA	\$ 0.00
	250uF ELECTROLYTIC	2	ARROW ELEC.	6816KQG		\$ 0.99	\$ 1.98
	TRI-STATE OCTAL DRIVER	2		745240		\$ 1.39	\$ 2.78
	INVERTER 20-PIN MACHINE PIN DIP	6	DIGIKEY	C722 0		\$ 1.36	\$ 8.16
	5V REGULATOR, TO-220 CASE	1	JAMECO	7805T		\$ 0.45	\$ 0.45
	HEAT SINK FOR TO-220 CASE	1				\$ 0.20	\$ 0.20
	TRI-STATE OCTAL DRIVER	2	JAMECO	74s244		\$ 1.19	\$ 2.38
	PIN DIODE DRIVER	14	BELL	DH0035CG		\$ 19.11	\$ 267.54

PRINTED ON Nov 1, 1989 AT 1:17 pm

CODE OF ASSEMBLY	DESCRIPTION OF ITEM	NUM PER ASM	VENDOR	VENDOR STOCK NUMBER	MANUFACTURER	COST	TOTAL
	43 OHMS, 3W POWER DISTRIBUTION STRIPS (.15u)	14 11	INDUST. DIGIKEY ROGERS CORP.	P43W-3 QV-2 20.2.1(.15)		\$ 0.41 \$ 3.64	\$ 5.74 \$ 40.04
Total:							\$ 610.48
uwsb_box		1	GUDGELLS	,		\$ 50.00	\$ 50.00
Total:							\$ 50.00
 Total:			*********				\$ 11,131.97

- - - - - -

í

APPENDIX IX.D.

)

~

TRA CAPABILITY GUIDE

í

Technical Research Associates (TRA) was organized in 1983 to develop and commercialize new technologies. TRA is one of the most successful companies in the United States in obtaining research funding through the Small Business Innovation Research program sponsored by the federal government. As an outgrowth of the work performed by TRA researchers under this and other programs, the Company has developed and maintains the commercial rights to technologies in the areas of medical devices, materials strengthening, biotechnology, and communications. TRA has been successful in the commercial marketing of these products and technologies.


The Company's corporate offices and research laboratory facilities are located in the University of Utah Research Park, Salt Lake City, Utah.



Technical Research Associates, Inc. 410 Chipeta Way, Suite 222 Salt Lake City, Utah 84108-1209 (801) 582-8080

Research Product Development Engineering Services Process Trouble Shooting Contract Manufacturing Product Evaluation

The Company's offices and laboratory facilities are located in Research Park on the edge of the Wasatch mountains adjacent to the University of Utah and Fort Douglas.



Technical Research Associates, Inc.

1ra

3.5

TRA MANAGEMENT

Charles D. Baker, PE, President and CEO. *Education:* Electrical Engineer, Long Beach College; Medicine, Boston University; Mechanical Engineering, West Coast University; Professional Manufacturing Engineer, CA. *Experience:* Program Management, Engineering Management, Technology Transfer, Medical Device Design, Materials & Processing Engineering, Electromechanical Packaging, Government & Industrial Standards, Spacecraft Hardware Design, Polymer Processing. *Publications:* Eleven patents and twenty-six publications in fields of expertise. *Associations:* Member ASME, SME, Rotary International and Salt Lake Chamber of Commerce.

Jeffrey R. Clark, CPA, Financial Vice President. Education: BS Accounting, Brigham Young University; MBA Management, Brigham Young University; CPA, Texas. Experience: Financial Forecasting and Budgeting, Accounting Systems Design, Accounting Management, Computer Programming, Corporate Taxation, Federal Government Contract Administration, Subcontractor and Project Management.

Joseph K. Weeks, MS, Marketing Vice President and Manager Materials Division. *Education:* BS, MS, Chemical Engineering, University of Utah. *Experience:* Product and Process Development of metal-matrix composites, reinforced with continuous and nano-sized ceramic reinforcements. Ceramics, cemented carbides. Kinetics and catalysts. Photochemical etching. Emulsion explosives. *Publications:* One patent and 17 publications in fields of expertise. *Associations:* Member AICHE and ASM International MRS. Gail Bowers-Irons, BS, Manager Biotechnology Division. *Education:* BS Chemistry, University of Utah. *Experience:* Biotechnology, Waste Water Treatment and Analysis, Analytical Chemistry, Polymer Extraction and Separation. *Publications:* One patent pending and eight publications in field of expertise.

Owen D. Brimhall, BS, Manager Bioengineering Division. *Education:* BS Mechanical Engineering, Brigham Young University. *Experience:* Product Development, Design of medical implants and instrumentation. Blood separation methods, applications of ultrasound. Design and Fabrication of research instrumentation and prototypes, CAD, Commercial Art, Drafting, Electronic Technician. *Publications:* Four patents and seven publications in field of expertise. *Associations:* Member ASME, Professional Engineer, Utah (1st half complete).

Thomas J. McLaughlin, BS, Program Manager, Communications/Electronic Development. *Education:* BS, BSEE Electrical Engineering, University of Utah. *Experience:* Microprocessor/Digitalk Design, Analog Electronics, Assembly Language Programming, Acoustics, and Control Systems. *Publications:* Four patents and two publications in field of expertise. Technical Research Associates, Inc.

TRA KEY PERSONNEL

Kameron Behzadian, ME, Mechanical Engineer. Education: BS, ME, Mechanical Engineering, University of Utah. Experience: Vibration, acoustics, strength of materials, stress and fatigue analysis, fluid mechanics.

Nathalie Chevreau, PhD, Research Scientist. Education: BS Organic Chemistry, MS Inorganic Chemistry, PhD, Solid State Inorganic Chemistry, University of Bordeaux, France. Experience: Solid state inorganic chemistry, chemical and physical properties of materials, synthesis and characterization of barium ferrites for high density magnetic recording applications, techniques for the preparation of colloidal sols of various oxides. Publications: One patent pending and ten publications in field of expertise.

Chantal Gensse, PhD, Senior Scientist. *Education:* BS Geochemistry, Doctorat Chemistry, University of Paris; PhD, Ceramic Engineering, University of Illinois. Experience: Ceramic Precursors, Ultra Fine Powders, Sol-Gel Processes, Ceramic Processing. *Publications:* One patent pending, 9 publications and communications.

Allen D. Labrecque, PhD, Research Scientist. Education: BA, Genetics Cytology, MA Molecular and Genetic Biology, PhD, Human Anatomy/Physiology, University of Utah; OD Optometry, New England College, Boston. Experience: Human Histology, Enzyme Technology and Cell Culture, Endocrine Tumor Biology, Ocular Biology, Refraction and Contact Lenses. Publications: Eleven papers in field of expertise. Associations: Member Sigma Xi, AAAS, Tissue Culture Association, American Optometric Association.

James E. Messinger, Electrical Engineer. Education: University of Utah 1981-1986, Electrical Engineering. Experience: Digital and analog design, computer programming, microprocessor applications, biomedical instrumentation. Publications: Two papers, one patent. **Robert W. Okey, PE,** Civil Engineer. *Education:* BS Agricultural Engineering, Iowa State College; BS, Civil Engineering, MS, Civil and Sanitary Engineering, University of Washington. *Experience:* Waste management design or analysis problems, laboratory studies of treatability or biodegradability, detailed field studies of waste character and origin, stream studies and environmental impact studies. *Publications:* Three patents and seventy papers in field of expertise. *Associations:* Adjunct Professor, University of Utah; American Society of Civil Engineers; Professional Engineer.

Robert J. Pryor, BS, Biologist. *Education:* BS Cellular Biology and Genetics, University of Utah. *Experience:* Application of microorganisms to biorecovery of metals and paint degradation. Operation and laboratory analysis using SEM, EDAX and optical microscopy.

Real

۽ ٿين ۾ -


Dilip N. Ghosh Roy, PhD, Senior Scientist. Education: BS Mechanical Engineering, University of Jadaupar; MS Mathematics, University of Jadaupar; PhD, Astronautical Sciences, Northwestern University, Illinois. *Experience:* Plasma physics, lasers and light scattering. *Publications:* Forty-five publications, one book and one review article in field of expertise.

Sam L. Sparks, PhD, Senior Scientist. Education: BSEE, Electronic Engineering, California State Polytechnic University; PhD, Physiology and Biophysics, University of Washington. Experience: Human and Animal Sensory Physiology, Electrical Circuit Analysis, Mathematic Modeling, Project Management, Corporate Management, and Personnel Test Developer. Publications: Two patents, one pending, and two publications in field of expertise. Amateur Extra Class radio license (KD7K).

TRA STAFF CAPABILITIES

h h


TRA has an experienced staff with an established and respected performance record. Following is a summary of TRA's staff capabilities:



55

BACKGROUND

TRA CONTRACT RESEARCH EXPERIENCE 1983-1988



tra

ļ

Technical Research Associates, Inc.


ELECTRONICS AND COMMUNICATIONS

Major Programs:

Computer Controlled Antenna Systems: TRA has completed a contract with the U.S. Army to supply an antenna system that substantially increases the range and mobility of robotic vehicles. Commercial applications include equipping U.S. Forest Service, Fire and Police vehicles with "smart" antenna systems that will increase range and enhance received signals.


Ultrasound Control Systems: TRA has developed several control systems for specialized ultrasound separation systems. These microprocessor based particle separation systems have applications in many medical and industrial areas.

Instrumentation: Microprocessor based instrumentation has formed the core of numerous TRA projects, including a computer controlled agile beam antenna, computer controlled bioreactors, and various computer controlled medical devices. The use of programmable logic devices has enabled TRA to reduce board size and complexity in recent projects. TRA has extensive experience in biomedical instrumentation,



Computercontrolled antenna being developed by TRA to enhance the mobility and range of robotic vehicles.

يحدث مر



Circuit developed by Company researchers to direct TRA's computer-controlled antenna.

data acquisition, imaging devices, and filtering and amplification of low-level and biological signals. TRA's designers are proficient in assembly and high-level programming, and in design and layout of printed circuit boards on an internal CAD system. In the communications field TRA recently designed and built a computer controlled VHF phased array and a 2 GHz eight throw PIN diode switch.

Equipment Available:

Electronics

- Compilers/assemblers for 68HC11, 8096, 8051, Z80, 6805 and PIC16C54
- 2. Logic analyzer (Orion Unilab) support for compiler/assemblers
- 3. Programmable logic device programmer/software
- 4. PCB design and layout software
- 5. Analog simulator software
- 6. Full range of electronic test equipment

Thomas J. McLaughlin, Program Manager

410 Chipeta Way, Suite 222 Salt Lake City, Utah 84108-1209 (801) 582-8080 FAX (801) 582-8182

Microwave/RF Design

- 1. HP8410 network analyzer 100 MHz to 18 GHz
- 2. 2 GHz frequency counter
- 3. Touchstone microwave CAD software

TRA PRODUCT DEVELOPMENT FACILITIES

TRA was established in 1983 by five engineers and scientists from the University of Utah Research Institute. The company has grown to a company of forty and is recognized for outstanding innovative work and unusual success in the commercialization of products from research.

TRA is engaged in the development of products through research in four specific disciplines: Bioengineering, Materials Improvement, Biotechnology and Communications. Each of these commercially important areas is heavily supported by grant and contract awards from both the federal government and the business community. TRA has received research and development contracts from NIH, NSF, DOE, SDI, Army, Navy, Air Force and NASA. Many of these development contracts have been carried to commercialization through contract extension, license, royalty and outright sale. As a result, the company has product license agreements with companies in the USA, Japan and Canada. TRA is currently preparing for the commercial introduction of a strengthened metal product and is engaged in the marketing of several environmentally safe metals-extraction processes utilizing biotechnology.

TRA continues to improve the capability of its facilities through acquisition of new equipment, expanding and modifying laboratory space, and training of staff members. As an example, in 1988-89 TRA acquired two specialized microscopes for examination of metallographic samples and evaluation of biological specimens, a Hewlett Packard gas chromatograph/MS, and a Milton Roy UV-VIS spectrophotometer.

7

Computer Services

Computers: 80386, 80286 and MacIIcx systems, laser printers, scanners, flatbed and pinch-roller type plotters Software: CAD systems, schematic capture and printed circuit board layout software, analog and digital simulation software, assemblers, compilers, mathematical modelers

- server

Development Shop

Digital milling machine 12" swing lathe 36" brake and roll former Drill presses Tool grinders Band saw Combined pressure/vacuum chamber Bead blaster Hand tools, bits, end mills, etc. Measuring and inspection equipment Polymer processing equipment

Research and Development

Laboratory Space (Sq. Ft.)
Bioengineering 800
Materials 900
Biotechnology
Communications 300
Computer Services 300
Development Shop 500
Storage 400
Research Personnel 4300
Administration
Total 9500

Бş

: ;

APPENDIX IX.E.

١.

- - - - - -

.

PHASE I FINAL REPORT

<u>.</u>

1001

The second s

Phase I Objectives

λ¢.

The overall Phase I objective will be to design, build and test an ESABA that operates in the 440 MHz. amateur band and provides a steerable beam for maintenance of AX.25 protocol digital communications from a moving vehicle. The following tasks are proposed to achieve this goal in the 6 month Phase I period:

Task 1. Design and construct a phased four element vertically polarized 440 MHz. antenna array. The vertical elements will operate over a ground plane.

Task 2. Design and construct a PIN diode switching and phasing assembly. The PIN diodes will allow rapid (less than 10 microsecond) RF switching by a dedicated microprocessor. The phasing assembly will contain power splitters (Wilkinson type) and phasing (delay) lines.

Task 3. Write assembly language routines for the microprocessor to allow manual steering of the beam as well as a simple automatic sweep. A simple single board Z-80 microcomputer will be used as the controller.

Task 4. Modify a commercially available FM transceiver for operation with the system. Modifications will include signal level output (for subsequent A/D conversion) and adaptation of the transceiver to a packet (digital) terminal node controller (TNC).

Task 5. Test the system in manual mode. Complete any required adjustments and debugging.

Task 6. Design, build and test four bit A to D flash converters (conversion times less than 0.1 microseconds), and interface the converters between the transeiver and microcomputer. The converters will provide 16 level measurement of signal strength in each of four quadrants of beam direction.


Task 7. Write and debug software for quadrant level detectors and a rapid scanning algorithm. The algorithm will determine the quadrant with the highest signal strength and point the beam in that quadrant. Periodically the beam will sweep through all four sectors in order to determine if the antenna beam should be directed to another quadrant due to vehicular movement.

Task 8. Test the entire system in a moving vehicle and over terrain which results in a marginal communications link.

Task 9. Write final report. The deliverable will be the final report containing system performance data and recommendations for Phase II development work.

Task 1.

The first task was to design and construct a four element, vertically polarized 440 MHz antenna array. As was indicated in the Phase I proposal, four quarter wave vertical antennas over a ground plane and placed at the corners of a square (0.25 wavelengths on a side) would have a cardioid shaped radiation pattern if driven suitably. The proposed array was constructed and is shown in Photograph 1.



Photograph 1

A chassis box was mounted beneath the ground plane to contain the phasing and switching assemblies as well as the on board computer, sample and hold, and power supply circuitry. The purpose of the phased array was not to construct the ultimate antenna but to provide proof of concept of the ESABA system as a hole.

Note on additional work done.

The principal investigator had the opportunity to visit an AGVT


demonstration in January at the Martin Marietta Facility. During this visit it became apparent that the phased array built above would not provide the gain (directivity) equivalent to that of the mechanically steered antenna currently mounted on the vehicle. Thus TRA felt that a different approach also be investigated. Corner reflector antennas have the desireable features of easy construction, high front to back ratios, relatively high gain (to about 17dBi) and easy configuration as a switched array. Photograph 2 (below) and Figure 3 (page 7) show a cardboard model of a six over six array of 60 degree corner reflectors scaled to a frequency of 2.0 GHz.



Photograph 2

It is estimated that an array of this size would provide a gain of about 10dB per corner reflector, a gain equivalent to the single horn antenna currently in use. As can be estimated from the photograph, the size of the entire array is similar to the overall size of the horn and its gimbal assembly. The corner array antenna offers the additional advantage of increased survivability. If one corner unit is hit the other 11 antennas can still provide only slightly reduced performance. In fact if six antennas in the array were disabled in random position the robotic vehicle might successfully operate with the remaining six antennas. This style of antenna would be switched but not phased.

The actual proof of concept antenna that was built is shown in Photograph 3. Recall that the Phase I radio system operates at 440 MHz so that the size of the 4 corner reflector array is almost 5 times larger than a similar antenna designed to operate at 2 GHz. Scaled drawings of the phased array and the switched 4 corner array are included as Figures 1 and 2 respectively.




Photograph 3


Task 2

632

Task 2 includes the design and construction of the PIN switching and phasing assemblies for the phased array as well as the additional task of designing and building the switcher for the corner array. The schematic for the phasing, Wilkinson power splitter and impedance matcher is illustrated in Figure 4. The device was built as illustrated in Figure 5. The phasing assembly shown produced measured phase shifts shown in Table 1.

Table 1	Phase angle, degrees				
Port	Measured	WRT Ref.	Desired		
В	130	0	0		
A	20	-110	-110		
D	35	-95	-110		
С	-90	-220	-220		





١.

Detachable "Radome" Upper Quad 90° Corner Array Lower Array Electronics Housing

> Mounting Mast


> > í

FIGURE 3


100

÷

L



BISHOP GRAPHICS, INC. REORDER NO. 20501



9

8

90 1. 110° 11465 13.7cm

7012 90° LINES 134 CM

PHASING LINE SUBASSEMBLY / NILKINSIN POWER DIVIDER

FIG. 5

The 15 degree deviation of port D should result in a slight skewing of the beam but should not affect the overall proof of concept.

The PIN switcher used to switch the phased array is shown in Figure 6 which illustrates the actual circuit diagram of the switch and Photograph 4 shows the constructed switch.

An additional PIN switch was constructed to switch the four corner reflector array. The principle of the switched corner reflectors is illustrated in Figure 7. The schematic of the switcher is shown in Figure 8 and the device is illustrated in Photograph 5.

Task 3

Software routines for manual control and preliminary tests.

Manual control of the antenna system was implemented so that an operator can type in "Q1" to set the system to quadrant 1, "Q2" to set the antenna to quadrant 2, etc. Since this "manual" mode does not require fast execution, this software was written in the computer language Forth and burned into the system EPROM. The Forth code written for this project is in the software appendix under the heading "Forth Code".

The final system software includes assembly language routines which incorporate "automatic sweep" functions. This software will be discussed under Task 7.


Task 4

This task includes the modification of the commercially manufactured 440 MHz transciever and the design and construction of an interface circuit between the transciever and the sample and hold circuit. The low battery indicator circuit was altered to produce a more realistic assessment of battery condition. Details of the modification are not included here since they are not relevant to the project.

Figure 9 shows the schematic of the IF amplifier and level converter circuit. The input to the amplifier connects to a LM358 voltage follower installed in the radio which in turn connects to pin 5 (455 kHz input) of the MC 3357P IF IC. The LM358 acts as a buffer between the radio and the outside world. In addition the squelch line was brought out of the radio. The level converter produces a DC signal whose amplitude is proportional to RF input signal strength. This signal is used by the sample and hold








ì


\$


11


. . . .

- 2











١.

circuitry to evaluate in which quadrant the RF signal is strongest.

One additional modification to the terminal node controller (TNC) was made: a push to talk (PTT) line was brought out to interface with the sample and hold/computer system.

Task 5

Task five comprises the testing in manual mode of the system so far constructed. Figure 10 shows the overall phased array system in block form.

Figure 11 shows the phased array antenna directivity pattern with the phasing assembly attached. This pattern, though not ideal, shows that the phased array produces directivity adequate to provide proof of concept of the switched system. The slight skewing of the directivity results from the 95 degree phase angle (rather than the 110 degree desired) of phasing port D.


Figure 12 shows the directivity of the four corner array. As can be seen the four corner array has a much cleaner directivity and is also suitable to demonstrate proof of concept.


The PIN switchers were tested and found to be switching properly. The PIN switch for the phased array must not introduce any additional phase shift in the already shifted signals. Considerable circuit modification was necessary to correct the phase shift introduced by the uneven switch numbers during each quadrant configuration. This switching and phasing assembly introduced variable phase shift during the switching operation. This shift caused beam skewing. Empirical adjustment of the phase shift would correct this problem which is worse at higher frequencies (>100 MHz) but was not done due to time limitations and the need for a higher gain antenna system. Operation of the phased array and the PIN switcher were demonstrated to Steven Schehr during his visit to TRA.


The PIN switcher for the four corner array did not have this problem since phase shift through the switch would have no effect at the individual antenna. Estimated loss through the switch was 1.5 dB but again during this proof of concept work no attempt was made to minimize loss.


The software to operate the system in the manually switched mode obviously worked as we were able to operate the system and complete the above demonstration.

Photograph 6 shows the amplitude of the DC level which corresponds to the RF amplitude of the signal. The signal source was the 9th harmonic of 49.005556 MHz from a signal generator. The pulse on the lower trace is the switching voltage for











.50

್ರವರ್ತ


quadrant 1 with quadrants 2,3 and 4 equally interspersed. The highest DC level on the upper trace is displaced with respect to its quadrant switching signal because of the time delay of the signal through the reciever. In the photo the strongest signal appears in quadrant 4. This time delay could be reduced, if necessary, by converting the RF or IF signal to DC earlier in the radio.

TASK 6

Sample and Hold Circuitry

One approach in designing the hardware for this project is to have flash A/D converters convert the sampled RF signal and then set the antenna system to the appropriate quadrant based on these A/D values. Reading and then processing A/D values requires significant CPU time, however. Since a design goal in this project was for the antenna system to lock in on a received signal as quickly as possible, it was decided to use high speed comparators and hard wired logic circuitry to minimize CPU activity. In the circuit shown in Figure 13, once the RF signal is sampled the CPU need do only one read and one write operation to set the system to the quadrant with the strongest received signal.

The system computer "scans" for a microwave signal by writing to a PIO. Each write is decoded by logic circuitry so as to bias the PIN diode switches to connect the "scan radio" to a particular antenna. Figure 14 shows the circuitry which converts the logic circuitry TTL outputs to the necessary voltage and To connect to antennas currents to drive the PIN diodes. 1,2,3... the computer writes 0001, 0010, 0100,... Each successive write connects the scan radio to a different antenna. If the scan radio detects a signal exceeding a set minimum level then an internal squelch line will toggle and this transition will be detected by the computer. Now, the computer brings high the "sample and hold enable line", which is the PIO line common to the four AND gates to the right of the sample and hold chips, and writes the pattern 0001, 0010, ... as before. Each write enables one of the sample and hold chips, and the next successive write "holds" the voltage on this chip's input. The sample and hold voltage inputs are all connected to a rectified and amplified DC signal level brought out of the scan radio. After the signal level in each of the quadrants has been sampled, the high speed comparators compare the results. The logic circuitry connected to these outputs will provide the "winner" and this If sector 3 contains the strongest signal result is latched. then the logic circuitry will produce the pattern 0100 to the This is just the format the computer needs to input PIO. configure the system to sector 3, so it needs to do only one read and one write operation to configure the antenna and lock in.




22

FIG. 13

Ż

ŧ.



The computer re-reads the PIO to record in memory the result of the lock-in operation.

The above hardware provides very fast scan and lock-in capabilities. The above circuitry allows a system to sample signal strength and lock in on the strongest signal in about 10 microseconds. However, the RF chokes used in the PIN diode bias circuitry present significant inductance to the DC bias transistors, and this factor presently limits system operation to about 200 microseconds per quadrant.

TASK 7

23

System Software

The system software falls into four functional areas.

1) Assembly Language Two Way Communication Software

The assembly program "Twoway4" is listed in the Software Appendix. This program provides :

(a) Rapid scanning for received signals.

(b) Rapid lock-in to the sector with the strongest received signal.

(c) Efficient control of two-way communications.

The flow chart for this program is shown in Figures 15 and 16.

From figures 15 and 16, we see that if a signal is received and "locked in on" in quadrant x, then the answering transmission will also be sent in quadrant x. If it is desired to contact another radio station, then a trial transmission will be sent in a quadrant. If no reply is detected then the re-try transmission will be broadcast in a different quadrant. This process will continue until a reply is obtained. Any reply will insure that the next transmission will occur in the quadrant which best received this reply.

Particular care was spent in optimizing the assembly code which allows the system to "lock in on" the quadrant with the strongest received signal. The software sets the antenna system to a particular quadrant, waits for the PIN diode bias circuitry and radio circuitry to stabilize, and then tests to see if a received signal is present. If a signal is present, then the signal level is immediately sampled in this quadrant before sampling in the other sectors. This technique increases the needed code, but speeds system execution.

The system scan rate is stored in RAM. If "Twoway4" is





FIG. 15



accessed via the Forth code, then the user is queried as to the value of this scan rate factor. "Twoway4" can also be run merely by toggling a switch on the system enclosure which is connected to the computer NMI input. In this case the scan rate factor is automatically initialized so that the scan rate is 200 microseconds per quadrant.

2) Forth Code

A single 27128 EPROM on the system computer board contains a complete Forth language kernel and auxiliary functions. This monitor allows Forth source code written on an MSDOS computer to be downloaded and compiled on the antenna system board. This feature was used extensively in the debugging phase of the system hardware.

A listing of the Forth code which was burned into EPROM in the final software version is provided in the Software Appendix. This code provides the following capabilities.

(a) Manual control of the antenna system is gained by typing "Ql" to set the antenna system to quadrant 1, etc.
(b) Access to various assembly language routines is gained by typing the program name. The Forth code queries the user for system parameter initializations and then sends computer execution to the appropriate assembly code.

3) NMI Software

The antenna system was designed to operate autonomously without access to terminal communication to the on board computer. After system power is applied, a switch can be thrown on the system enclosure. This switch is connected to the computer NMI interrupt pin. The on board computer is vectored to location 9F00H on NMI interrupts, which is the location of program "Readip4". This software reads a dipswitch on the sample & hold card and does a jump to different assembly programs depending on this reading.

The listing for "Readip4" is in the Software Appendix.

4) Quadrant Tracking Software

This software is called "Lockin". It samples quadrant strengths about ten times a second, and locks in on the quadrant with the strongest signal after each sampling. If an RF source is in a particular direction, then the system LED's will reveal which quadrant the signal is strongest in. An interesting demonstration of system operation is gained by running "Lockin" while rotating the system antenna. As antenna #1, antenna #2, etc. are swept past the direction of the RF source one can observe LED #1, LED #2, etc. light up in succession.

The listing for the "Lockin" program is also provided in the Software Appendix.


Task 8


Task eight is to test the entire system.

The four corner reflector system was first tested over a 5.12 mile path between TRA and the principal investigator's house (map of path is shown as Figure 17). The PI's packet station, consisting of equipment similar to that used at TRA, was operated both in the station mode and in the digipeat mode. The digipeat mode allowed an RF loop to be established. The loop allowed a packet, generated at TRA, to be repeated by the PI's station and sent back to TRA. Thus testing of the system could be done by a single operator. The test link was done using FM and a digital rate of 1200 baud. The estimated EIRP at the digipeater was about 5 watts and the EIRP at TRA was estimated at 2 watts. The path was almost line of sight with a building just blocking the LOS path. The digipeater antenna was at a height of 6 m and just cleared the roof of the house. The corner array at TRA was at a height of 2 m and located on a tripod which allowed rotation of the array. The TRA end of the test setup is illustrated in Photograph 3.


Tests of the corner system were successful and one test was observed by Dr. John Clark and Richard Salter of RAND and Ed Hill and Dan Bush of General Dynamics. The antenna could be rotated (as it would rotate if mounted on a moving vehicle) and would successfully locate the LOS quadrant to the digipeater. A brick supporting column (seen in photo 3) near the antenna produced a strong multipath signal and if the scanning sequence was such that if the quadrant selected for transmission occurred before the LOS quadrant, the digipeater could hear the transmission reflected from the post. However, the TRA ESABA system would still select the LOS quadrant during receive scan and lock. The system was scanning at a rate of 1250 Hz (800 microseconds per 360 degree scan). By selecting the appropriate TXDELAY on the TNC the system could successfully lock in and decode a single 1200 baud packet.

A second more critical test of the corner array was carried out over a non-line of sight path. Figure 18 is a topographic map of the test location. Photographs 7 and 8 show the view westward from the canyon test location. At the Box Elder location the ESABA always selected the unit antenna that pointed westward down the canyon. Photograph 9 shows this location. At another location, just below Tracy Wigwam, the ESABA often selected quadrants that were directed towards the canyon walls, suggesting that reflected signals were stronger than those from (non-LOS) directly down the canyon. The transmit power for these tests was higher than those described above. The digipeater was transmitting at 5W (transceiver out) and the antenna was at the same height as before. Estimated EIRP was 25 W. The field transceiver was generating 2.5 W out, with an estimated EIRP of





-*:



-2

16

с. н. ., .

Photograph 8.



Photograph 9.

25 W. Trees and building obstructions were in the path to the mouth of the canyon. The total one way path was slightly over 5 miles. The system operated in both the one way connect and RF loopback modes.

These tests of the corner array ESABA clearly demonstrate proof of concept of the system.

Task 9


Task nine is the production of this final report.

Outline of proposed future program

With the successful completion of the Phase I feasibility study TRA feels that the ESABA concept would enhance the RF communications link between the robotic vehicle and the RCC. TRA envisions an ESABA based on a six over six, 60 degree, corner array. A model, scaled to 2 GHz, of this antenna is shown in Photograph 2 and dimensioned in Figure 19. The cylinder at the bottom of the array would contain the PIN switchers and associated electronic components. The on board computer, power supplies, sample and hold and radio would be located inside the robot vehicle for protection. The antenna could be mounted on an extensible mast so it could be raised above obstructions to enhance the communication link, Figure 20. A similar system could be located on the RCC.

The proposed system could operate on a continuous sample mode outlined in Figure 21. A dedicated receiver would be multiplexed to the antenna system, and the ESABA would operate in a continuous scan mode continually evaluating signal strength in all sectors. The computer could then configure other PIN switchers to direct the RF (on other frequencies) to the appropriate unit antenna. As the vehicle moved the ESABA would continually maintain the best link to the RCC. The RCC similarly equipped with ESABA would follow the robot. In fact the same antenna could simultaneously, by the use of different receivers, switchers and transmitters operating on different frequencies (again multiplexed), maintain simultaneous communications with several robot vehicles.

The proposed ESABA has additional advantages. A second robot could be configured to act as a full duplex repeater between a forward robot, perhaps out of line of sight of the RCC, and the RCC. Several mobile repeaters could form a flexible communications network with the potential for decoy operation. Another advantage of the proposed system is increased survivability of the antenna. The currently employed horn could be destroyed by a single hit while the 6/6 array has multi hit




BISHOP GRAPHICS, INC. REORDER NO 20501

· · ·

· · ·


:



A robot vehicle with a scanning antenna on a boom

FIG. 20

÷



survivability. Further, the ESABA is smart and can independently locate the RCC. Thus the robot could awaken from a sleep or autonomous mode and quickly establish communications with the RCC. The ESABA also takes advantage of multipath signals. If the robot moves behind an obstruction and a significant reflected signal exists the antenna will be configured to take advantage of that path even if only for a few seconds. Further for about a doubling of the antenna size (2 feet high and diameter) gains approaching 17dBi can be obtained.

TRA feels its ESABA concept can significantly enhance battlefield communications and is particularly suited to the AGVT program. Phase II would provide for the development of ESABAs for the RCC and one or more robots. The ESABA would be installed on the vehicle and the RCC and field evaluated.

셨