RL-TR-94-140 Final Technical Report August 1994



SUPERCONDUCTIVE SIGNAL-PROCESSING CIRCUITS

AD-A285 533

University of California at Berkeley

Sponsored by Ballistic Missile Defense Organization

DTIC OUSLEY' HISPECTED 2

.

APPROVED FOR PUBLIC RELEASE; DISTRIBUTION UNLIMITED.

The views and conclusions contained in this document are those of the authors and should not be interpreted as necessarily representing the official policies, either expressed or implied, of the Ballistic Missile Defense Organization or the U.S. Government.

> Rome Laboratory Air Force Materiel Command Griffiss Air Force Base, New York

- 40

768 94-32197

This report has been reviewed by the Rome Laboratory Public Affairs Office (PA) and is releasable to the National Technical Information Service (NTIS). At NTIS it will be releasable to the general public, including foreign nations.

RL-TR-94-140 has been reviewed and is approved for publication.

APPROVED:

Ladag D. Whit

ZACHARY O. WHITE Project Engineer

FOR THE COMMANDER: Robert. V. Mc Hahan

ROBERT V. McGAHAN Acting Director Electromagnetics & Reliability Directorate

If your address has changed or if you wish to be removed from the Rome Laboratory mailing list, or if the addressee is no longer employed by your organization, please notify RL (ERAA) Hanscom AFB MA 01731. This will assist us in maintaining a current mailing list.

Do not return copies of this report unless contractual obligations or notices on a specific document require that it be returned.

SUPERCONDUCTIVE SIGNAL-PROCESSING CIRCUITS

Theodore Van Duzer

Contractor: University of California at Berkeley Contract Number: F19628-90-K-0037 Effective Date of Contract: 15 August 1990 Contract Expiration Date: 15 October 1993 Short Title of Work: Superconducting Signal-Processing Circuits

Period of Work Covered: Aug 90 - Oct 93

Principal Investigator: Theodore Van Duzer Phone: (510) 642-3306

RL Project Engineer: Zachary White Phone: (617) 377-3191

Approved for public release; distribution unlimited.

This research was supported by the Ballistic Missile Defense Organization of the Department of Defense and was monitored by Zachary O. White, RL (ERAA), 31 Grenier Street, Hanscom AFB MA 01731-3010.

				orm Approved		
REPURIDU	CUMENTATI	JIN PAC		OMB No. 0704-0188		
Public reporting burden for this collection of information is estimated to average 1 hour per response, including the time for reviewing instructions, searching existing data sources, gettraining and maintaining the data needed, and completing and reviewing the collection of information. Send comments regarding this burden estimate or any other aspect of this sector to the data needed, and completing and reviewing the collection of information. Send comments regarding this burden estimate or any other aspect of this sector to the data needed, and completing and reviewing the collection of information. Send comments regarding this burden estimate or any other aspect of this sector to the data needed.						
Davis Highway, Sube 1204, Arington, VA 22202-45	02, and to the Office of Management and Bu	igst, Paperwork Reduction	an Project (0704-01 88)), Washington, DC 20503.		
1. AGENCY USE ONLY (Leave Blank)	2. REPORT DATE	Į.	3. REPORT TYPI	E AND DATES COVERED		
	August 1994	I	Final	Aug 90 - Oct 93		
4. THLE AND SUBTILE SUPERCONDUCTIVE SIGNAL	5. FUNDING C - F1 PE - 63	NUMBERS 19628-90-K-0037 3218C				
6 AUTHOR(S)	PR - R3	381				
	TA - OC)				
Theodore Van Duzer			10 - 10			
7. PERFORMING ORGANIZATION NA	ME(S) AND ADDRESS(ES)		8. PERFORM	MING ORGANIZATION		
University of Californ	nia at Berkeley		REPORT	NUMBER		
Dept. of Electrical Er	ngineering & Computer S	Sciences				
Berkeley CA 94720			N/A			
9. SPONSORING/MONITORING AGEN	CY NAME(S) AND ADDRESS(FS)		10. SPONS	ORING/MONITORING		
Ballistic Missile Defe	ense Organization		AGENC	CY REPORT NUMBER		
7100 Defense Pentagon	Rome Laboratory	(ERAA)				
wash DC 20301-7100	Hapscom AFB MA (1731-3010	RITR-9	94-140		
11. SUPPLEMENTARY NOTES						
Rome Laboratory Projec	t Engineer: Zachary V	hite/ERAA/(617) 377-31	191		
12a. DISTRIBUTION/AVAILABILITY ST/	ATEMENT		12b. DISTRI	12b. DISTRIBUTION CODE		
Approved for public re	elease; distribution un	limited.				
13. ABSTRACT (Meetinum 200 words)						
This work addresses ne	w signal processing ci	rcuits using	g the speci	al features of		
superconductivity. A	novel flash-type analo	g-to-digita	1 converter	based on a		
comparator invented in	the preceding contraction be useful as a logic	t period was	s demonstra encoder v	ated. The		
it. A high-resolution	n delta-sigma analog-to	-digital co	nverter was	as devised with		
superconductive comport	nents in spite of the 1	ack of an an	nalog integ	grator in this		
technology. Positive	theoretical results an	e being fol	lowed up ex	operimentally. A		
simple flux-shuttle si different readout sche	ingle-flux-quantum shill	t register w	was devised	and several		
tested at 1 GHz. A de	ecoder that takes in a	five-bit wo	rd to seled	at one of 32 output		
lines was completed.	The design involved ve	ery tight lin	mitations o	on current and		
power. The decoder wa	power. The decoder was combined with a serial-to-parallel converter and operated at					
2 GHz. A study of the appropriate architectures for various types of superconductive digital aircuits was made and published. Another computer-sided-design tool for						
Josephson digital technology was developed: an inductance-extraction program.						
14. SUBJECT TERMS	······	15. NUMBER OF PAGES				
Superconductor circuit	3	18. PRICE CODE				
Decoder, Architecture,	CAD Tool, Niobium Cin	cuits				
17. SECURITY CLASSIFICATION OF REPORT	18. SECURITY CLASSIFICATION OF THIS PAGE	19. SECURITY CL	ASSIFICATION	20. LIMITATION OF ABSTRACT		
UNCLASSIFIED	UNCLASSIFIED	UNCLASSIF		UNLIMITED		
NSN 7540-07-280-5500				Standard Form 258 (Rev 1990) Prescribed by ANSI Std (230-18		

TABLE OF CONTENTS

1.	Introduction	3
2.	Flash-Type Analog-to-Digital Converter	4
з.	Delta-Sigma Analog-to-Digital Converter	9
4.	Shift Register	12
5.	Bit-Serial Decoder	14
6.	Architecture Study	16
7.	Computer-Aided-Design (CAD) tools	21
8.	Niobium Integrated Circuit Process	24
API	ENDIX: Published Papers	28

44605	sion for	4200				
TIS	GRAAI					
DIIC	TAB					
Unanz	Unannounced					
Justification						
By Diste	tbut son	3 .4				
	Vail and	/or				
Dist	Special					
A.I						

ł

LIST OF FIGURES

		Page
Fig.	l Circuit diagram for the comparator of the flash-type A/D converter.	5
Fig.	2 Implementation of a complete three-bit A/D converter.	7
Fig.	3 Truth table for three-bit encoder and low-speed measure- ments for (a) the first four input patterns shown in the truth table and (b) the last four input patterns shown in the truth table. From top to bottom are the three clocks, the three inputs, and the three outputs, respectively.	8
Fig.	4 Structure of a semiconductor delta-sigma converter.	11
Fig.	5 Modulator for a superconducting delta-sigma A/D converter employing a low-pass filter.	11
Fig.	6 Basic form of a direct-injection flux-shuttle shift register, not showing reading circuits.	13
Fig.	7 Oscilloscope photograph showing test data and table of margins for a 6-bit long flux-shuttle shift register with operation at 1 GHz. Top trace is readout of first bit and lower trace is that of fourth bit.	15
Fig.	8 Basic logic structure of the parallel decoder comprises a three-input NOR gate feeding a two-input multi-output NOR gate.	17
Fig.	9 Complete parallel decoder.	18
Fig.	10 Layout of complete bit-serial decoder.	19
Fig.	11 Example of use of INDEX. Layout of two-junction SQUID and schematic diagram showing the extracted components.	23
Fig.	12 Josephson junctions fabricated in the UCB Microfab- rication Laboratory.	25

1. Introduction

During the period of this contract, we have been able to demonstrate very high speed operation of several different superconducting signal processing circuits. The circuits include two different kinds of A/D converters, flash type for the highest speeds and a delta-sigma circuit for high resolution. Out of the work on a flash-type A/D converter grew a new logic family which has potential for very fast operation. As a part of the work on the flash A/D converter, a scheme was proposed for using CMOS circuits built into the substrate to calibrate the input stage of the A/D converter in order to increase its dynamic range . We have designed a tightly specified serial-to-parallel decoder which has been shown to operate correctly with 2 Gbit/s input data. Also, additional evaluation of a current-steering shift register was done and a flux-shuttle shift register was designed and tested.

The project has included architecture and software studies. We have devoted some of our effort to issues of appropriate signal processing architectures for different logic families and have evaluated some of the emerging logic families. We have developed additional computer-aided-design tools to add to our earlier work that produced the tools JSPICE and JSIM circuit simulators, which are widely used in this field. The new tools include a program which allows the determination of the dc superconducting state of a circuit and a program for extraction of inductances in superconducting integrated circuits.

Our niobium integrated circuit process has been developed further under this contract and we have been able to demonstrate

junction fabrication with small spreads of critical currents and successful fabrication of signal processing circuits. We have also introduced innovations in insulator formation for niobium circuit processing.

2. Flash-Type Analog-to-Digital Converter

During the period of this contract we extended the evaluation of a idea developed during the preceding period of Air Force support for a fully parallel flash-type A/D converter. The input comparator circuit consists of a one-junction SQUID, the inductor of which is the control line of a two-junction SQUID latching output stage. The initial idea and initial demonstration in both simulation and experiment were done by E.S. Fang and appeared in publications and in his Ph.D. dissertation [1,2]. Simulations predict that a 4-bit A/D converter with this comparator circuit could be sampled at 20 gigasamples/s and have an analog bandwidth of 10 GHz.

This work is being continued by another student, H. Luong, who has modified the design and optimized the parameters to increase the circuit margins. The present configuration of the comparator circuit is shown in Fig. 1. [3] A two-phase clock is used, with the first phase applied to the one-junction sampling SQUID and the second phase applied to the latching read-out twojunction SQUID. In order to achieve the desired bandwidthresolution product, it is necessary to have a very short aperture time. In this design the small aperture time is achieved by adding a sharp pulse to the bias and signal applied to the input one-



Fig. 1 Circuit diagram for the comparator of the flash-type A/D converter.

junction SQUID. The pulse is derived from the phase-one clock which also is a bias. The junction J_6 was added to improve margins. The clock junction in the output stage acts as a regulator. The correct operation of the comparator stage has been verified both at low speed and with inputs up to 3 GHz.

Fang proposed using a modification of the comparator circuit as a logic gate for the encoder to take the thermometer code from the output of the converter stage and convert it to binary. An advantage of this kind of logic is that inverters are easily realized. Luong subsequently revised and simplified the design of the encoder. [3] A 3-bit encoder has been fabricated and shown to function correctly at 2 Gbits/s. Further work will combine the comparator and encoder as in Fig. 2 and will extend the size of the complete converter to four bits. Figure 3 shows the truth table and the results of the low-speed demonstration of the 3-bit encoder. The follow-on work is being conducted with support of the multi-agency University Research Initiative.

We evaluated the possibility of using Fang's comparator/logic gate in a flux-transfer configuration in which the junctions are nonhysteretic and hence do not latch into a voltage state. [4] A shift register with ±20% margins was simulated at 50 GHz. Other circuits simulated include a buffer, an XOR gate, an OR/AND gate, an inverting gate, and a fan-out gate. Because the junctions used were nonhysteretic, this logic family is potentially useful for high-temperature superconductors, for which only nonhysteretic junctions may be available.



Fig. 2. Implementation of a complete three-bit A/D converter.

ļ	6	I5	I ₄	I ₃	I ₂	I	I ₀	D ₂	D	D ₀
0)	0	0	0	0	0	0	0	0	0
0)	0	0	0	0	0	1	0	0	1
0)	0	0	0	0	1	1	0	1	0
C)	0	0	0	1	1	1	0	1	1
()	0	0	1	1	1	1	1	0	0
C)	0	1	1	1	1	1	1	0	1
0)	1	1	1	1	1	1	1	1	0
1	l	1	1	1	1	1	1	1	1	1
· · · · ·										







(b)

Fig. 3 Truth table for three-bit enoder and low-speed measurements for (a) the first four input patterns shown in the truth table and (b) the last four input patterns shown in the truth table. From top to bottom are the three clocks, the three inputs, and the three outputs, respectively.

A further aspect of the A/D converter that was proposed by Fang is the use of CMOS circuits to do a self-calibration of the comparator stage. [1] Because of variations of parameters inherent in the fabrication process, it is difficult to extend beyond four bits of resolution. With five bits, for example, the steps in the digital staircase of references for 31 comparators each are about 3% of full scale. Variations, say, of critical currents of the junctions would be greater than 3% so the staircase would not be monotonic. The solution is to adjust the biases on the comparators to make up for the variations of the circuit parameters. A CMOS circuit was proposed that would measure the switching point for each comparator and adjust the bias to achieve the ideal value. Each comparator would be adjusted in turn upon initial excitation of the circuit. The CMOS circuit turns itself off when the calibration is completed and the A/D conversion involves only the Josephson components. Another PhD student is following up this suggestion with the support of the University Research Initiative.

3. Delta-Sigma Analog-to-Digital Converter

Some applications for A/D converters require high resolution and efforts have been directed toward the use of the high speed of Josephson electronics for this purpose. Several projects in superconductor technology have employed the counting architecture in which a series of pulses are generated by an input SQUID as the analog signal varies and the number of flux quanta in the SQUID change. A series of counting SQUIDs follow and count the pulses over a given interval. The result is a binary representation of

the average signal amplitude during that timing interval. P.H. Xiao in our group has taken a different approach to try to avoid some of the problems of the counting A/D converter; we are seeking to emulate the high-resolution delta-sigma A/D converter popular in semiconductor technology, for which the block diagram is shown in Fig. 4.

A key component of the delta-sigma circuit is an integrator, which requires an amplifier. No suitable amplifier exists in superconductive technology, but a low-pass filter was recognized as having the same frequency characteristics. The lack of an amplifier can be made up for by having a very sensitive comparator to use in the one-bit quantizer which follows the filter. Two kinds of simulations have been done to evaluate the performance. The result for an oversampling ratio of 128 is a signal-to-noise ratio of 70 dB, which corresponds to 11 bits of resolution. Xiao has devised a modulator stage (Fig. 5) which accepts the analog input signal and a clock and provides at its output a densitymodulated train of single bits at 1 Gbit/s. [5] The functioning of the components of the modulator has been verified at 1 Gbit/s; subsequent testing will show operation of the entire modulator.

To complete the conversion, the modulator is followed by a decimation filter which suppresses the out-of-band high-frequency quantization noise, prevents the aliasing of the out-of-band signal into the passband, maintains the passband ripple to within specifications, and down-samples the output signal. These functions can be accomplished by a cascade of a linear phase sinc FIR filter and an IIR low-pass filter. Both of these filters can



Fig. 4 Structure of a semiconductor delta-sigma converter.



Fig. 5 Modulator for a superconducting delta-sigma A/D converter employing a low-pass filter.

be realized in superconductor technology but only the FIR filter is being planned for now. Since the output of the FIR filter is at a low data rate, external test equipment will be used to replace the IIR filter's function. This continuation of the project will be supported by the University Research Initiative.

4. Shift Register

The previous Air Force contract supported a study of a dcpowered shift register in which current steering between the legs of a superconducting loop was used to represent "0"s and "1"s. [6] Early work during this contract period continued the evaluation. [7] It became clear that, although the dc powering is an advantage, there were some serious drawbacks, including size and complexity. We decided to look further at an early suggestion for a shift register, the flux shuttle, which comprises a parallel connection of two-junction SQUIDs with three-phase powering to shuttle flux quanta (representing stored bits) along with the clock. [8] This shift register has power dissipation only when transferring data (except for the current sources) and is compatible with our A/D converter design, which will allow future combination of the two into a signal-acquisition subsystem. In the structure chosen (Fig. 6), the three-phase power is directly coupled rather than magnetically coupled because the former has larger margins. This type of circuit uses nonhysteretic junctions and is therefore compatible with high-temperature superconductors.

The structure was thoroughly analyzed and much emphasis was devoted to the method of readout. For some applications, such as



Fig. 6 Basic form of the direct-injection flux-shuttle shift register, not showing reading circuits.

demultiplexing or in filters, correlators, or convolvers, it is necessary to read at every stage so the effect of the readout on margins and speed is important. Several different readout circuits were studied and evaluated experimentally. Shift registers of various lengths were fabricated and tested. The test data and margins for a 6-bit version are shown in Fig. 7 for clocking at 1 GHz. The limitation of speed to 1 GHz was due to the test facilities. Work on the shift register to extend its length, increase testing speed, and to combine it with an A/D converter will be carried out under the follow-on University Research Initiative.

5. Bit-Serial Decoder

One of the proposed applications of superconductive electronics is a crossbar switch which would interconnect 128 semiconductor processors with an equal number of memories. When a processor would attempt to send data to memory, it would send a 2 Gbit/s train of bits containing the address and the data. In order to make the desired connection, decoders are needed. The chosen architecture employs a set of four decoders, each capable of selecting one of 32 lines with a 5-bit address, so the set of four decoders can choose one of 128 lines. The entire address is in the first seven bits received from the processor. There are two parts of the decoder. The first is to convert the serial address bits into parallel and the second is to take five binary coded bits and use them to chose one of 32 lines. This project by D. A. Feld involved mainly the second part but some work was also done



Margins of the 6-Bit Shift Register with Series Junction Read-Out at 1 GHz						
Parameter	nom	margin (dB)	margin (%)			
I _{de}	350 µA	N/A	+29/-31			
V _{write}	300 mV	N/A	+53/>-17			
V _{Read Bias}	41 mV	N/A	N/A			
Φ ₁	138 mV	+/- 2	+26/-21			
Φ ₂	112 mV	+/- 2.5	+34 / -25			
Φ,	127 mV	+/- 2.5	+34 /-25			

Fig. 7 Oscilloscope photograph showing test data and table of margins for 6-bit long flux-shuttle shift register with operation at 1 GHz. Top trace is readout of first bit and lower trace is that of the fourth bit.

on the first and we did the final demonstration of the combination.

The emphasis in Feld's work was to invent circuits that can meet a tight set of constraints for the parallel part of the decoder and to demonstrate that one of 32 lines can be chosen at a 2 Gbit/s rate. [9,10] For system considerations such as the need to limit total crossbar current and power and to fit the entire crossbar switch on a 1-cm chip, the parallel decoder current was limited to 6 mA and the power to 250 µW. The size of the circuit was required to be no more than 0.4 mm by 1.5 mm. It was also required that the margins be large. In order to meet the limitation on current and still keep the gate currents high enough to avoid noise switching, it was necessary to devise multi-input logic circuits. The basic logic structure is shown in Fig. 8; it is seen that the inputs are the five bits designated A-E. The entire parallel decoder contains 32 of these units to decode the 32 combinations of A-E, and is shown in Fig. 9. All of the specifications were met.

We worked with Hypres, Inc. to eliminate some problems from the serial-to-parallel converter and to combine the two parts of the decoder. The final structure is shown in Fig. 10; it contains 144 junctions. Feld performed tests of the decoder and showed that it functioned completely and correctly with data input of 2 Gbits/s.

6. Architecture Study

Very few workers in Josephson digital circuit technology are knowledgeable in computer and signal processing architecture. We





Fig. 8 Basic logic structure of the parallel decoder comprises a three-input NOR gate feeding a two-input multi-output NOR gate.



Fig. 9 Complete parallel decoder.



Fig. 10 Layout of complete bit-serial decoder.

took advantage of expertise (J. Fleischman) within our group to do a study of architectures appropriate to the various logic families. [8,11] Some of the general issues addressed included statistics on the use of various kinds of instructions in general purpose computers, speed improvement by use of cache memories, pipelining and some of the attendant problems such as the formation of "bubbles" of inactivity in the pipelines, parallelism, and synchronous vs. asynchronous operation.

There are three main categories of superconductive logic gate as defined by the type of clocking, and these define special issues in the architecture. (1) The quantum flux parametron (QFP) and the new Fang (Sec. 2) logic are fully synchronous at the gate level. One logic operation is done on each clock cycle which must be a high frequency for high-speed logic. The system is pipelined at gate level. The deep pipeline and high clock speed make full utilization difficult in most digital systems. (2) Most voltagestate logic allows ripple-through on one clock phase, that is, locally asynchronous operation, with the data being picked up in another set of gates during the next phase of clock or alternatively, held in a latch during a transition of a single phase clock. The ripple-through logic capability makes possible low latency but does not provide high throughput. (3) The rapid single flux quantum (RSFQ) logic can be fully asynchronous, with timing set by internally generated pulses. Asynchronous circuits implemented in RSFQ logic potentially have very high throughput. A complete computing system using RSFQ would only require synchronization at block level.

General purpose computing is unlikely in the near future for systems composed entirely of superconductive components due to RAM and cache requirements, though these may be alleviated by the proposed hybrid Josephson-CMOS memory structures.

In digital signal processing, random-access memory can be replaced by more dedicated memory structures. In addition, a data flow architecture with high levels of pipelining can be selected to maximize throughput. With these choices, digital signal processing is the most likely prospect for implementation with superconductive digital electronics.

7. Computer-Aided-Design (CAD) Tools

The nonlinear behavior of Josephson circuits demands computer tools for their simulation; furthermore, useful digital circuits such as filters, multipliers, etc. involve large numbers of logic gates (typically over 1000) and cannot be optimally designed by hand. In work under earlier Air Force support, we developed simulation tools that can be used to evaluate the dynamic performance of circuits involving small numbers of gates. We first modified the SPICE simulator to include a model for the Josephson junction and called the modified program JSPICE. In Air Force sponsored work just preceding the contract period of this report, we devised a simulator with a computational algorithm specialized to Josephson peculiarities, called JSIM. It can do simulations about an order of magnitude faster than JSPICE and is widely used.

Two new programs were developed under this contract; one provides a way of finding operating points and dc transfer

characteristic curves of Josephson circuits in the superconducting state [12] and the other is for extraction of inductance parameters from a circuit layout [13].

For the program to find operating points, E. S. Fang used a mixed-mode method; this combines source stepping and time-domain calculations. Josephson circuit equations are often multivalued, which implies the existence of multiple solutions. When the paths taken by the independent sources are specified, only one of the many possible solutions can be physical. The mixed mode algorithm follows the paths of the independent sources, detects illconditioned points, and converges to stable points on the characteristic curves of the simulated circuit. The algorithm was implemented and case studies were done. The method and techniques are suitable for implementing in a general circuit simulator.

In the inductance extraction program (INDEX) by P. H. Xiao, inductances are calculated on the basis of two-dimensional modeling of sections of the layout. The inductances are modeled by simple analytic expressions to keep the computation time within acceptable limits. INDEX is designed to work with the MAGIC layout system. MAGIC has interfaces with intermediate layout formats such as cif and calma and has a corner-stitch data structure that makes the extraction simple. In MAGIC, polygons are represented by rectangles called tiles. Each tile has four pointers to its four neighbors, which makes neighbor-related operations easy to implement. A two-junction SQUID and its extracted representation is shown in Fig. 11. The main aim of the circuit extraction is to find and evaluate the parasitic inductances. Several improvements





Fig. 11 Example of use of INDEX. Layout of two-junction SQUID and the schematic diagram showing the extracted components.

are under consideration. Many tiles are too short in the current flow direction for two-dimensional modeling to be accurate, so we will consider ways of implementing three-dimensional modeling. Another important help for the designer would be an automatic generation of the schematic including all parasitic components rather than the presently used netlist.

The more general problem of designing large circuits and their layouts starting from logic descriptions, as is done for semiconductor circuits, will be done in follow-on work under the University Research Iniative.

8. Niobium Integrated-Circuit Process

D. F. Hebert has developed a process in our Microfabrication Facility for fabricating niobium superconductive integrated circuits with good parameter control. The process is capable of producing excellent quality Nb/AlOx/Nb Josephson junctions as small as 1.6 μ m x 1.6 μ m with critical current densities as high as 3600 A/cm². Some examples of I-V characteristics are shown in Fig. 12. The process features molybdenum resistors in which sheet resistance is controlled to within a few percent of design value at cryogenic temperature by use of an *in-situ* resistance measurment during deposition.

The innovative use of VLSI quality oxides is being incorporated to make possible high-density circuits. We have replaced the previously used SiO by SiO₂ and pioneered the use of PECVD oxide for layers of insulator below the junctions. Insulators above the junctions should be deposited at a lower



1.6 µm x 1.6 µm

2.0 μm x 2.0 μm



3.0 µm x 3.0 µm

```
10.0 \mu m x 10.0 \mu m
```

Fig. 12 Josephson junctions fabricated in the UCB Microfabrication Laboratory. temperature than PECVD since the Nb/AlOx/Nb junctions are known to degrade at temperatures above 150 °C. We have implemented a low temperature (90 °C) reactively sputtered silicon process to form SiO_2 for this purpose. We are evaluating LPCVD oxide which is used in semiconductor technology to form excellent insulating layers. In the follow-on work under the University Research Initiative, the development of improved insulators will continue, as will other developments of the niobium process.

REFERENCES

1. E. S. Fang, D. Hebert, and T. Van Duzer, "A multi-gigahertz Josephson flash A/D converter with a pipelined encoder using large-dynamic-range current-latch comparators," *IEEE Trans. Magn.*, Vol. 27, pp. 2891-2894, March 1991.

2. E. S. Fang, "A Josephson flash-type analog-to-digital converter and related topics in superconductive circuits," Ph.D. Dissertation, University of California, Berkeley, 1991.

3. H. Luong, D. Hebert, and T. Van Duzer, "Fully parallel superconducting analog-to-digital converter," *IEEE Trans. Appl. Superconductivity*, Vol. 3, pp. 2633-2636, March 1993.

4. E. Anderson, "A new type of superconducting flux-transfer logic," Report for M.S. degree, Department of Electrical Engineering and Computer Sciences, University of California, Berkeley, 1991.

5. P. H. Xiao, "Superconducting delta-sigma oversampling A/D converter," *IEEE Trans. Appl. Superconductivity*, Vol. 3, pp. 2625-2628, March 1993.

6. V. Nandakumar, "Design, fabrication, and testing of a Josephson shift register," Ph.D. Dissertation, University of California, Berkeley, 1990.

7. J. Fleischman, "Miniaturization of a superconducting flux-mode shift register," Report for M.S. degree, Department of Electrical Engineering and Computer Sciences, University of California, Berkeley, May 1990.

8. J. Fleischman, "A flux-shuttle shift register and computer architecture for superconductive digital systems," Ph.D. Dissertation, University of California, Berkeley, 1993.

9. D. A. Feld, D. F. Hebert, and T. Van Duzer, "A 5-32 bit decoder for application in a crossbar switch," *.IEEE Trans. Appl. Superconductivity*, Vol. 3, pp. 2671-2674, March 1993.

10. D. A. Feld, " A Josephson bit-serial decoder for application in a crossbar switch," Ph.D. Dissertation, University of California, Berkeley, 1993.

11. J. Fleischman and T. Van Duzer, "Computer architecture issues in superconductor microprocessors," IEEE Trans. Appl. Superconductivity, Vol. 3, pp. 2616-2619, March 1993.

12. E. S. Fang and T. Van Duzer, "An efficient method for finding dc solutions for Josephson circuits," *IEEE Trans. Appl. Superconductivity*, Vol. 1, pp. 126-133, September 1991.

13. P. H. Xiao, E. Charbon, A. Sangiovanni-Vincentelli, T. Van Duzer, and S.W. Whiteley, "INDEX: An inductance extractor for superconducting circuits," *IEEE Trans. Appl. Superconductivity*, Vol. 3, pp. 2629-2632, March 1993.

APPENDIX

PUBLISHED PAPERS

١

A MULTI-GIGAHERTZ JOSEPHSON FLASH A/D CONVERTER WITH A PIPELINED ENCODER USING LARGE-DYNAMIC-RANGE CURRENT-LATCH COMPARATORS

Emerson S. Fang, David Hebert and Theodore Van Duzer

Department of Electrical Engineering and Computer Science University of California at Berkeley Berkeley, California 94720

Abstract

We present the design of a multi-gigahertz 4-bit A/D converter with a pipelined encoder. A wideband and large dynamic range comparator serves as basic building block for both the quantizer and the encoder, which simplifies the design. We will show the design of the comparator and the building of the quantizer and the encoder with the comparator circuits. Simulation and initial term multis are presented, and the possibility of adapting the design to high-T_c circuit is also discussed.

Introduction

A single-stage flash-type Josephson A/D converter consists of a quantizer and an encoder as shown in Fig. 1. The quantizer is a string of 2^n-1 comparators in parallel for an n-bit converter. It generates a thermometer code of the analog input. The encoder convert: the thermometer code to a binary output. The speed of an A/D converter is expressed by two factors, clock or conversion rate and bandwidth. The bandwidth of an A/D converter is defined as the maximum frequency of a sinusoidal analog signal it can convert without aliasing. The maximum clock rate is determined by the switching speed of the comparators in the quantizer and the logic gates in the encoder. In the absence of a sample-and-hold, the maximum bandwidth is determined by the aperture time of the comparators in the quantizer, where the aperture time $t_{n0} \leq 1/(2^n \pi f_B)$ [1,2]. The reader can refer to reference 1 and 2 for a more detailed discussion of speed-limiting factors in flash-type Josephson A/D converters.



Fig. 1. An n-bit single-stage flash-type Josephson A/D convener.

The Basic Current-Latch Comparator

A schematic diagram of the current-latch comparator is shown in Fig. 2. It is an improved version of the circuit we reported earlier [3]. Figures 3 and 4 are the characteristic curve of the one-junction SQUID S₂ and the threshold curve of the symmetric two-junction SQUID S₃, respectively. The onejunction SQUID S₁ is a pulser that generates a positive pulse on the rising edge of clock 1 and a negative pulse on the falling

This work was sponsered by AF Contract 19628-86-K-0033 and F19628-90-K-0037 with RADC funded by SDIO IST. Manuscript received September 24, 1990.



Fig. 2. The current-latch comparator. $l_{c1} = 337\mu A$, $L_1 = 6pH$, $R_{d1} = 0.7\Omega$, $l_{c2} = 337\mu A$, $L_2 = 1pH$, $L_2 = 6pH$, $R_{d2} = 0.7\Omega$, $l_{c3} = l_{c4} = 150\mu A$, $L_3 = 3pH$, $R_{d3} = 2.4\Omega$, k = 0.65, $R_p = 5\Omega$, $R_f = 6\Omega$, $R_L = 10\Omega$.

edge. The one-junction SQUID S₂ (comprising J₂, L₂, and L'₂) is the sampling SQUID operating in a current-latching mode. Figure 3 illustrates the basic operation of the current latch. The dc bias current I_{bias} establishes the threshold input current for the latch. If I_{in} + I_{mod} is above the threshold upon arrival of I_p, the operating point of sampling SQUID S₂ will jump one step on the



Fig. 3. Operation of the current-latch SQUID 54.

0018-9464/91/0300-2891\$01.00 C 1991 IEEE

staircase characteristic. This makes the threshold current of the read SQUID S₃ less than the critical current I_{C5} of J_5 , as shown in Fig. 4. On the rising edge of clock 2, SQUID S₃ will switch before J_5 and prevent J_5 from going into the voltage state. The opposite will happen if I_{in} is less than the threshold current. The resulting module is done by the negative peak of I_{max} .



Fig. 4. Threshold curve of the read SQUID S₃. I_{12} and I_{12} are the high and low current level in L_2 respectively.

There are several advantages of this design. First, the aperture time of the comparator is determined by the pulse width of the pulser SQUID, which can be a few picosecond or less. This means an achievable bandwidth in the multi-gigahertz range for a 4-bit converter. Second, the symmetric read SQUID S₃ provides isolation for the sampling SQUID S₂ during the aperture time. Any signal or noise fed back from the output will split equally to the two branches of S₃, and the couplings back to the sampling $SQUID S_2$ cancel each other, which makes the comparator unidirectional, to first order. This improves the sensitivity of the comparator. Finally, the low impedance of the input node makes biasing and superposition of signals relatively easy. And it is also a desirable load for an analog signal current source, to achieve of minimum signal attenuation, as can be verified by using the Norton equivalent for the signal source.

Dynamic Range of the Comparator

In our previous design [3], the positive pulse I_p is used for sampling, and the negative pulse I_p is used for resetting. Resetting will occur only if $I_p + I_p$ is greater than $I_{high} - I_{low}$ and the range of the input signal I_{in} is less than $I_p + I_p - I_{high}$. The current pulse amplitudes I_p and I_p are limited since they are generated by the one-junction SQUID S₁. The dynamic range of the input signal is therefore limited by the pulse amplitudes. On the other hand, for a n-bit single-stage flash A/D converter, the comparators need a dynamic range of $2^{n}I_{LSB}$, where I_{LSB} is the current corresponding to one least significant bit. In our previous design, the comparator has sufficient dynamic range for a 4bit converter if I_{LSB} is less than 10 µA, and the junction critical current density is above 2500 A/cm². A larger dynamic range is desirable. With the modulating signal, which can be sinusoidal and is at the clock frequency, the dynamic range of the analog signal is then limited by $\Phi_o/(L_2 + L_2)$ and the amplitude of the modulating signal. This makes a many-fold improvement in the dynamic range over the previous design. The additional requirement is that the positive pulse should arrive near the peak of the modulating signal, if a sinusoid is used. The required timing of the pulse can be achieved with a delay line, and by adjusting the bias to the one-junction SQUID pulser S₁.

The Three-Phase Pipelined Encoder

In a pipelined encoder, the encoding function is done in a series of stages. If we have an encoder for a 2-bit converter, a 3-bit encoder can easily be constructed in two stages using two 2-bit encoders and some additional logic as shown in Fig. 5. A 4-bit encoder can be built from two 3-bit encoders and an additional stage of logic functions. The extension is identical to that shown in Fig. 5.

The circuit shown in Fig. 6 is very similar to the comparator, except that the positions of junction J_5 and one-junction SQUID S_3 are interchanged; hence, the output is inverted. The bias current can be adjusted to give two kinds of threshold



Fig. 5. A pipelined 3-bit encoder.



Fig. 6. Basic NAND or NOR gate $(R_{L1} + R_A = R_{L2} + R_B = 200)$.

current I_{dresh} . If we adjust I_{dresh} so that I_A or $I_B < I_{dresh} < I_A + I_B$, a NAND gate will result, where I_A and I_B are the logic "1" current level for A and B inputs, respectively. On the other hand, we can adjust I_{dresh} to be less than either I_A or I_B ; then a NOR gate results. Changing J_5 and S_3 back to the position in Fig. 2, we can form AND and OR gates. The basic logic gates that can be implemented with the comparator design are NAND, NOR, AND and OR.

The block diagram of the 2-bit encoder along with clock phases is shown in Fig. 7. All clock signals are assumed to be sinusoidal and at the same frequency. Figure 7 also shows the gate-level implementation of the 2-bit encoder. To build a 3-bit encoder as shown in Fig. 5, we also need 2-input multiplexers. Figure 8 shows a design for the multiplexer. A 4-bit encoder will have four 2-bit encoders, seven 2-input multiplexers and various buffers and inverters, and a pipe latency of 5 1/3 clock cycles.



Fig. 7. A 2-bit encoder and its gate-level implementation,



Fig. 8. implementation of a 2-input multiplexer.

Design and Simulation

The schematic of a complete design of the comparator is shown in Fig. 2. Clock 1 and Clock 2 are sinusoidal and Clock 2 has a phase lag of 120°. Junction J_{ck} is a wave-shaping junction. It is not essential for correct operation of the circuit; however, inclusion of the wave-shaping junction improves the tolerance on phase-lag error between Clock 1 and Clock 2. The IL product of the sampling SQUID S₂ should be about Φ_0 for the best operating margin. The loop inductance of the read SQUID S₃ should be about half of L₂ in SQUID S₂ to get maximum sensitivity. The design in Fig. 2 is for a junction critical current density of 600 A/cm². The clock rate for this circuit can reach 2 GHz in simulation. At this speed, the delay line is not needed. The adjustment in the bias current I_{pb} for the SQUID pulser S₁ is sufficient to give an effective pulse height, as defined in Fig. 3, of more than 20 μ A.

As was pointed out at the beginning, the speed of an A/D converter is expressed by clock rate and bandwidth. Bandwidth is defined as the maximum frequency of a sinusoidal signal that the A/D converter can convert without aliasing. The bandwidth is limited by the sampling theorem to be one half of the clock rate, but the actual bandwidth can be even lower due to monidealities in the circuit. The limit on clock rate for the comparator is attributed to the punchthrough effect, and the limit on bandwidth is the result of the finite pulse width from the pulser. At low junction current density, the punchthrough effect dominates, and the pulser is the limiting factor at high current density of about 2000 A/cm^2 .

To determine the input range of the comparator, we apply a dc analog signal. It can be seen from Fig. 3 that if the input signal is greater than $I_{low} - I_{bias}$, the current latch S_2 will not reset. For this design, the analog current value at which reset cannot occur is 200 μ A. In the A/D converter application, the comparator can take an input peak-to-peak sinusoid up to 400 μ A. This is because the sampling theorem limits the bandwidth to half of the sampling rate and between sample and reset, which is half of the clock period, the input sinusoid at the band-limiting frequency cannot slew more than half of its full range. One point should be noted: when the input current is above 340 μ A, the sampling SQUID S₂ will jump two steps on its characteristic curve. It is not a problem as long as the operating point jumps down at least one step during reset, which will happen as long as the analog current is less than 500 μ A. If for any reason, the input current range must exceed 400 μ A, the A/D converter will still operate correctly if the signal bandwidth is limited to substantially below the Nyquist rate, or a current limiter similar to the one proposed by Petersen [4] is used in front of the least significant comparator in the quantizer.

The RMS noise current at the input node is estimated from white noise analysis to be less than 3 μ A. This gives a comparator dynamic range of 133 or 42 dB, corresponding to 6 bits. None of the present processes can achieve a junction critical current uniformity better than one percent, which would be needed to allow a quantization step of 3 μ A. For the present design, a quantization step of 20 μ A is used.

Simulations of the basic circuits are performed with JSIM [5,6]. Figure 9 shows the simulation result of a comparator clocked at 2 GHz with a 1 GHz sinusoidal input. At the time of the first sampling pulse, the input exceeds the comparator threshold current of 20 μ A. During the second sampling pulse, the input is less than 20 μ A. The simulation result indicates correct



Fig. 9. (a) Input and pulse signals to the comparator, (b) simulation result of output current in the 10 Ω registive load.



Fig. 10. Simulation result of output voltage across the 10 Ω resistive load of an Exclusive-OR gate corresponding to inputs of "00", "01", "10" and "11". The logic "1" input current is at 40 $\mu A.$

operation of the comparator. Figure 10 shows the simulation result for an Exclusive-OR gate constructed from 3 NAND gates, which were discussed previously. From the simulation result, we can verify that the logic function performed by the circuit is an Exclusive-OR.

Test Results

Initial low-speed test runs were done to verify the functionality of the design and to extract design parameters. A process run without resistors was made. In this run, the basic comparator was laid out without junction J_5 , the pulser SQUID S₁ or the waveshaping junction J_{ck} . The layout is shown in Fig. 11. Damping for the sampling SQUID was provided externally. The clock signal to the read SQUID is at 800 Hz, and the input to the sampling SQUID is at 100 Hz. The output is shown in Fig. 12. In each photo, the bottom waveform is the input signal and the top waveform is the voltage output of the read SQUID. Ground level shift is visible in the photos, this does not affect the circuit since it is due to finite resistance in the sample holder leads. The result of the test verifies correct operation of the comparator.

Scaling to Higher Junction Current Density

For a process with higher junction current density J_c , the design essentially remains unchanged, except for the damping resistors. The damping resistance for a SQUID is proportional to $\sqrt{L/C}$, where L is the loop inductance and C, the junction capacitance. The junction capacitance is inversely proportional to J_c ;

2894



Fig. 11. Layout of the sampling SQUID and the read SQUID .



Fig. 12. (a) Waveform of a logic "1" input (bottom) and the corresponding comparator output (top), (b) waveform of a logic "0" input (bottom) and the corresponding output (top).

therefore, the damping resistance should be increased in proportion to $\sqrt{J_c}$ for a given L. Figure 13 shows the same simulation as Fig. 9, except with J_c at 2400 A/cm²; the clock rate is 8 GHz and the input is at 4 GHz. At this junction current density, the punchthrough and the finite pulse width have about equal contribution to speed limit. Below this current density, the bandwidth of the A/D converter is 1/2 of the clock rate. For higer current density, the bandwidth is determined by the pulse width of the pulser.

Adapting to High-T, Process

It is expected that junctions made with the higher temperature oxide superconductors for sometime into the future will be nonhysteretic. This can pose a significant problem for circuits that require latching operation of the junctions. The currentlatching operation of the comparator does not require a hysteretic junction; however, the readout circuit requires some modification. To keep the same design configuration as in Fig. 2, extra capacitance can be added to junction J_5 and SQUID S_3 to make them hysteretic because the functions of junction J_5 and SQUID S_3 in Fig. 2 cannot be realized with nonhysteretic junctions.

Adding a lot of capacitance to make nonhysteretic junction hysteretic can significantly slow down an A/D converter. A modification that requires junctions with much less hysteresis can



Fig. 13. (a) Input and pulse signals to the comparator, (b) simulation re output current in the 10 Ω resistive load.

be achieved by removing J_5 in Figure 2. Extra shunt capaci may still be needed in S_3 to provide enough current-drive (bility. The required current drive is less than 100 μ A to a resistive load. Since the junction J_5 in Fig. 2 is no k present, the amplitude of Clock 2, which now serves clocked bias, must be controlled very precisely. There i alternative to the clocked bias. The junctions in SQUID S not hysteretic provided if they are not shunted with large ca tance; then they are self-resetting, and Clock 2 can be changa dc bias.

Conclusion

We have shown the design of a large-dynamic-range parator and the design of a complete 4-bit A/D converter w pipelined encoder using the basic comparator circuit as a bing block. Simulation results show multi-gigahertz operation the A/D converter. The initial low-speed test results have st correct functionality of the comparator. The current-characteristics of the comparator allows adaptation of the ci to high-T_e superconductors with some modifications.

References

- E. S. Fang, "Study of Bit-Organized Josephson Flash-Analog-to-Digital Converter with Two-Junction SQUII Periodic-Threshold Devices", Masters Report, EECS I University of California, Berkeley, January 1988.
- [2] E. S. Fang and T. Van Duzer, "Speed-Limiting Facto Flash-type Josephson A/D Converters", *IEEE Trans. M.* vol. 25, pp. 822-825, March 1989.
- [3] E. Fang, V. Nandakumar, D. A. Petersen and T. Van D "High Speed A/D Converters and Shift Registers", Exte Abstracts of International Superconductivity Electric Conference (ISEC), Tokyo, Japan, Aug. 28-29, 1987. 325-328.
- [4] D. A. Petersen, D. Hebert, and T. Van Duzer, "A Josep Analog Limiter Circuit", IEEE Trans. Magn., vol. 25 818-821, March 1989.
- [5] E. S. Fang and T. Van Duzer, "A Josephson Integrated cuit Simulator (JSIM) for Superconductive Electra Application", Extended Abstracts of International Super ductivity Electronics Conference (ISEC), Tokyo, Japan, 12-13, 1989, pp. 407-410.
- [6] E. S. Fang and T. Van Duzer, "JSIM Preliminary Ver User's Guide", Software Release Documenta EECS/ERL, University of California at Berkeley, 1989.
FULLY PARALLEL SUPERCONDUCTING ANALOG-TO-DIGITAL CONVERTER

Howard Luong. David Hebert, and Theodore Van Duzer

Department of Electrical Engineering and Computer Sciences Electronics Research Laboratory University of California, Berkeley Berkeley, CA 94720

Abstract-- This paper presents measurements that follow up on Fang's design of a three-bit wideband analog-to-digital converter reported earlier [1]. The original design has been modified, and some circuit parameters have been changed to optimize the margins. Based on this modified design, we have fabricated and been able to demonstrate the functionality not only of simple logic gates, including inverters, AND, OR, NAND, NOR, and XOR, but also of much more complicated combinations, including a complete two-bit analog-to-digital converter and a complete three-bit binary encoder. After a brief description of the design and modifications, low-speed tests of these circuits will be presented and discussed.

I. INTRODUCTION

In Josephson technology, the periodic threshold characteristics of two-junction SQUIDs allow a unique way to implement an N-bit flash-type analog-to-digital converter (ADC) with only N comparators [2, 3, 4]. However, this type of converter suffers from limited bandwidth due to the dynamics of SQUID loops. To achieve wider bandwidth, the conventional flash-type architecture, in which 2^N-1 comparators are used, has been attempted [1, 5]. Fang has reported his design of such a converter, which employs a wideband and large-dynamic-range current-latch comparator as the building block for both the quantizer and the binary encoder [1]. Following up on his design, we have made some design modifications and have changed some circuit parameters to maximize the circuit margins. A two-bit ADC and a three-bit binary encoder based on the modified design have been fabricated, and their functionalities have been successfully verified. In this paper, we will review the design, describe the modifications, and present the experimental results.

IL CIRCUIT DESCRIPTION AND PERFORMANCE

A. Design Overview

As in the conventional flash-type architecture, this design requires a quantizer to sample and assign each sampled analog input to one of the possible output levels and a binary encoder

1051-8223/93503.00 @ 1993 TEEE

to convert the output of the quantizer from a thermometer code to a useful binary representation. In order to achieve an N-bit resolution, we use a bank of 2^{N-1} identical comparators to realize the quantizer and pipelined logic gates to form the encoder. A unique and advantageous feature of this design is that the same comparator circuit used for the quantizer can readily be reconfigured to implement all the logic gates needed for the binary encoder.

<u>Comparator</u>: Shown on Fig. 1 is the schematic diagram of the comparator building block. A hysteretic one-junction



Fig. 1 Circuit diagram for the comparator. junction J_6 is included in the modified version.

SQUID (composed of J_1 , L_1 , and L_2) is used as a comparator to sample the analog input. A two-junction SQUID (J_2 and J_3) in series with a single junction (J_4) functions not only as a readout device but also as a buffer isolating the output from the input. To minimize the aperture time and to widen the bandwidth of the comparator, another one-junction SQUID (J_p , L_p , and R_p) acting as a pulser is connected to the input. Finally, to reduce the sensitivity of the circuit to the amplitude of the second clock CLK2, the readout SQUID is biased by a clock junction (J_5). As will be discussed later, junction J_6 is included in the modified version to increase the circuit margins.

The bias current I_{bias} , together with the critical current of the junction J_1 and the pulser output I_p , sets the threshold level for the comparator. If the net input current is less than this threshold level, no current is transferred to the inductors L_1 and L_2 . When the second-phase clock CLK2 rises, junction J4, which has smaller critical current than that of the two-junction SQUID, switches to the voltage state first and thus prevents the two-junction SQUID from switching. As a result, the output is low. On the other hand, if the net input current is larger than the

Research supported by the U.S. Air Force, Contract No. F19628-90-K-0037 and the DOD University Research Initiative, with additional Support from Tektronix. Manuscript received August 24, 1992.

threshold level, current is transferred to L_1 and L_2 . As the control current for the two-junction SQUID, it reduces the SQUID critical current below that of the single junction J_4 . Consequently, when the clock CLK2 rises, the SQUID switches to the voltage state, and the output goes high.

Logic Gates: The comparator configuration described above can be used to implement logic gates as well. Replacing Iref with another input current, and setting the bias so that the threshold level is larger than either input but smaller than their sum, an AND gate is obtained. Likewise, if the bias is adjusted so that the threshold level is smaller than either input, an OR gate is achieved. Inversion functions, including inverters, NAND, and NOR, can be easily obtained by exchanging the positions of the single junction J₅ and the two-junction SQUID.

B. Design Modifications

Comparator: Even though the readout circuit is very insensitive to the clock bias CLK2, the comparator designed by Fang [1] suffers from small margins, especially in critical current of the junctions. The main reason is that the threshold level of the comparator is directly dependent on the critical current of the junction J_1 and the clock amplitude CLK1. Any variation in either of these can reduce the margins significantly.

To improve the margins, another single junction J_6 is added in series with the sampling junction J_1 , as can be seen in Fig. 1. Effectively, this addition creates a "race" between the two junctions J_1 and J_6 just like that between the single junction J_4 and the readout SQUID. As long as the bias is in an appropriate range, one and only one junction, whichever has its critical current exceeded first, will switch to voltage state.

The modified version of the comparator was simulated extensively with JSIM [6] and the circuit parameters were changed to maximize the margine. The final circuit parameters, with which a margin of \pm 37% for the junction critical current has been achieved, are listed in Table 1. The original parameters are also included for purpose of comparison.

Encoder: Fang suggested using different combinations of NAND, NOR, and OR gates to implement two-bit encoders, and then using these two-bit encoders together with MUXes to construct a three-bit binary encoder for the converter [1]. However, since the input to the encoder is in thermometer code, the design can be much simplified. Taking advantage of the unique and special pattern of such a thermometer-coded input, we have modified the architecture and have been able to implement a complete three-bit binary encoder using only buffers and three-input XOR gates.

C. Circuit Implementation

Fig. 2 shows the gate-level implementation of a two-bit encoder, which basically consists of a two-stage buffer and a three-input XOR gate. In Fig. 3 is the block diagram of a complete three-bit analog-to-digital converter, including a

Parameter	Uriginal	Modified
$Ic(J_1)$	337 µА	367 µА
$Ic(J_2)$	150 μA	163 µА
Ic(J ₃)	150 μA	163 µА
$Ic(J_4)$	225 μA	245 μΑ
$Ic(J_5)$	N/A	870 µА
Ic(J ₆)	N/A	414 μΑ
Ic(Jp)	337 µA	367 µA
RL	10 Ω	12.5 Ω
R _c	6Ω	6Ω
R _p	5Ω	5Ω
L	3 pH	3 pH

3 pH

1.5 pH

1.5 pH

3 pH

1.5 pH

1.5 pH

L

L₃

L4

Lp 6 pH 6 pH 28UFFER D (a) 2-BIT ENCODER 3XOR



Fig. 2 Gate-level implementation of a two-bit encoder a) two-stage buffer (2BUFFER) b) three-input quasi-XOR (3XOR)

three-bit quantizer, a buffer-and-inverter stage, and a three-bit binary encoder. The comparators in the quantizer are modified version shown in Fig. 1. The single-stage buffers inverters are just AND and NAND gates reconfigured from same comparator circuit with the two inputs connects together. Finally, the three-bit binary encoder is realized the two-stage buffers and three-input XOR gates that are used for a two-bit encoder.

As illustrated in Fig. 2, the three-input XOR gates actually "quasi" in the sense that they function correctly only the inputs are thermometer-coded. However, it requires on three two-input NAND gates to implement this quasi-XO

Table 1: Design parameters for the comparator



Fig. 3 Block-diagram implementation of a complete three-bit analog-to-digital converter

gate instead of *twelve* to implement a pipelined standard threeinput XOR gate. By using these quasi-XOR gates, the circuit complexity is greatly reduced, especially in terms of the junction count. The circuit is further simplified by using only NAND gates to implement all the logic blocks. The whole design could be equivalently designed with only NOR gates.

D. Low-Speed Performance

The complete three-bit fully parallel analog-to-digital converter shown in Fig. 3 has been designed and fabricated for low-speed measurements. A chip photograph is shown in Fig. 4, mapping one-to-one every block shown in Fig. 3. The total number of junctions used in the quantizer, the encoder, and the whole ADC is 50, 200, and 320, respectively.

Functionality of the circuit described in Fig. 1 both as an comparator and as basic logic gates has been successfully demonstrated. As expected, all single-stage logic gates, including inverters, AND, OR, NAND, and NOR, work with a margin as large as \pm 30%. More complicated logic gates that require a cascade of many such simple gates, such as NAND driving an inverter, two-stage buffers, three-input quasi-XOR gates, etc., have also been tested and verified to function correctly even though the margins become somewhat lower than that of single gates.

We have also demonstrated functionality tests on a twobit quantizer and a two-bit encoder separately. The experimental results of the quantizer are shown in Fig. 5. The first two traces are the two clocks indicated in Fig. 1. The next



Fig. 4 Chip photograph of the complete three-bit analog-to-digital converter shown in Fig. 5



Fig. 5 Measurement of a two-bit quantizer. The traces are two clocks, three inputs, and three outputs, respectively.

three traces are three inputs which were added to create a rising step analog signal. With the threshold levels of the three comparators set at 100 μ A apart, this choice of inputs covers all the possible combinations. The outputs, shown as the last three traces in the figure, are in the correct thermometer code.

We have also succeeded in verifying the correct operation of the three-bit themometer-to-binary encoder. Figures 6a and 6b show the outputs of the encoder corresponding to all possible combinations of the inputs, as illustrated in a truth table (Table 2). In each of the figures, the first three traces are the three-phase clock signals, and the last three traces are the three outputs, D₂, D₁, and D₀, respectively. The output in Fig. 6a are obtained for the first four patterns in Table 2; the three lowest-level inputs (I₂, I₁, and I₀) are shown as the middle three traces and the other inputs (I₃ - I₆) are all low. The outputs in Fig. 6b are obtained for the last four patterns in Table 2; the three highest-level inputs (I₅, I₅, and I₄) are shown

35

Table 2: Truth table for a three-bit encoder

	L,	I5	I ₄	I3	I ₂	I ₁	I ₀	D ₂	D ₁	D ₀
l	0	0	0	0	0	0	0	0	0	0
	0	0	0	0	0	0	1	0	0	1
	0	0	0	0	0	1	1	0	1	0
	0	0	0	0	1	1	1	0	1	1
ĺ	0	0	0	1	1	1	1	1	0	0
	0	0	1	1	1	1	1	1	0	1
	0	1	1	ł	1	1	1	1	1	0
	.1	1	1	1	1	1	1	1	1	1







(b)

Fig. 6 Measurement of the three-bit binary encoder for a) the *first* four input patterns shown in Table 2, b) the *last* four input patterns shown in Table 2. From top to bottom are the three clocks, the three inputs, and the three outputs, respectively. as the three middle traces and the other inputs $(I_0 - I_3)$ are all high. There is a latency of $2^1/_3$ clock cycles due to the pipeline, and all the outputs are correct.

We were able to show that subcircuits of the converter, including the three-bit binary encoder, functioned correctly. To date, we have not been able to verify the correct operation of the complete three-bit ADC; possible reasons include fluxtrapping, circuit defects, and the clock-distribution. Simulations with JSIM [6] have indicated that the converter with a current density of 1000 A/cm² can function at a clock frequency as high as 5 GHz. The current density should be increased to maximize the circuit bandwidth and margins.

III. SUMMARY

Both comparators in a three-bit quantizer and logic gates in a three-bit binary encoder have been designed using the same circuit configuration. The circuits have been fabricated, and we have been able to demonstrate experimentally the functionality of the comparators and of logic gates at various levels of complexity. We have successfully verified the correct operations of a complete two-bit analog-to-digital converter and of a complete three-bit binary encoder. Simulations have shown that the complete three-bit ADC can work up to 5 GHz.

IV. REFERENCES

- [1] E. Fang, D. Hebert, and T. Van Duzer, "A Multi-Gigahert Josephson Flash A/D Converter with a Pipelined Encoder using Large-Dynamic-Range Current-Latch Comparator," IEEE Trans. Magn., vol. 27, pp. 2891-2894, March 1991
- [2] C. Hamilton and F. Lloyd, "8-Bit Superconducting A/D Converter," IEEE Trans. Magn., vol. 19, pp. 1259-1261, May 1983.
- [3] D. Petersen, H. Ko, R. Jewett, K. Nakajima, V. Nandakumar, J. Spargo, and T. Van Duzer, "A High-" Speed Analog-to-Digital Converter Using Josephson Self-Gating-AND Comparators," *IEEE Trans. Magn.*" vol. 21, pp. 200-203, March 1985.
- [4] C. Hamilton, F. Lloyd, and R. Kautz, "Superconducting A/D Converter Using Latching Comparators," IEEE Trans. Magn., vol. 21, pp. 197-199, March 1985.
- [5] D. Petersen, H. Ko, and T. Van Duzer, "Dynamic, Behavior of a Josephson Latching Comparator for use in a High-Speed Analog-to-Digital Converter," *IEEE Trans.* Magn., vol. 23, pp. 891-894, March 1987.
- [6] E. Fang and T. Van Duzer, "A Josephson Integrated Circuit Simulator (JSIM) for Superconductive Electronics Application," Extended Abstracts International Superconductivity Electronics Conference (ISEC), Tokyo, Japan, June 12-13, 1989, pp. 407-410.

Superconducting Delta-Sigma Oversampling A/D Converter

P. H. Xiao and T. Van Duzer

Department of Electrical Engineering and Computer Sciences and the Electronics Research Laboratory University of California Berkeley Ca 94720

Abstract--A superconducting delta-sigma A/D converter is presented in this paper. The converter uses a low-pass filter instead of the integrator found in the usual delta-sigma archiecture. The converter is analyzed by a behavior-level simulation package as well as the circuit simulator JSIM. Its performance is compared to the standard first-order deltasigma converter. The simulation shows that this converter can achieve a 70 dB of signal-to-noise ratio (S/(N+D)) with an oversampling ratio of 128. This corresponds to an 11-bit resolution.

I. INTRODUCTION

Delta-sigma A/D converters have been receiving much attention lately due to advances of modern VLSI technology. They inherently possess some characteristics which naturally lend themselves to VLSI high-level integration. First, only a small amount of analog modulator circuitry is required in the design and the circuits have a high tolerance to component mismatching. This means that component trimming is not required to achieve high-resolution A/D conversion, in contrast to the strict component matching requirement for the other high-resolution A/D converters. In addition, the resolution of delta-sigma converters can be scaled directly with the signal conversion rate through the digital signal processing in later stages. The resolution can be increased by increasing the sampling rate. Furthermore, delta-sigma converters' oversampling chaique greatly relaxes constraints on the anti-aliasing filter at the front end; in many cases, a passive RC filter will suffice to replace the usual complex and expensive high-order analog filters to filter out high frequency noise.

It is a natural extension to implement the delta-sigma A/D converter in high-speed and low-power superconducting integrated circuit technology. The ultra-high speed sampling capability in superconducting circuits can be exploited to achieve higher resolution. And their low power consumption may be of Critical importance in applications, such as infra-red image processing, where the power limitation obviates other technologies. In this paper, we begin with an introduction to the principle of delta-sigma conversion. Then the implementation of the delta-sigma converter in superconducting technology is analyzed. We replace the integrator in the usual delta-sigma converter by a low-pass filter and compare its performance to the integrator converter. Next, a superconducting circuit based on this modified architecture is presented and simulation results are given. This is followed by a discussion of the implementation of the superconductive digital filter which shows that it is achievable within the current superconducting technology.

II. DELTA-SIGMA CONVERSION

A delta-sigma converter consists of two parts (Fig. 1): an analog modulator and a digital decimation filter system. The modulator of the delta-sigma converter has its digital output latched and fed back to subtract from the analog input signal. Thus its 1-bit stream output digital signal y(nT) (n is the sequence number, T is the sampling period) tracks the change of the input analog signal; when the analog signal increases, d(t) increases and the modulator produces positive pulses, which subtract from the analog signal to make d(t) smaller and make it tend toward producing negative pulses. The density of the output pulses is proportional to the input amplitude; and after more processing in the digital decimation filter, the analog input signal can be reconstructed in a digital form.



Fig. 1 Structure of a delta-sigma converter.

1051-8223/93503.00 @ 1993 IEEE

Research supported by the U.S. Air Force Contract No. F19628-90-K-0037 and the DoD University Research Initiative. Manuscript received August 24, 1992.

2626

There are two criteria for the delta-sigma modulator to operate correctly. First, the D/A feedback signal has to be larger than the maximum input analog signal. Otherwise, the information of how large is the peak analog signal is lost. Second, the sampling frequency has to be much larger than the signal bandwidth, instead of just being twice as the bandwidth as in the other converters. Due to the tracking and averaging nature of the delta-sigma converter, the output will be more accurate if the input signal does not change much during many sampling periods. Thus the delta-sigma converter is often referred to as an oversampling converter.

In an A/D converter, noise is introduced upon quantizing the analog signal into a digital signal. In the delta-sigma converter case, assuming the quantizer generates white noise whose rms value is $e_0 = \Delta/\sqrt{12}$, where Δ is the quantization step size, the total noise in the base band $0 \le f \le f_0$ is given by

$$N_q = \frac{\pi\Delta}{6} \left(2f_0/f_s\right)^{3/2}$$
(1)

where f_r is the sampling rate and f_0 is the signal bandwidth [1]. From Eq. 1 we see that with an increase of sampling frequency f_r , the net quantization noise is reduced and resolution therefore increases. Quantitatively, with every doubling of f_r , the signal-to-noise ratio (S/N) increases 9 dB, which corresponds to 1.5 bits of resolution.

III. DELTA-SIGMA CONVERTER IN SUPERCONDUCTING TECHNOLOGY

A unique feature in implementing a delta-sigma converter in superconducting technology is the lack of a high performance analog integrator, which requires a wideband operational amplifier. The bandwidth of the amplifier must be at least as high as the sampling frequency in this application [2]. But the Josephson junction, the active element in superconducting technology, is a two-terminal, low-gain device. Despite many efforts, there is still no suitable wideband amplifier based on the Josephson junction; so some ways must be sought to replace the integrator.



Fig. 2 Frequency response of (a) an ideal integrator and a practical integrator; (b) a low-pass filter. We can see their similarities.

A low-pass filter has a frequency response similar to the of an integrator. In Fig. 2, the frequency responses of a fire. order filter and a practical integrator are compared. The training fer function of an ideal integrator has a pole at zero and a 6 octave roll-off. But due to problems in the implementation e.g., finite gain and slew rate of the amplifier and capacitate leakage, the transfer function always saturates at low free quency. The low-pass filter has a similar characteristic. The difference between the two is gain; the integrator has a mod higher gain. But the significance of this difference is lessed by the presence of a quantizer in the following stage. The quantizer only tracks the signs of the signal, not their man tude. Therefore, an ideal quantizer will not recognize the difference. A low-pass filter modulator would give same diginal output as an integrator modulator. The nonideality in the quantum tizer, such as its hysteresis will affect the output [2], but due to the averaging nature of the delta-sigma converter, a rare the switching will be averaged out.

The above principle is checked by using a behavioral left delta-sigma simulation package--SDSIM [3]. The package milyzes the performance of a delta-sigma converter by modeling the behavior of different modulator components: integrator or low-pass filter, quantizer, and D/A latch. It can also take miaccount practical parameters, such as dithering of the sampling clock and the hysteresis of the quantizer. SDSIM has be advantage of speed so that the user can quickly find the relation between performance and circuit parameters. The use of device-level simulators, such as JSPICE or JSIM to simulate delta-sigma converter is very slow because each simulator involves tens of thousands of samplings, thus millions of simulation time steps. Hence, tools like JSIM are only used for cor 1 firming the superconducting circuit design here.

The performances of the modulators with a first-order branches pass filter and a single integrator are compared in Fig. 3.1 these simulations, the input is a sine wave. The oversampling ratio is 128 and the filter 3 dB frequency f_c is $1/(2\pi \cdot 64)$.







Input de signal level

Fig. 4 Digital output amplitude is plotted against the analog input amplitude. The central platform is enlarged.

the sampling frequency. We can see that at high signal levels, the low-pass filter modulator has about the same S/(N + D)(signal power/(noise power + harmonic power)], but the integator modulator has a larger dynamic range and is more linear. The low-pass filter modulator can achieve an S/(N + D) of 70 (B), which corresponds to 11.4 bits resolution.

The linearity of the low-pass filter modulator is further simulated by feeding dc signals of various amplitudes. In Fig. the digital output is plotted against the input signal. We can se that the modulator has an excellent integral linearity. But due to the finite f_c in the low-pass filter, the curve has platforms at certain input signal levels, as also found in the leaky integrator delta-sigma converter system. The largest platform is at zero input and is shown in the inset in Fig. 4. This platform limits the modulator's dynamic range. When the $f_{e} = f_{e} / (2\pi \cdot 64)$, this platform is 0.7% of the peak input signal, which means that the dynamic range is 45 dB. This is the indicated by the simulation with a sine wave input. (Fig. 3). The dynamic range can be improved by decreasing f_{1} and sing a second-order low-pass filter. We found in simulation that the dynamics range increases to 56 dB (9 bits) when the $l_{\rm c} = f_{\rm c}/(2\pi \cdot 200)$ and to 62 dB (10 bits) when the $f_{\rm c} = f_{\rm c} / (2\pi \cdot 400)$.



Fig. 5 Superconducting circuit of a delta-sigma low-pass modulator

A superconducting circuit based on the above principles is shown Fig. 5. The system consists of input transformer, feedback transformer, low-pass filter, QFP [4] comparator, readout SOUIDs, and HUFFLE [5] feedback D/A converter. The input signal is coupled into the low-pass filter by the input transformer. The output of the low-pass filter goes into the quantum flux parametron (QFP) comparator. The comparator gives a positive output when input is positive, so the readout SQUID S_{r1} will be switched into the voltage state. This causes a current to follow into the control line of the S_{k1} SQUID in the HUFFLE circuit. Thus, the current in the HUFFLE's output inductor L_{k} is from left to right, and this is coupled back into the low-pass filter to cancel the effect of the positive input current to the QFP comparator. If the input signal to the comparator is negative, SQUID S_{2} is switched into the voltage state and the feedback signal again cancels the input signal. The QFP's output switches between +1 and -1. The digital signal can be read out from resistors R_{r1} or R_{r2} .

The low-pass filter is a very critical component; a large f_c will result in more noise. As expected, in the simulation, we found that when f_c is larger than $f_s/(2\pi \cdot 30)$, the S/(N+D) decreases sharply and when f_c is less than $f_s/(2\pi \cdot 30)$, the S/(N+D) remains high and is insensitive to f_c . So, the trade-off is that a large f_c will increase the signal level after the low-pass filter and ease the comparator design, but decrease the dynamic range and S/(N+D). Here we chose f_c to be $1/(2\pi \cdot 64)$ of the sampling frequency.

A QFP is used here not only for its capability of distinquishing bipolar signals and its ultra high speed, but also for its extremely high sensitivity, because the signal after the lowpass filter is quite small. A QFP can resolve signals down to a few microamperes. The HUFFLE circuit employed here is also very critical to the circuit performance. The converter's peak input signal is limited to the HUFFLE circuit output level; this and the level of the noise floor determine the maximum dynamic range of the converter, and it cannot be improved by faster sampling. In the simulation presented above, only the quantization noise is taken into account.



Fig. 6 The output digital signal after the filter operation compared to the input sine wave.

The circuit was simulated by JSIM. In the simulation, the sampling frequency was 1 GHz and the oversampling ratio was 128. So the signal bandwidth was limited to 4 MHz. The amplitude of the input signal was 20 dB down from the HUF-FLE circuit feedback current, and the analog input frequency was 1MHz. The output signal after the decimation filter is compared to the input sine wave in Fig. 6 to illustrate the correct operation in the time domain. The minimum-sinusoidalerror analysis shows that it reaches a S/(N+D) of 53 dB and S/N of 55 dB, which is very close to the value obtained from the SDSIM program at the same input signal level (Fig. 3).

IV. DIGITAL DECIMATION FILTER IN SUPERCONDUCTOR TECHNOLOGY

The decimation filter is a very important part of the deltasigma converter. The decimation filter in the delta-sigma converter serves four purposes: suppressing the out-of-band high frequency quantization noise; preventing the aliasing of the out-of-band signal into the passband; maintaining the passband ripple within requirements; and down-sampling the output signal. Depending on their applications and the structures of the analog front ends, many different filter implementations are applicable. For most applications, a cascade of a linear-phase sinc FIR [6] filter and an IIR [6] low-pass filter can achieve the specifications. The delta-sigma converter became feasible only after integrated circuit technology was mature enough to support the complex design of the digital filter. In this section, we will show that the current superconducting integrated circuit technology also can support decimation filter implementation.

An FIR filter is used at the first stage mainly because of the hardware simplicity. The output of the modulator is a onebit signal so that the multipliers in the FIR filter can be simplified as AND gates. For a first-order delta-sigma converter, a second-order sinc filter is sufficient. It down-samples the signal to twice the Nyquist frequency and leaves the following sharper IIR filter to finish rest of the decimation. Due to the decimation and the simplicity of a second-order sinc filter, the hardware can be multiplexed to further reduce its complexity and a very simple circuit implementation is available [7]. For that circuit design, with the filter coefficients 12-bit wide and a decimation ratio of 64 (128 taps), we estimated that it will take about 2000 MVTL gates.

For an application where the phase linearity of the output signal is not important, an IIR low-pass filter is applied as a second stage to remove the remaining out-of-band noise and further down-sample the signal. Because the elliptic filter has the narrowest transition band among all filters of same order, a fourth-order elliptic filter is used in our simulation. Since the filter coefficients are predetermined, an area-efficient architecture, called bit-serial implementation, is adopted [8]. In this architecture, all additions and multiplications are serially implemented in a bit-by-bit operation. Though it is slower than the parallel implementation, the signal rate is already reduced by the FIR and the bit-serial architecture can be used here to save area and circuit complexity. After considering the coefficients are cient quantization noise effect, 16-bit wide coefficients are enough for a 12-bit converter. We estimate that a fourth-order elliptic filter will consist of 2000 MVTL gates. Thus, the total filter requires 4000 gates and approximately 12,000 junctions, which is within the limit of current Josephson technology.

V. CONCLUSION

A modified delta-sigma converter architecture is presented wherein the integrator in the analog modulator is replaced by a first-order low-pass filter. This enables the delta-sigma architecture to be implemented in superconducting circuit technology. A superconducting delta-sigma analog modulator was presented. Simulation shows that the converter can achieve a 11-bit resolution (70 dB in peak S/(N+D)) with an oversampling ratio of 128. The signal bandwidth is 4 MHz if the sampling rate is 1GHz.

VI. ACKNOWLEDGEMENTS

Many thanks go to Prof. P. R. Gray and M. F. Mar for discussions on delta-sigma converters and the introduction to using SDSIM.

VII. REFERENCE

- J. C. Candy, "A Use of Double Integration in Sigma-Delta Modulation," *IEEE Trans. Commun.*, vol. COM-33, pp. 249-258, Mar. 1985.
- [2] B. Boser, "Design and Implementation of Oversampled Analog-to-Digital Converters," Stanford University, PhD dissertation, 1988.
- [3] M. F. Mar and R. W. Broderson, "Design Techniques tor ASIC Oversampling A/D Converters," VLSI Signal Processing V, IEEE press, pp. 407-416, 1992.
- [4] Y. Harada, H. Nakane, N. Miyamoto, U. Kawabe, E. Goto, and T. Soma, "Basic operation of the quantum flux" parametron," *IEEE Trans. Magn.*, vol. MAG-21, pp. 3 3801-3807, Sept. 1987.
- [5] Y. Hatano, H. Nagaishi, S. Yano, K. Nakahara, H. Yamada, S. Kominami, and M. Hirano, "An All DC-Powered Josephson Logic Circuit," *IEEE J. Solid-States Circuits*, vol. SC-26, pp.1123-1132, Aug. 1992.
- [6] A. Oppenheim and R. Schafer, "Discrete-Time Signal Processing," Prentice-Hall: New Jersey, 1989.
- [7] J. C. Candy, B. A. Wooley, and O. J. Benjamin, voiceband codec with digital filtering," *IEEE Trans. Commun.*, vol. COM-29, pp. 815-830, June 1981.
- [8] R. Jain, "Custom design of a VLSI PCM-FDM¹ transmultiplier," *IEEE J. Solid-State Circuits*, vol. SC-21, pp. 73-86, Feb. 1986.

A 5-32 BIT DECODER FOR APPLICATION IN A CROSSBAR SWITCH

David A. Feld, David F. Hebert, Theodore Van Duzer Department of Electrical Engineering and Computer Sciences and the Electronics Research Laboratory University of California, Berkeley CA 94720

Abstract-- A new voltage state multiple input NOR gate has been designed and tested for use as the basic gate in a 5-32 bit parallel-input decoder. Two versions of this NOR gate are presented, one with a single output and one with a selectable output. The combination of the two types of NOR gate makes it possible to construct a 5-32 bit decoder with considerably less gate current than would be required if it were constructed in other logic families. Since only a single gate current is required by each NOR gate, and because only 12 NOR gates are needed to build the full decoder, a clock with a peak current level of only 6 mA is sufficient to power all of the decoder's 72 constituent SQUIDs. The decoder also occupies a small area compared with other designs. In this paper we review critical design issues of the NOR gates. We also present low-speed and high-speed results of sub-blocks of the full 5-32 bit decoder.

L INTRODUCTION

In an application such as a superconductive crossbar switch (a massive switching network), about 100 superconductive decoders must receive ac clock power, each from a separate transmission line. Each of these lines originates in room temperature environment and then descends into a 4 K dewar to the decoders. To minimize the heat flow from room temperature into the 4 K dewar, each transmission line must have a small cross section. This constraint, together with the technological limit of how thin the transmission line conductors and dielectrics can be made, makes it difficult to form transmission lines with low characteristic impedances. Thus, room-temperature voltage drivers can drive only a limited amount of ac (~1 GHz) current through each transmission line. Consequently, the amount of allowable gate current for each decoder must be kept small. We present a voltage-latching decoder architecture which consumes far less gate current than if it were designed in other voltage latching logic families. We accomplish this task with two new special purpose circuits: a NOR gate, and a NOR gate with a selectable current output. Because of the simplicity of our decoder design, only a small chip area is required (~400 µm x 1500 µm) per decoder. This compact design is particularly important in a crossbar application where we must fit 32 5-32 bit decoders on a 1 cm^2 chip.

II. DESIGN OF THE 3-INPUT NOR GATE

A. Description of the 3-input NOR gate

The 3-input NOR gate which is used eight times in our decoder is schematically represented by the stack of four SQUIDs shown on the left hand side of Fig. 1. Note that the



Fig. 1 Basic block of the 5-32 bit decoder. Left stack of four SQUIDs is 3-Input NOR gate. Right stack of ten SQUIDs is 2-Input NOR gate with 8 channels for current select output.



Fig. 2 Operation of the 3-Input NOR gate of Fig. 1 for the case A=1, B=0, C=0. (a) Threshold curve for SQUID corresponding to A input. (b) I-V characteristic of same SQUID with load resistor R₁. (c) Threshold characteristic for SQUID with SET input.

1051-8223/93\$03.00 C 1993 IEEE

2671

Research supported by DoD under U.S. Air Force, Contract No. F19628-90-K-0037. Manuscript received August 24, 1992.

four SQUIDs are stacked together in series. The control line of B. Choice of values for R_1 and R_2 each SQUID is uniquely connected to each one of the inputs A. B, C, and SET. Figure 2 contains three plots which describe the operation of this gate. Figure 2a shows a SQUID threshold curve corresponding to the SQUID with the A input. Figure 2b shows the I-V characteristic of that SQUID together with the resistive load line R₁. Figure 2c shows the threshold curve of the SQUID corresponding to the SET input.

We will explain how the NOR gate works for the input case A=1, B=0, C=0. First, a gate current $I_{gate 1}$ less than the critical currents of any of the SQUIDs is applied to the stack of four SQUIDs; this is represented by point α in each of the three plots in Fig. 2. Next, the inputs are applied. In this case, input current is applied to input A only. As a consequence, the SQUID corresponding to the input A enters the voltage state, as can be seen in Fig. 2a and 2b at point β . Note that at this time, most of the gate current I_{gate1} is switched out into the resistor R1. Thus, only a small amount of current flows into the gate of the bottom SQUID of the stack so that later, when the SET control line is applied, that SQUID remains in the zerovoltage state and no current flows into R_2 . Point γ of Fig. 2c shows that the SET signal application can at most force the bottom SQUID to do a vortex-to-vortex transition, but the SQUID cannot do a vortex-to-voltage state transition as long as the gate current to the SQUID is kept small [1]. The absence of current through R_2 represents a logical zero at the output of the gate. The gate is reset by turning off the gate current Igate 1.

Now consider the input case A=0, B=0, C=0. Figure 3 shows (a) the SQUID threshold curve and (b) I-V characteristic for the bottom SQUID of the stack. Again when the gate



Operation of the 3-Input NOR gate of Fig. 1 for the Fig. 3 case A=0, B=0, C=0. (a) Threshold curve for SQUID corresponding to SET input. (b) I-V characteristic for the same SQUID with load resistors $\mathbf{R}_1 \parallel \mathbf{R}_2.$

current $I_{gate 1}$ is applied, operation is at point α shown in Fig. 3. Since none of the three inputs is applied, the gate current Igate 1 is not diverted into R₁, and operation continues to reside at point a. Next, the SET current is applied, and the bottom SQUID is forced into the voltage state, as shown by point β . Since the SQUID is loaded by both of the resistors R_1 and R_2 in parallel, the load line intersects the SQUID I-V characteristic deep into the subgap. Thus, gate current Igate1 flows partly through R_1 and partly through R_2 . The current which passes through R_2 represents a logical "1" at the output. From these two examples of inputs, it is clear that the gate performs the NOR function: A + B + C.

As was previously mentioned, a SQUID I-V characteristic which is representative of the SQUID corresponding to the input A is shown in Fig. 2b. Note that the same I-V characteristic applies to the two SQUIDs in the middle of the stack should the B or C inputs be applied. If any of the inputs A, B, or C is a "1", then R_1 must be small enough to guarantee that most (~80%) of the gate current is shunted away from the bottom SQUID so that the latter will not enter the voltage state upon application of the SET control current. The question remains as to how R₂ should be chosen. If A, B, and C are all "0", then upon the application of the SET signal, at least half of the gate current should leave through R₂ to insure that it can drive the input of the next gate. Thus, R₂ should be chosen to be less than or equal to R1. This choice of R2 makes the parallel resistance $R_1 \parallel R_2 \le R_1/2$, and it is the reason that the bottom SQUID latches deep into the subgap portion of the I-V characteristic as shown in Fig. 3b. To assure a latching current output for the resistor R_2 , $R_1 \parallel R_2$ must not be so small that the bottom SQUID resets; a sensible choice is $R_1 = R_2$.

C. The need for additional flux gain

It was mentioned that at least half of the gate current must leave through the output of the NOR gate to "drive" the input of next gate. In theory, even a tiny amount of input current can switch a SQUID. In practice however, a large amount of output current is needed to guarantee that the SQUID will switch over a wide range of applied gate currents. One of the advantages of the stacked NOR gate design is that each SQUID has a single input. This makes it feasible to use a transformer coupling for each SQUID with a turns ratio of 2:1. The 2:1 transformer amplifies the external flux input to each SQUID by nearly a factor of two and it is equivalent to doubling the drive current from the previous stage.

III. FUNCTION OF BASIC DECODER BLOCK

::::U

As was mentioned earlier, the 5-32 bit decoder consists of two kinds of NOR gates. The single output NOR gate was discussed in Section II. It consists of four SQUIDs and is shown in the left side of Fig. 1. The second kind of NOR gate consists of a stack of ten SQUIDs and it is shown in the right side of Fig. 1. This NOR gate is different from the previously described gate only in that its output can be selected through any one of the eight output resistors labelled Routl through Routs. Figure 1 shows the interconnection of each of these two kinds of NOR gates. We call this interconnection the basic decoder block since the functionality of this block is essential to the functionality of the full 5-32 bit decoder. The basic decoder block operates as follows: First current is applied 19 Igate 1 and Igate 2. Next, any one of five inputs A, B, C, D, and E is applied. As was mentioned earlier, if none of the inputs A.B. or C is applied, then upon application of a SET signal, current is steered through R_2 into the input of the SQUID in the right stack corresponding to R_{OLT4} . If neither the D nor the E input is amplied that the D nor the E input is a set of the the D nor the E input is a set of the the D nor the E input is a set of the the D nor the E input is a set of the the D nor the E input is a set of the the D nor the E input is a set of the the D nor the E input is a set of the the D nor the E input is a set of the the D nor the E input is a set of the the D nor the E input is a set of the the D nor the E input is a set of the the D nor the E input is a set of the D nor the E input is a set of the D nor the E input is a set of the D nor the E input is a set of the D nor the E input is a set of the D nor the E input is a set of the D nor the E input is a set of the D nor the E input is a set of the D nor the E input is a set of the D nor the E input is a set of the D nor the E input is a set of the D nor the E input is a set of the D nor the E input is a set of the D nor the E input is a set of the D nor the E input is a set of the D nor the E input is a set of the D nor the E input is a set of the D nor the E input is a set of the D nor the E input is a set of the D nor the E input is a set of the D nor the D nor the E input is a set of the D nor is applied, then this SQUID switches into the voltage state the gate current Igate2 is diverted around the SQUID into its corresponding output resistor Routh. Current continues to for through the gates of the other seven SQUIDs so only Ron

the selected output. Consequently, the basic decoder block performs the function: $R_{OUT4} = \overline{A+B+C} \circ \overline{D+E}$.

IV. LOW-SPEED EXPERIMENTAL RESULTS

A. The resonance problem

In testing the single input NOR gate it was noticed that the output (bottom) SQUID could latch into the voltage state at a voltage which was considerably smaller than expected. The problem was found to occur for small values of the gate current. Figure 4 illustrates two modes of operation of the NOR



Fig. 4 I-V characteristic of the bottom SQUID of the single output NOR gate. Intersection of the resistive load line with the resonance peak of the SQUID is shown.

gate: one in which the bottom SQUID latches into the subgap as shown by point B (proper operation) and one in which the SQUID latches into a resonance as shown by point A (failure). Resonances in SQUIDs are caused when an oscillation is set up between the capacitance of the junctions and the loop inductance [2]. These oscillations can only occur when a SQUID loop contains an amount of flux other than an integral multiple of a flux quantum Φ_0 . In Fig. 4, we apply an amount of external flux through the bottom SQUID equal to about $\Phi_0/2$, an amount of flux at which the resonance is most pronounced. The resonance peak of the bottom SQUID of the NOR gate is shown as a curved line in Fig. 4 next to point A. The load line must avoid the resonance peak to ensure proper operation of the gate. Load line #2 of Fig. 4 intersects that resmance peak since the initial gate current is not large enough. However, load line #1 has a sufficiently large initial gate current to bypass the resonant peak. The initially applied gate currents, for successful operation of the NOR gate, must be larger than the gate current corresponding to point C and must be less than the maximum critical current of the SQUID (point D). This difference should be as large as possible to maximize the sate-current margin. Also, R_1 and R_2 of the NOR gate should be as large as possible so that the load line $R_1 \parallel R_2$ will be less likely to intersect the resonance peak. In any case, R1 and R2 must meet the conditions discussed in section IL.

B. Solution to the resonance problem

One way to ameliorate the resonance problem is to suppress the height of the resonance peak. This is typically done by placing a damping resistor across the SQUID's loop inductance. This damping resistor helps to reduce the height of the peak, but cannot eliminate it. Typically, the minimum height of the resonant peak is approximately 40% of the SQUID's maxi-

mum critical current with damping. This peak limits the gate margin of the NOR gate.

We present a circuit solution to avoid getting caught in a resonance: drive the SET line of the basic gate with a pulse of current instead of a step current. The idea stems from the fact that a resonance can exist only as long as external flux is present in the SQUID. By sending a pulse of current into the SQUID, the resonance can only live for a short time, and eventually the SQUID must latch into the subgap. In our basic decoder block, the output current from the resistor R_2 latches, thus generating a sustained external flux in the SQUID corresponding to R_{OUT4} which can cause that SQUID to latch into a resonance. This is avoided by preventing the current in R_2 from latching by choosing R_2 to be small. We denote this version of the decoder block with R_2 small as the "nonlatching" version.

C. The basic decoder block

A version of the basic decoder block shown in Fig. 1 with fewer output SQUIDs was first fabricated and demonstrated in our laboratory. Subsequently, the full decoder block of Fig. 1 was fabricated by Hypres Inc. Here we present results on the nonlatching version of the basic block, as discussed in the previous section although the latching version was also fabricated and tested. Figure 5 shows oscilloscope traces of input and output waveforms of the test on the nonlatching version. Signals were applied to the A, D, and E inputs which can be seen on lines 3, 4, and 5 respectively from the top of the photograph. The gate currents Igate1 and Igate2 were applied simultaneously (sixth line of Fig. 5). The second line shows the SET pulses which are intentionally delayed to arrive after the inputs. The output at Routs can be seen on the first line. Note that this test of the basic block was done for eight different sets of inputs. The basic block was successfully demonstrated in that the output Rout4 was a "1" only when all three of the outputs were "0". Thus successful operation was demonstrated. Experimentally, it was found that the gate currents I_{gate1} and I_{gate2} could be simultaneously varied by about +/- 23%. Simulations of the



Fig. 5 Low speed oscilloscope traces of the input and output waveforms from the nonlatching version of basic decoder block.

circuit suggest that the margins should be about +/- 30%. Nonuniformities of +/- 7% in the maximum critical current of the SQUIDs are responsible for this discrepancy. These nonuniformities determine the maximum current I_{gate1} and I_{gate2} which can be applied to the NOR gates and thus limit the upper end of the gate margin. The minimum amount of allowed current I_{gate1} and I_{gate2} is determined by the size of the pulse which leaves R_2 . If this pulse is not large enough, it will not be able to drive the next stage. The experimentally observed minimum allowed gate current has been shown to be in good agreement with simulation provided that the simulation takes into account the transmission line connecting the output of R_2 to the input of the next stage. The gate margin of the latching version of our decoder block was experimentally observed to be +/- 18%. In these observations it was found that below a certain gate current value the output resistor R_{OUT4} would latch into a smaller voltage than was expected. Simulation showed that our heavily shunted output SQUID corresponding to ROUT4 was actually latching into a resonance instead of into the subgap as was explained in section IV. In this simulation, parasitic inductance associated with the damping resistors of the SQUIDs is essential. As we had expected, resonances at the output resistor R_{OUT4} of the nonlatching version were not observed. An increase of the gate margins could be made by increasing the critical current of the single output NOR gate, and clocking Igate1 at a higher level than Igate2. This would increase the size of the current pulse which leaves R2. However, it would also increase the decoder's clock current.

D. Full 5-32 bit decoder

Figure 6 shows a circuit schematic of the entire 5-32 bit decoder. The basic decoder sub-block (in Fig. 1) is outlined by the two dotted-line boxes. The full decoder is constructed from the interconnection of eight of the single-output NOR gates with four of the selectable-output NOR gates as shown in the figure. The 8 SET inputs corresponding to each of the single output NOR gates are connected in series. Note that there are 3 inputs for each of these 8 gates corresponding to a total of 24 inputs. These 24 inputs are subdivided into six sets of 4 serially connected inputs. Each of these six sets of inputs is driven by a decoder address line. There are 10 decoder address lines consisting of the 5 decoder addresses and their inverses. Similarly, the 8 inputs corresponding to the 4 multiple output NOR gates are connected in 4 sets of 2 serially connected inputs. Each of these 4 inputs is driven by the 4 remaining decoder address lines. Connections are made such that there exists a unique output (current through one of the 32 output resistors) for each of the 32 possible sets of input addresses. The output is generated upon the application of the SET signal.

As was mentioned earlier, it is of critical importance that the decoder consume a small ac clock current. The 72 SQUIDs of the decoder are contained in 12 gates. If each SQUID has a maximum critical current of 500 μ A, then the full decoder consumes about 6 mA of ac clock current. Thus the decoder is very efficient in its use of current biases. A full decoder was

fabricated by Hypres Inc. and tested at Berkeley. Due to wiring errors, only 16 of the 32 outputs functioned correctly*.



Fig. 6 Circuit schematic of a full 5-32 bit decoder. Basic decoder block (in Fig. 1) is represented here by two NOR gates enclosed by dotted-line boxes.

V. HIGH SPEED EXPERIMENTAL RESULTS

A test of the nonlatching version of our basic block similar to that of Section IVc was conducted at high speed. The gate, inputs, and SET signal were applied current steps separated by approximately 2 ns. The gate margin for the block was decreased to about +/- 15% at high speed. The gates could only be reset every 40 ns due to limitations in our test setup so that resetting speeds of the gates could not be checked.

We have presented a novel decoder to be used in a crossbar switch. Resonances were shown to be a critical issue in our design. We propose a nonlatching version of our decoder b avoid resonances. A 2:1 transformer coupling for each SQUID was found to increase the gate margins. The basic decoder block was shown to work at both low-speeds and high-speeds (with the exclusion of a test of the resetting speed).

VII. ACKNOWLEDGEMENTS

-

The authors thank P. Bradley, P. Yuh and S. Kaplan for their invaluable suggestions. Thanks also to Hypres Inc. for circuit fabrication and to Hewlett-Packard for a donated computer in which most of the simulations were done.

VII. REFERENCES

- P. Wolf, Superconducting Quantum Interference Deviation and their Applications, New York: de Gruyter, 1976. 519-540.
- [2] P. Wolf, "Analysis of Resonance Phenomena Josephson Interferometer devices," J. Appl. Phys., vi 49, pp 344-350, Jan 1978.
- [3] Y. Wada, "Josephson Memory Technology." Proc. IEEE vol. 77, NO. 8, pp 1194-120, Aug 1989.

^{*}Note added in proof: the corrected version of the decoder was fabricated and we have demonstrated that all 32 outputs function correctly.

Third International Superconductive Electronics Conference '91 Glasgow, June 25-27 Novel Superconductive Signal Processing Circuits

Jay Fleischman, David Feld, and Theodore Van Duzer

Department of Electrical Engineering and Computer Sciences and the Electronics Research Laboratory University of California, Berkeley 94720

Abstract We report simulation studies on several novel concepts in superconductive signal processing circuits, including an advanced shift register design and innovative serial decoder concepts. The shift register is a flux-shuttle with very large operating margins. The decoder implements a new serial approach using shift registers and a single comparator for each output.

1. Introduction

Multi-gigahertz digital signal processing requires very high-speed analog-to-digital converters, storage elements, and logic. Superconductive circuits can provide the high speed necessary to implement these components. In this paper, we describe a compact high-speed flux-shuttle shift register as a storage element, and a serial decoder. In addition, these circuits have the advantage of being compatible with nonhysteretic junctions, making them good prospects for use with high- T_e superconductors.

2. Flux-Shuttle Shift Register

A high-speed, low-power, miniature shift register is desirable for a variety of digital signal processing applications. One application might employ an A/D converter-shift register combination to be used as a multi-gigahertz sample-and-hold circuit. Our design goals are wide operating margins, shifting speeds in excess of 20 GHz, compatibility with current superconductive A/D converter designs, and high-speed testability. These design studies are restricted to magnetic flux storage circuits to maximize speed, to allow compatibility with high- T_e superconductors, and to minimize power consumption. Various designs have been examined [1][2][3][4] with most attention focused on the flux shuttle type [3][4] and one utilizing Rapid Single Flux Quantum (RSFQ) logic [2].

An RSFQ shift register has many advantages. Perhaps the biggest of these is the simple clocking scheme that can be used - a traveling Single Flux Quantum (SFQ) pulse. The simple architecture of a shift register makes this circuit a prime candidate for such a clock distribution, whereas a more complex circuit would have to deal with multiple paths and dimensions. These clocks can be provided at high speed, and the number of pulses can be accurately controlled. This allows very high speed test capability without high speed signal lines from external circuits, since the clock can be generated on-chip. Read-out can easily be accomplished through a simple two-junction SQUID and can be either voltage or current state. The margins for this circuit arc also very good.

The disadvantage of the RSFQ shift register is its incompatibility with the A/D converter chosen for our system. Although A/D converter circuits have been proposed which are compatible with this type of shift register [2], we are integrating the shift register with a flash-type A/D converter developed in our laboratory [5]. This A/D converter requires the use of a threephase sinusoidal overlapping clock. An SFQ pulse generator can be used to convert the sinusoidal clock into the pulses required by the RSFQ circuit, but in the RSFQ shift register, the clock and data move in opposite directions. Since the data must be synchronized with the sinusoidally clocked A/D converter, there is a data flow dependency problem with this configuration.

The flux-shuttle shift register proposed by Beha et al. [4][6] uses a three-phase sinusoidal clock (Fig. 1a, 1b). If a flux quantum is stored in the first cell, a clockwise circulating current exists through the storage inductance (L_1) and two adjacent junctions $(J_1 \text{ and } J_2)$. When the clock in the next cell (C_2) becomes active, current is coupled into J₂, exceeding its critical current and injecting flux into the two adjacent storage loops. On the left side, this injected flux quantum cancels the onc stored in L₁, and on the right side, the flux quantum is stored in L2. This effectively transfers the flux quantum from one cell to the next. The clocking scheme presented by Beha uses a clipped, nonoverlapping sinusoid. Although the circuit was simulated at 50 GHz, this type of signal is very difficult to provide externally. We have investigated the use of a low-temperature Schottky diode on-chip to clip a three-phase overlapping pure sinusoid. However, for extensive clock distribution, this circuit poses a difficult microwave transmission problem due to the high frequencies associated with a clipped sinusoid. An alternative is to use the unclipped clock directly in the shift register. Although this reduces the operating margins, the circuit still performs well.

A potential advantage of the flux shuttle is the very low power used in the serially-connected, inductivelycoupled clocking shown in Fig. 1a. This presents a problem, however, since the inductance used for coupling to the storage loop (L3) leaves less inductance available to couple to the read-out SQUID (L,). This limitation stems from the requirement that $\beta_L = 2\pi L I_0 / \Phi_0$, whe $z L = L_3 + L_p$ be on the order of 2π for correct circuit operation. The inductivelycoupled clock lines also produce undesirable oscillations in the current IL used to read out the state of the cell. Various low-inductive methods of reading out the stored state of the cell were investigated and a reverse-coupled dummy shift register was used to cancel the effect of the clock lines on the read-out SQUID. Although the oscillations were eliminated, the low-inductance read-out schemes still had insufficient coupling to achieve large operating margins.





Fig. 1. Flux-shuttle shift register with (a) a three-phase inductively-coupled clock and (b) a three-phase directly-injected clock. Read-out is done via a twojunction SQUID.

An alternative to the inductively supplied clock is to use direct injection (Fig. 1b). This circuit operates like the previous one, except that the injected clock bias current is directly injected into the junctions. This form of clocking frees all of the storage loop inductance for coupling to a read-out SQUID and greatly reduces the oscillation of the read-out control lines, thus improving the read-out margins. However, it also presents a more difficult clock distribution problem and additional power dissipation. Figure 2 shows a method of clocking this circuit which guarantees correct output for either latching or nonlatching read-out. It uses only two storage loops per bit and drives the read-out SQUID bias with one of the three phases of the clock. The second storage loop is used to couple to the read-out SQUID. This use of the clock phases maintains the correct logic value in the cell throughout the read operation (2/3 of the clock cycle), increasing the read-out portion of the clock cycle.



Fig. 2. Flux-shuttle shift register with a two-phase (C_1, C_3) directly-injected clock. Read-out is done via a two-junction SQUID biased by the C_2 clock phase.

We have simulated the flux shuttle shift register with direct injection sinusoidal clocking using JSIM [7]. These simulations indicate that the circuit will operate correctly at speeds in excess of 40 GHz, and at 20 GHz with voltage-state read-out "on the fly" using heavy resistive shunting on the read-out SQUID (Fig. 3). Although the low resistance shunt reduces the output voltage, it prevents the read-out SQUID from staying in the latched voltage state (punchthrough). Operating margins were also checked using the program PSCAN [8], which can be used to produce a two-dimensional plot of circuit performance as a function of two circuit parameters. Simulations indicated ± 50% margins on the storage loop inductance, \pm 60% margins on damping resistance, and \pm 15% margins on the clock bias. In each case, the margins are defined holding all other parameters at their midpoint values. The margins for the critical-current allowed for as much as ± 10% shifts from the design value without adjusting the clock bias. In addition to this, the circuit tolerates critical currents that differ by 30% in adjacent shift register cells.



Fig. 3. Voltage-state read-out of the flux-shuttle shift register operating at 20 GHz. The two signals are produced by shifting a single "1" value through two adjacent shift register cells.

3. Serial Decoder

We will describe a decoder scheme which is well suited for flux-based logic. As will be shown, our design can be implemented with shift registers using XOR read-out gates. Thus the serial decoder presented is only slightly more complex than a flux based shift register. This progression in circuit complexity provides a means to determine if flux-mode shift registers can function properly when integrated with other circuit elements.

The fundamental decoding elements in our design include a closed-loop shift register, an XOR gate and a latch. Figure 4 shows a block diagram of a portion of our decoder. When the first bit (least significant) of a five-bit input address to the decoder becomes valid, it is simultaneously compared (XORed) with all five cells of a shift register. If the result of a given comparison is a match, then the XOR gate generates no output and fails to set its corresponding latch. In the case of a mismatch, the XOR gate produces a "1", setting its latch. The shift register then shifts its data so the bit contained in the fifth cell is transferred to the first cell, the bit in the first cell is transferred to the second, and so forth. Again, the five XOR's are performed in parallel and each XOR cell has a chance to set its corresponding latch. We repeat this procedure five times. At this point, the shift register has returned to its initial state, and an "empty" latch represents a five bit match. A summary of the the circuit output follows:

An input address of 00001 will prevent latch #1 from becoming set.

An input address of 00010 will prevent latch #2 from becoming set.

An input address of 10000 will prevent latch #5

from becoming set.

0

1

Decoder Address Line

Û

Fig. 4. Block diagram of portion of decoder. Here we show five shift register cells with their corresponding XOR gates and latches. XOR gates receive inputs from the decoder address line and from a shift register cell.

٥

Thus, we have provided for five of the 32 possible input patterns. To generate logic for 30 of these patterns we need six shift registers, each with five XOR gates and five latches, performing the above operation. We must fill the shift registers as follows:

1st shift register - 10000
2nd shift register - 01111
3rd shift register - 11000
4th shift register - 00111
5th shift register - 11010
6th shift register - 00101

The last two of the 32 decoder cases can be covered with two additional XOR gates. Each gate has one input connected to the input address line and its other input connected to "1" or "0". Figure 5 shows a block diagram of the complete decoder. It should be noted that the number of shift registers can be reduced to three if we use inverting shift registers. This decoder has the following advantages:

- Only two lines have to be compared (fan-in = fanout = 2) independent of the number of bits in the serial decoder. This maintains logic margins even for flux-based logic where on-chip current-driving capabilities are limited.
- 2) Flux-based logic typically requires a clock for each gate (e.g. quantum flux parametron [9]). Thus, decoder designs requiring multiple levels of logic would require additional clocking to produce an output. Although our design is implemented in a single level of logic, it still uses multiple clock cycles to do the decode function. However, since this is done in parallel with the input of the serial address, additional clocking is not necessary.





Figure 6 shows one possible implementation of the shift register and XOR gate using the flux-shuttle shift register proposed earlier in this paper. The XOR gate is simply the shift register read-out SQUID with an additional control line (the decoder address line). The latch is formed by the loop containing inductor L_{latch} (see RSFQ storage loop in Fig 6.) [2]. Clocks C₁, C₂,

and C_3 are used to operate the shift register. Clock C_2 is also used to activate the XOR gate. After five clock cycles, the storage latches can be read-out via $I_{Resd-out}$, which also resets them for the next decode operation.



Fig. 6. Three phase version of flux-shuttle shift register. Here we add an additional control line to the read-out SQUID of the shift register, creating an XOR gate. An RSFQ latch is employed for read-out. I_{Read-out} is the read-out bias line. I_{Address} is the serial input address line.

4. Conclusion

We have presented simulation studies of key elements from a high performance multi-gigahertz digital signal processing system. Simulations of a flux-shuttle shift register with three-phase sinusoidal clocking show very large operating margins for shifting and read-out. The design provides for read-out "on the fly" for frequencies up to 20 GHz. A serial decoder implemented with a single comparator per decoded output and shift registers has been presented. The circuit can be implemented in either voltage or current (flux transfer) logic. The compatibility with flux transfer logic in both these circuits provides for their implementation with high-T_e superconductors.

Acknowledgements

This work was sponsored by AF Contract 19628-90-K-0037 with RADC funded by SDIO IST.

References

[1] Nandakumar V 1990 PhD dissertation University of California Berkeley

[2] Likharev K and Semenov V 1991 IEEE Applied Superconductivity 1 3

[3] Fulton T, Dynes R, and Anderson P 1973 Proc of the IEEE 61 28

[4] Beha H, Jutzi W, and Mischke G 1980 IEEE Trans Electron Devices EDL-4 1882

[5] Fang E et al 1991 IEEE Trans Mag MAG-27 2891

[6] Jutzi W et al 1983 IEEE Electron Device Lett EDL-4 49

[7] Fang E, Van Duzer T 1989 ISEC 407

[8] Odintsov A, Semenov V, and Zorin A 1987 IEEE Trans Mag MAG-23 763

[9] Goto E et al 1987 IEEE Trans Mag MAG-23 3801

COMPUTER ARCHITECTURE ISSUES IN SUPERCONDUCTIVE MICROPROCESSORS

J. Fleischman and T. Van Duzer Department of Electrical Engineering and Computer Science and the Electronics Research Laboratory University of California, Berkeley 94720

Abstract--The prospect of picosecond gate delays, combined with the peculiarities of superconductive digital circuits, pushes system architecture design for superconductive microprocessors onto new ground. Several groups have proposed possible architectures, including systems for the quantum flux parametron, for modified variable threshold circuits, and for rapid single flux quantum devices. These architectures are representative of systems that are, respectively, synchronous on the gate level, synchronous with ripple logic capability, and asynchronous, and thus span a large range of possible solutions. This paper reviews these architectures and discusses some important issues in choosing an architecture compatible with superconductive digital circuit technology.

I. INTRODUCTION

There are many types of superconductive digital logic circuits available for use in the design of high-speed microprocessors. However, this is not sufficient to create a faster computing system. In parallel to the development of the circuit technology, it is necessary for system architecture to be developed as well. In this paper, we present several computer architecture issues which have been explored for semiconductor digital circuits, and then examine how they affect microprocessors implemented in superconductor technologies.

We will first present results on instruction use in general purpose computers and some techniques used in conventional high-performance computer architectures. In Section III, we discuss synchronous and asynchronous computer architectures. Section IV describes three representative superconductor circuit technologies and the architecture proposed for each of them. Finally, we examine superconductive digital systems in Section V.

II. BACKGROUND

The optimization of digital systems generally includes cost and performance. For our purposes, we will consider cost as being the number of gates or area available for the chip. To get the maximum performance for a given cost, careful study of the tasks to be performed by the system must be done. These well known concepts form the basis for the design of RISC (Reduced Instruction Set Computer) microprocessors. This section will provide a brief overview of the techniques used to improve performance in computer architecture today. It is not intended to be complete, but rather to establish an

informed base from which we can determine appropriate forms for superconductor microprocessor architectures.

A. Instruction Use

Many studies on instruction usage have been done for general purpose computers. Table 1 shows the frequency of occurrence and time spent in execution for five classes of instructions. The statistics are from a multi-user load on a VAX 11/780 [1]. The time spent in execution depends on both the implementation and the architecture of the machine, and would be different for other computers. However, the frequencies of occurrence are representative for these types of tasks. This will be rather uniform for all computers, given the same suite of tasks. There are also specific benchmarking programs that test the performance of a variety of task; types including compilers, simulators (e.g., SPICE), and linear system solvers. Therefore, Table 1 is not complete for design purposes, but it does show the general distribution of instruction types, and is quite accurate even for very different tasks.

Table 1. Instruction type distribution

Instruction	Frequency (%)	Time (%)
Move	31.7	43
Branch	28.7	18
Simple ALU	19.8	5
Floating Point	10.9	11
Call/Return	8.9	23

The most striking feature of Table 1 is that the computer performs a move operation most of the time. In fact, complex arithmetic represents only about 11% of the instructions to be executed. Nearly 70% of the instructions depend on highspeed memory access, which, for this computer, accounts for 84% of the execution time. In addition, there are typically fewer than nine instructions between branches. Thus, memory access is the limiting element in the design of high performance computers. These findings have prompted innovative solutions in conventional computer architecture which improve performance dramatically.

B. Caching

To improve memory access time, the most communisolution is to use a cache memory [1]. A cache memory is high speed memory used to store a copy of the most frequently accessed memory locations. When a memory access is requested from a location that is cached, the data is obtained from the cache memory instead of main memory. Since cache memory is much faster than main memory, the operation does not take as long as it would have without the cache.

1

1051-8223/93\$03.00 © 1993 IEEE

This work was sponsored by the U.S. Air Force, Contract No. F19628-90-K-0037, the DoD University Research Initiative, and by Tektronix. Manuscript received August 24, 1992.

The speed improvement gained by using a cache depends on how often a memory access request is in a cached location (the hit ratio) and the access time of both the cache and main memory. The hit ratio of a cache depends on the task, the size of the cache, and the size of the main memory. The success of this technique hinges upon the fact that most memory accesses are local to a subset of the total memory.

C. Pipelining

Another popular method of improving computer performance is the use of pipelining [1]. Pipelining allows increased utilization of hardware resources by the partial execution of more than one instruction at the same time. It is like an automobile ssembly line, where each worker (hardware resource) performs a task on the car (instruction), completing only part of the total task. Then, while the car is being worked on in the next station, he starts to work on the next car, instead of waiting for the entire car assembly to be completed by all the workers before continuing. This technique can cause an increase in latency, but can provide much higher throughput (latency is the time required to execute a single instruction, while throughput is the number of instructions that can be executed in a given time period). One of the most common uses of pipelining is to fetch the next instruction from memory while executing the current one.

The degree of pipelining is determined by the increased cost of additional pipeline registers, clocking frequency, and diminishing returns due to conditional branch instructions. Conditional branches require that the operation upon which the branch depends be completed before the branch target instructions can be fetched. When these instructions are adjacent. a "bubble" is created in the pipeline until the instruction is completed and the new instruction stream can be started in the pipeline. To reduce the effect of conditional branching in pipelined architectures, various branch prediction or delayed branching techniques have been investigated [1].

D. Parallelism

Multiple execution units can also be used to improve performance. This technique uses parallelism to execute multiple instructions concurrently. The use of multiple execution units requires special care to avoid the hazards associated with more than one instruction operating on the same data. The Tomasulo algorithm and scoreboarding are two schemes that accomplish this, allowing out-of-order execution and maximum utilization of resources. Simpler schemes restrict the degree of parallelism and do not allow out-of-order execution.

All of these techniques are general and do not depend on technology. This makes them applicable for both semiconductor and superconductor microprocessors. However, the effectiveness of each scheme is technology dependent.

III. SYNCHRONOUS AND ASYNCHRONOUS ARDCHITECTURES

Although most computer designs are synchronous. Synchronous designs have been proposed and small systems

A. Synchronous Architectures

Synchronous circuits are by far the most common in digital systems. Ideally, all circuits in a synchronous design receive a common input *simultaneously*. This input signal is designated as a clock. In synchronous design rules, no circuit is allowed to change the behavior of the clock. This architecture, therefore, assumes that all inputs and outputs are stable at the appropriate times. There is no handshaking circuitry; all delays must be calculated by the designer to be less than the clock period, with allowances made for clock skew and circuit margins.

High-speed clock distribution is a critical element in synchronous circuits. Phase and frequency information must be transmitted to all the circuits in the system simultaneously. At high frequencies, the distance a signal travels in a period of the clock becomes comparable to the dimensions of the circuit $(\lambda = 7.5 \text{ mm for } f = 20 \text{ GHz})$. To meet the distribution requirements, complex clocking schemes must be devised, such as load-balanced H-trees. For high frequencies, the clock lines must be treated as transmission lines as well, creating a serious impedance matching problem, since the clock has a huge fanout. Distributing phase information is especially difficult in systems with multi-phase clocking.

B. Asynchronous Architectures

In an asynchronous circuit, a change of the inputs directly causes a change of the outputs. Thus, all combinatorial circuits are by definition asynchronous. These circuits have no *clock*; timing is provided by the logic circuits themselves through the use of handshaking signals. To maintain data integrity, the handshaking signals must guarantee that the input data are stable while being used and that the outputs remain stable until they are no longer needed. A *complete* signal can be incorporated into the handshaking signals to ensu correct operation. The *complete* signal is generated by the combinatorial logic circuits and is asserted after the output data are valid.

Complex bit-level asynchronous systems are not practical, since they would triple bus widths. For microprocessors which use 64-bit data paths and run up to 15 busses, this is not acceptable. Thus, practical complex asynchronous systems synchronize all data bits with respect to each other.

The structure of asynchronous systems can be much like synchronous ones: combinatorial logic bounded by registers. The difference is that instead of using a global external clock, the timing signals are derived from the handshaking signals in the circuits themselves. The handshaking protocol used by the interconnection blocks determines the degree of concurrency that can be accomplished. For example, a full-handshake allows both computation blocks on either side of the interconnection block to operate on different data simultaneously. A half-handshake, on the other hand, allows only every other logic block to operate on data concurrently. A combination of asynchronous circuits can be used to implement a synchronous system. All conventional computing systems use this approach. However, a synchronous system cannot be used to implement an asynchronous one, unless the clock frequency used is much higher than the speed at which the asynchronous circuit is to be operated (e.g., asynchronous data transmission between different computing systems as done via modem).

IV. THREE REPRESENTATIVE TECHNOLOGIES

A. Quantum Flux Parametron

The Quantum Flux Parametron (QFP) is a currentlatching logic that was developed by Goto *et al.* [3]. This logic family, which includes a so-called D-gate, requires an external clock, which also provides the power to the circuit. The output drive of the circuit is insufficient to drive the clock input to other similar circuits. This mandates that the clock be an externally driven input, and precludes asynchronous operation. Thus, all systems designed with this logic family must be synchronous. In addition to this, the inputs to the logic gate must be valid before the clock input. Therefore, ripple logic cannot be used, making the system synchronous at the gate level. Due to the latching nature of the logic and its clocking requirements, QFP circuits are pipelined at the gate level. A three-phase clock is necessary to guarantee forward propagation of information.

This logic family can compute only one logic level in each clock period. Thus, it requires a very high speed clock to utilize the speed of the logic: the period of the clock must be approximately equal to a single gate delay. At high frequencies, clock skew becomes a larger fraction of the clock period, forcing a reduction in clock frequency to maintain worst-case circuit margins.

Since it is pipelined at the gate level, QFP pipelines tend to be very deep, potentially reducing their effectiveness due to pipeline bubbles mentioned in Section II. To address this problem, a new computer architecture called the Cyclic Pipelined Computer (CPC) was designed [3]. This architecture is designed around a multi-tasking operating system. To avoid the data dependency problems which cause pipeline bubbles, a task switch is done at each clock period. This eliminates pipeline bubbles, except for interdependent tasks. If tasks are allowed to share memory, a technique like those mentioned for multiple execution units in Section II must be used. For a pipeline n deep, this architecture is like an n-way parallel multi-processor computing system running at 1/n the clock frequency. This architecture requires n register files and processor states to be maintained concurrently and, depending on memory access time, may still have pipeline bubbles.

B. Modified Variable Threshold Logic

Modified Variable Threshold Logic (MVTL) [4] was developed at Fujitsu Laboratories, Ltd. and is a voltagelatching logic. Like the QFP, it requires externally clocked power, and can therefore only implement synchronous systems. However, unlike the previous logic family, the inputs do not have to be stable before the clock input. Instead, they are allowed only "0" to "1" transitions after the clock has become active. This allows a conventional "dynamic-CMOS-like" design. Inversion can only take place at a clock edge, making dual-rail signals necessary for ripple logic, Since this logic family is voltage-latching with high impedance loads, RC time constants dominate and punchthrough can occur with high clock frequencies.

The similarity of MVTL to dynamic-CMOS allows the use of conventional computer architectures with minor variations. Since ripple logic is allowed, very high frequency clocks are not necessary, and in fact cannot be used because of punchthrough. This reduces the microwave power distribution problem, but also reduces the potential throughput of the system by reducing the maximum degree of pipelining.

C. Rapid Single Flux Quantum Logic

Rapid Single Flux Quantum Logic (RSFQ) developed by Likharev *et al.* [5] is a pulse-based logic. Timing signals are used to create a timing window in which the the arrival of a flux quantum Φ_0 is interpreted as a logic "1", and no arrival as a "0". All external biases are dc. Timing signals are also single flux quanta. allowing the circuits to drive their own clocks. This allows RSFQ circuits to implement both synchronous and asynchronous systems.

Signal propagation is accomplished through biased Josephson transmission lines (JTL) and by microstrip superconducting transmission lines. JTL's provide isolation and amplification, but require more area and power. Microstrip transmission lines have high impedance compared to a Josephson junction, and pose a termination problem. Since the signals of interest are picosecond pulses of only about 10^{-18} J, maximum energy transfer is crucial for large margins, and reflections both reduce the transferred energy and, without an isolation buffer, can cause errors in the driving circuit. Also, transmission lines with sharp corners can act as radiating antennas, potentially losing the picosecond pulse signal entirely, and causing severe cross-talk.

The proposed RSFQ handshake circuit does not depend on the data being transferred, and does not produce a complet signal. Therefore, although the protocol is time-independent, its implementation is not hazard-free: the input data may not be valid when the timing pulse arrives at the next logic block. Therefore, while the timing windows proposed in RSFQ may be sufficient for some forms of asynchronous circuits, they do not guarantee correct operation.

A more robust implementation is necessary for a general interconnection circuit. The key is to provide a *complete*, signal. This may be accomplished by redefining the "0" value. One solution is to use a data encoding scheme, wherein the logic levels "0" and "1" are encoded onto two separate lines. Dual-rail logic is sufficient for this purpose. This encoding can also represent the timing signal *request* by a simple OR of the two data signals. The OR gate can be implemented with a simple confluence buffer in RSFQ, since it does not require additional timing signals. In the case where there are many data lines in a bus, inverters can be used to create both polarities of the output for generation of the complete signal, while only one polarity of the data is actually transmitted to reduce the number of interconnections.

V. SUPERCONDUCTIVE DIGITAL SYSTEMS

General purpose computers depend heavily on random access memory (RAM), as shown in the instruction usage studies. A fast cache memory must be available for data, instructicns, and some branch prediction algorithms. High speed memory is also necessary for register files, often containing up to 32 integer registers of 32 bits each in addition to 16 floating point registers of 64 bits each.

Superconductive memories have typically been inadequate to the demands of general purpose computing. However, the proposed Josephson junction/CMOS hybrid memories are promising for a high-speed low-power large main RAM. It is likely, however, that faster caches will still be necessary to provide the required memory performance and fully utilize a superconducting central processing unit in a computer system.

Hybrid architectures can also be used. The system may be synchronous at the highest levels, but include asynchronous blocks of logic to improve performance of certain operations.

Digital signal processing (DSP) covers a wide range of digital systems. DSP can require flow control, arithmetic, memory, and programmability. Thus, it has all the components of a general purpose computer. In fact, many DSP algorithms are run on general purpose computers. However, DSP can also be done on data-flow architectures and systolic arrays, providing a full range of architectures from the most programmable (general purpose computers) to fixed data flow.

DSP microprocessors usually operate on data streams. Thus, RAM can be replaced with a more dedicated memory structure, such as a shift register. Memory in DSP can also often be traded off with I/O bandwidth. This makes DSP systems attractive for implementation in superconductive electronics, which has poor memory capability.

Most current DSP architectures support multiply/accumulate operations, although multiply/(max, min) operations are useful as well. Applications where the multiply/accumulate operation is used are convolution and finite impulse response (FIR) and infinite impulse response (IIR) digital filtering. The algorithms can be adjusted to place the delays used in the convolution sum in different parts of the hardware. Thus, the algorithms can be tailored to fit the superconductor technology.

VI. SUMMARY

We have presented a brief overview of computer architecture issues and considered three different superconducting technologies and the computer architectures which are suitable to each.

The QFP logic family requires a very high-speed external clock, and must be synchronous. The system is also pipelined at the gate level. The deep pipeline and high clock speed necessary make full utilization of this logic family difficult for most digital systems. However, the QFP is a very sensitive comparator, and may play an important role in a hybrid system.

MVTL is a mature logic family with large margins, but requires a synchronous system. Since very high-speed synchronous systems are limited by clock distribution, the additional constraint imposed by punchthrough for MVTL may not be the deciding factor in clock speed determination. Ripple logic capability allows minimum latency regardless of the clock frequency. While MVTL will be limited in the depth of its pipeline (as will all clock-skew-limited synchronous systems), for general purpose computing, this will not be a major issue due to the diminishing returns associated with deeper pipelines.

Asynchronous computer architecture has the most potential for high performance. When clock distribution makes high-speed synchronous systems impossible, an asynchronous solution is the logical choice. RSFQ logic is compatible with both synchronous and asynchronous architectures, but more suited to the latter. Asynchronous circuits implemented in RSFQ logic have potentially very high throughput. When designing asynchronous systems in RSFQ, care must be taken with handshaking signals and pulse transmission.

General purpose computing is unlikely in the near future for systems composed entirely of superconductive components due to RAM and cache requirements. Hybrid technologies of Josephson junctions and CMOS may alleviate some of the memory problems.

In digital signal processing, random access memory can be replaced by more dedicated memory structures. In addition, a data flow architecture with high levels of pipelining can be selected to maximize throughput. With these choices, DSP is the most likely prospect for implementation with superconducting digital electronics.

ACKNOWLEDGEMENTS

This paper includes the authors' interpretation of some of the conclusions reached at the Workshop on Architectures for Josephson Signal Processors and Computers held at the University of California at Berkeley on July 29, 1992.

REFERENCES

- D. Patterson and J. Hennessy, Computer Architecture: A Quantitative Approach, San Mateo: Morgan Kaufman Publishers, 1990.
- [2] T. Meng, "Asynchronous Design for Digital Signal Processing Architectures," University of California, Berkeley, CA. Ph.D. dissertation, 1988.
- [3] E. Goto, Y. Wada, and K. Loe, Advances in Quantum Flux Parametron Computer Design, New Jersey: World Scientific, 1992.
- [4] N. Fujimaki, S. Kotani, T. Imamura and S. Hasuo, "Josephson Modified Variable Threshold Logic Gates for Use in Ultra High-Speed LSI," IEEE Trans. Electron Devices, vol. ED-36, pp. 433-446, Feb. 1989.
- [5] K. K. Likharev and V. K. Semenov, "RSFQ Logic/Memory Family: A New Josephson-Junction Technology for Sub-Terahertz-Clock-Frequency Digital Systems," IEEE Trans. Appl. Superconductivity, vol. 1, pp. 1-28, March 1991.

An Efficient Method for Finding dc Solutions for Josephson Circuits

Emerson S. Fang and Theodore Van Duzer, Fellow, IEEE

Abstract-A dc solution program is very useful for finding operating points and dc transfer characteristic curves of Josephson circuits in the superconducting state. In this paper, we will discuss the formulation of Josephson circuit equations in the dc state and propose a mixed-mode approach that combines the nonlinear solution method of source-stepping and time-domain method of numerical integration. Josephson circuit equations are often multivalued, which implies the existence of multiple solutions. When the paths taken by the independent sources are specified, only one of the many possible solutions can be physical. The mixed-mode algorithm follows the paths of the independent sources, detects ill-conditioned points, and converges to stable points on the characteristic curves of the simulated circuit. The algorithm has been implemented, and case studies are presented. The method and techniques presented are suitable for implementing dc analysis options in a general circuit simulator.

I. INTRODUCTION

C ANALYSIS is an integral part of circuit simulation. D'Although any dc analysis problem can be treated as a single or multiple transient problem, the cost can be very high. For this reason, computer-aided design (CAD) programs, like the SPICE program [1], have dc analysis options such as dc operating point and dc transfer curve as essential features. The work presented in this article is a continuation of the effort on the Josephson circuit simulator (JSIM) [2]. The goal of JSIM is efficient and fast circuit simulation for Josephson circuit applications, especially for large circuits. JSIM has achieved an order of magnitude speed improvement over JSPICE2 [3] in simulation of medium-sized circuits. All existing Josephson circuit simulators, including JSIM, can only simulate transient circuit behavior; dc analysis is not an allowable option in these programs. The SPICE program is often the basic platform for Josephson circuit simulation programs [3]-[5], but unfortunately the dc analysis methods in SPICE cannot be adapted to Josephson circuits.

SPICE uses the Newton-Raphson iteration method to solve systems of nonlinear equations. Every iteration method requires an initial guess of the solution to start the iteration process. The guessed solution has to be close enough to the true solution for the iteration to converge. In semiconductor circuits, the main nonlinearity is the exponential relation of voltage to current. A typical example is the diode equation in

The authors are with the Department of Electrical Engineering and Computer Sciences, University of California, Berkeley, CA 94720. IEEE Log Number 9101547. which the diode current is an exponential function of voltage. The main difficulty encountered in solving equations of exponential functions is numerical overflow. Two methods, limiting and source stepping, have been used to overcome this problem. The simple limiting method used in SPICE restricts the voltage change across a diode-like device from one iteration to the next. The source-stepping method [6] is a more general approach to finding a starting point but has a greater computational cost than the limiting method.

In the source-stepping method, we want to find the unknown vector x such that the function F(x) = y is satisfied. The variable y is the source vector, the value of which is known. We can parametrize x and y by letting y = y(s), then x = x(s). We then discretize s and solve for x at each discrete point using an iteration method such as the Newton method. The initial guess of x can be extrapolated from previous points; the simplest extrapolation would be using the value of x at the last point. This parametrization permits solution of path-dependent problems, that is, the solution is dependent on the path taken by the source vector.

In Josephson superconductive circuits, the nonlinearity is nearly sinusoidal. The circuit equations are often multivalued, and therefore, the solution is path dependent. The source-stepping method is a natural approach but is not fail-safe. As pointed out above, the convergence of an iteration method depends on the difference between the initial guess and the true solution. Using the source-stepping method, the initial guess can be arbitrarily close to the true solution by using an arbitrarily small grid in s, provided that the solution vector x with respect to the source vector y is continuous. In equations involving sinusoidal functions, this continuity requirement is often not satisfied, and source stepping may not give the correct solution beyond the discontinuity or ill-conditioned point. In addition, the source vector may enter a region where no dc solution exists (referred to as the voltage state in Josephson circuits); a dc solution method must be able to detect the crossing of such a boundary. In this paper, we discuss the Josephson circuit equation formulation for dc solutions, and present an efficient method for dc analysis, namely dc operating point and dc transfer curve calculations. Also, techniques will be presented to treat ill-conditioned points, and to detect the crossing into the voltage state.

II. THE SQUID THRESHOLD PROBLEM AND GENERAL dc Analysis

The majority of the works on dc analysis of Josephson circuits have concentrated on finding threshold curves of multi-junction superconductive quantum interference devices

Manuscript received February 5, 1991; revised April 18, 1991. This work was supported by AF Contract 19628-90-K-0037 with RADC funded by SDIO IST.

(SOUID's). The threshold curve is the locus of ill-conditioned points and voltage-state boundary points, which are extremum points. The ill-conditioned points are local maxima, and voltage-state boundary points are global maxima. Circuit equations are based on the Kirkchoff current law (KCL), and constraint equations are derived to determine the extremum points. Tsang and Van Duzer [7], Landman [8], and Peterson and Hamilton [9] use the Lagrangian multiplier method for determining the extremum points, while Schulz-DuBois and Wolf [10] uses the Gibbs free energy. To find the threshold curve, Tsang and Van Duzer, as well as Peterson and Hamilton, search in phase space to find solutions. Landman and Schulz-DuBois employ curve tracing techniques by first finding a starting point on one lobe of the threshold curve and then tracing out the rest of the lobe. The curvetracing techniques is very similar to the source-stepping method; they are both based on the mathematical technique of parametrization and differentiation of a smooth continuous function. The starting points are found by searching in phase space and using prior knowledge of the SQUID under calculation.

The topic of SQUID behavior is important in Josephson circuits. The work mentioned above has provided adequate ways to understand multi-junction SQUID behavior. The SQUID threshold curve problem is not the primary concern of this paper. Determination of dc operating points and dc transfer curves requires us to calculate the values of branch currents and junction phases with a given set of source vectors for the circuit under simulation, which may be very large. This is a different problem from determination of SQUID thresholds. Furthermore, the techniques of searching in phase space for possible solutions cannot be applied to large circuits, because the computational cost typically increases exponentially with the dimension of the space to be searched, which is proportional to the number of junctions.

The dc state of a Josephson circuit is completely determined if all circuit branch currents and junction phases are known; therefore, a dc solution method for Josephson circuits must be able to solve the problems of ill-conditioned points and crossing into the voltage state. The method we present here can be adapted to find SQUID or other SQUIDlike device threshold curves. A brief discussion on the adaptation will be given.

III. JOSEPH DEVICES IN THE DC STATE

The Josephson junction is modeled by the Josephson element in parallel with a capacitor and a nonlinear resistor as shown in Fig. 1. The Josephson element is described by the Josephson equations.

$$I = I_c \sin \phi \tag{3.1}$$

$$\frac{d\phi}{dt} = \frac{2\pi}{\Phi_0} V \tag{3.2}$$

where ϕ is the element's phase, and $\Phi_0 = 2.07 \times 10^{-15}$ Wb is called the flux quantum. The quasi-static I-V curve of a typical tunnel junction is shown in Fig. 2. When the critical current I_c of a junction is exceeded, the voltage across the







Fig. 2. Quasi-static I-V curve of a Josephson junction, with a load line.

junction becomes nonzero; the time-average voltage is the intersection point of the load line with the I-V curve. When the junction is in the voltage state, there is no dc solution since the variables are oscillating. However, there can be a dc zero-voltage state solution if the supply current is less than the junction critical current. Furthermore, if the junction is shunted with an inductor to form a one-junction SQUID, the *steady-state* voltage across the junctions always will be zero. In dc analysis, the junction capacitance and nonlinear resistance are not included, since they affect only transient behavior.

IV. EQUATION FORMULATION USING NODAL ANALYSIS METHOD

In Josephson technology, there is a class of zero-voltage state logic circuits that consist solely of junctions and inductors. Knowing the dc operating point and dc transfer curve of such a circuit is essential in the design process. If we use nodal analysis and write down KCL equations at each note, we get, in general, a system of nonlinear equations of the form

$$F(x) = y \tag{4.1}$$

where $x = [\cdots x_i, \cdots]^T$ and $y = [\cdots y_i, \cdots]^T$. The variable x_i is the unknown variable at node *i*, and y_i is the source variable at node *i*. In order to use the Newton method to find the solution, (4.1) must be linearized to

$$J(x^{k})x^{k+1} = y - F(x^{k}) + J(x^{k})x^{k}$$
(4.2)

128

where x^k is the value of x at the kth iteration step, and $J(x^k)$, where $J_{ij} = \partial F_i / \partial x_j$, is the Jacobian of F evaluated at the kth step. To find x^{k+1} , we only need to solve a system of simultaneous equations of the form

$$Ax^{k+1} = b \tag{4.3}$$

with $A = J(x^k)$ and $b = y - F(x^k) + J(x^k)x^k$.

For our equation formulation, we assume there are only four types of devices, junctions, inductors (coupled or uncoupled), independent current sources, and flux-controlled current sources. If we let e_i be the node voltage referenced to ground at node *i* and define $x_i = \int e_i dt / \Phi_0$, which makes x_i a normalized flux variable, we can write down the entries to (4.1) and (4.3) by inspection using the nodal analysis templates given in the Appendix as a reference. The inspection method is identical to that discussed in standard CAD textbooks (see, for example, Chua and Lin [11]), with resistors replaced by inductors and voltage replaced by normalized flux. Since there are no mutually coupled resistors, the case of mutually coupled inductors must be treated here.

Shown in Fig. 3(a) is a pair of mutually coupled inductors with primary inductance L_{ρ} , secondary inductance L_{s} , and mutual inductance M. The relation between flux and current is given by

$$\Phi_0 \,\delta x_p = L_p i_p + M i_s \tag{4.4}$$

$$\Phi_0 \,\delta x_s = M i_p + L_s i_s. \tag{4.5}$$

To write the current variables in terms of the flux variables, (4.4) and (4.5) must be inverted. This is not easy if we want to be able to write down the KCL equations by inspection, especially if the mutual coupling involves more than two inductors. Furthermore, for an ideally coupled pair (i.e., $L_pL_s = M^2$), the relation is singular and not invertible. Instead, the coupled pair is replaced by an equivalent two-port network of uncoupled inductors and flux-controlled current sources, as shown in Fig. 3(b). Derivation of the parameter values is straightforward, and they are given by

$$L_{pa} = \frac{L_p}{1+\alpha_1}, \quad L_{pb} = \frac{\alpha_1 L_p}{1+\alpha_1}$$
$$G = \frac{(1+\alpha_1)(1+\alpha_2)}{\alpha_1 \alpha_2} \frac{M}{L_p L_s} \Phi_0$$
$$L_{sa} = \frac{L_s}{1+\alpha_2}, \quad L_{sb} = \frac{\alpha_2 L_s}{1+\alpha_2}.$$

The values of α_1 and α_2 can be chosen arbitrarily; the simplest choice is $\alpha_1 = \alpha_2 = 1$. Now the templates for the uncoupled inductor and flux-controlled current source can be used to write down entries to the KCL equations. The extension to coupled triplets can be done easily.

V. THE ONE-JUNCTION SQUID PROBLEM

The circuit shown in Fig. 4 is a one-junction SQUID. Using the formulation described earlier, the nodal equation can be written as

$$I_c \sin 2\pi x_1 + \frac{\Phi_0}{L} x_1 = I_s.$$
 (5.1)



Fig. 3. (a) A mutually coupled pair. (b) An equivalent two-port representation.



Fig. 4. The one-junction SQUID circuit.

Fig. 5 is a plot of the one-junction SQUID characteristic curve with $I_c L/\Phi_0 = 1$. Starting at the origin O, we raise I_s past I_A to I_0 ; the correct operating point should be S_1 , even though points S_2 and S_3 also satisfy (5.1). The point S_2 is not a possible operating point because it is on the unstable CD section of the characteristic curve. To get to S_3 , I_s must be raised past C and then lowered back to I_0 . If the source-stepping method is used in conjunction with Newton iteration, we can expect to encounter two difficulties. The first one is nonconvergence; that is, the stepping cannot pass point A, and one possible scenario is illustrated in Fig. 6, which shows a sequence of iterations. Point a on the curve is the initial guess, the iterated solution lands on point d after three iterations. The iterations oscillate around the hump. The iterated solution cannot pass much beyond the hump if the iteration is carried on further, while the true solution lies far away. The second problem is convergence to a wrong solution. The slope of the tangent line near A in Fig. 5 is almost horizontal, so the intercept of the tangent with the $I_s = I_0$ line can occur at almost any place along the line regardless of the distance between I_0 and I_A . If the method does converge to a solution, it could be any one of the three points. This is a worse problem than nonconvergence because, with the source-stepping method, we cannot easily distinguish the correct solution from incorrect ones. The



Fig. 5. Characteristic curve of a one-junction SQUID, where $I_L = \Phi_0 x_1/L$.



Fig. 6. Possible steps of a nonconvergent Newton iteration.

discontinuity in x_1 with respect to I_s causes the first problem, and the multivalued nature of the sinusoidal function causes the second one.

These problems can be avoided by introducing a resistor R between node 1 and ground. As soon as I_s exceeds I_A , the operating point jumps to the BC section of the curve in Fig. 5. Since x_1 is directly proportional to the current in the inductor, and current in an inductor cannot change instantaneously, the dynamics during the transition period should be described by:

$$I_c \sin 2\pi x_1 + \frac{\Phi_0}{L} x_1 + \frac{\Phi_0}{R} \dot{x}_1 = I_s \qquad (5.2)$$

where, by definition, $\dot{x}_1 = e_1/\Phi_0$, and e_1 is the voltage at node 1. Now numerical integration can be used to solve the problem; the dc solution for x_1 is reached when \dot{x}_1 approaches zero. The waveform of \dot{x}_1 is a pulse, which initially rises and then decays to zero. Since the absolute time dependence of x_1 is of little concern, the value of R can be chosen arbitrarily. The effective incremental inductance seen by the resistor R can be derived by taking the derivative of (5.1) with respect to time, and is found to be $\Phi_0/(2\pi I_c \cos 2\pi x_1 + \Phi_0/L)$. The freedom to set R gives us some control over effective time constant, which we will use to our advantage later.

VI. THE PSEUDO-TIME-DOMAIN METHOD

We observe from the one-junction SQUID example that traversing past an ill-conditioned point requires a pseudotime-domain analysis. We call it a pseudo-time-domain method because the relation of flux and phase to time is irrelevant. The method can be extended to the general case of (5.1) by introducing a resistor to ground at every node. The general KCL equation becomes

$$F(x(t)) + G\frac{dx}{dt} = y(t)$$
(6.1)

where G is a normalized diagonal conductance matrix, diag (G) = [$\cdots \Phi_0/R_i, \cdots$] and R_i is the resistance from node *i* to ground. Any A-stable numerical integration method, such as backward Euler or trapezoidal method, can be used to solve the equation. Assuming the backward Euler method is used, (6.1) at time step n + 1 with a time increment of h_{n+1} becomes

$$F(x[n+1]) + G\frac{x[n+1] - x[n]}{h_{n+1}} = y[n+1]. \quad (6.2)$$

The effective incremental time constants of (6.1) are the eigenvalues of the matrix $GJ^{-1}(x)$, which are time varying. The differential equation is, in general, stiff, and therefore, an implicit integration method, such as the Backward Euler, is required [12]. The dc solution is assumed to have been reached when the \dot{x} is less than some predefined small value.

The IBM ASTAP program [13] also uses a time-domain approach, called pseudo-dc scheme, for dc analysis of semiconductor circuits. To find the dc solution, ASTAP inserts an inductor in series with every voltage source and a capacitor in parallel with every current source, and a transient analysis is performed similar to that described above. It is called a pseudo-dc method because the numerical integration error is not controlled and the time-step is taken as large as possible, consistent with the convergence of the Newton iteration. Convergence to a dc solution is guaranteed if the integration method is stable.

One difference between our time-domain method and that of ASTAP is that the matrix G, representing the additional circuit elements introduced, is always diagonal. This will neither increase the size of nor significantly decrease the sparsity of the matrix A, where $A = J + G/h_{n+1}$ and J is the Jacobian of F. Rather, A can be made diagonally dominant and hence improve numerical stability when solving Ax = b. Another difference is that the integration error has to be controlled to a certain degree in our situation because, while the ASTAP pseudo-dc method guarantees convergence to a solution, it may not be the correct solution. In the case of the one-junction SQUID example discussed above, there are three possible solutions. Only one of them is the correct one, whereas any one of the three may be reached using the pseudo-dc scheme. In transient and frequency analysis, this is commonly referred to as numerical aliasing. In the transient simulator JSIM [2], this problem was solved by limiting the phase change of each Josephson junction from one step to the next. For a junction between node i + andi -, the phase is simply given by $\phi_i = 2\pi[x_{i+} - x_{i-}]$, so if $\phi_i[n + 1] - \phi_i[n]$ is more than π , the transient time step size has to be reduced. The computational cost of the pseudo-time-domain method is, in general, higher than for the source-stepping technique. If this method were used to find N points on a dc transfer curve, N transient analyses must be performed, and the cost may be very high for large N.

VII. THE MIXED-MODE METHOD

We describe here a cost-minimizing procedure that combines the source-stepping and transient analysis methods. It was observed above that the source-stepping method works well provided that the solution x is a continuous function of the source y. There is no reason to use a transient analysis except near an ill-conditioned point. The mixed-mode method uses source-stepping until a possibly ill-conditioned point is detected; then a transient analysis is performed by adding resistance to ground at each node. Upon completion of the time-domain calculation, the program reverts back to source stepping until the possibly ill-conditioned point is detected. Suppose after j steps of the source stepping process, we get $x = x^{j}$ for $y = y^{j}$. At the (j + 1)th step, (4.1) is solved by iteration using (4.2); both are restated here for convenience:

$$F(x^{j+1}) = y^{j+1}$$
(7.1)

$$J(x^{j+1,k})x^{j+1,k-1} = y^{j+1} - F(x^{j+1,k}) + J(x^{j+1,k})x^{j+1,k}.$$
 (7.2)

During the iteration process, we may find either of two occurrences that indicate possibly ill-conditioned points. In one case, after solving (6.2) some prescribed number of times, the iteration process still cannot be terminated. This would indicate possible nonconvergence, which usually occurs near ill-conditioned points. Another case is where $|x^{j+1,k+1} - x^{j+1,k}|$, which is the change from one iteration step to the next, is large. When either situation exists, we switch to solving

$$F(x^{j+1}(t)) + G\dot{x}^{j+1}(t) = y^{j+1}$$
(7.3)

with initial condition $x^{j+1}(0) = x^{j}$; hence $\dot{x}^{j+1}(0) = G^{-1}[y^{j+1} - y^{j}]$. Assuming that Backward Euler integration and Newton iteration are used to solve (7.3), we get

 $Ax^{j+1, k+1}[n+1] = b$ (7.4)

$$A = J(x^{j+1,k}[n+1]) + \frac{1}{h_{n+1}}G$$

$$b = y^{j+1} + \frac{1}{h_{n+1}}Gx^{j+1}[n] - F(x^{j+1,k}[n+1])$$

$$+ J(x^{j+1,k}[n+1])x^{j+1,k}$$

where

and $x[n] = x(t_n)$. If we pick h_{n+1} small enough, the matrix

A is guaranteed to be nonsingular, and can even be diagonal dominant. The transient analysis is stopped when \dot{x}^{j+1} has decayed to less than ϵ , where $|y^{j+1} - G\epsilon|$ is within the error tolerance.

VIII. Accelerating the Decay of \dot{x}

It has been shown that the source-stepping method may fail at points where the solution x is discontinuous with respect to the source y. The mixed-mode method then uses a timedomain calculation to side-step the ill-conditioned point. It may take many time steps for the transient signals to decay to within error tolerance if the circuit's time constants cover a wide range of values. The time constants are determined by $L_i(t)/R_i$ where L_i is the effective incremental inductance seen by the damping resistor R_i introduced at node *i*. Since we have the freedom to choose R_i , we can make R_i time varying, so that $|L_i(t)|/R_i(t)$ is the same at each node. The absolute sign is needed, because the effective incremental inductance can be negative with active devices in the circuit. It is nontrivial to find $L_i(t)$, but an estimation can be made with minimum additional cost in computation.

We can use a simple model of the decay processes for node i at time t_0

$$g_i(t_0)\dot{x}_i(t_0) = f(x_i(t_0)) \tag{8.1}$$

where $g_i = \Phi_0/R_i$. The model assumes that the damping conductance g_i sees a dynamic inductance, which is a good approximation for a Josephson circuit. It is an approximation because the damping conductances at other nodes are neglected. Keeping g_i constant from $t = t_0$ to $t = t_0 + \Delta t$, we have

$$g_i(t_0)\dot{x}_i(t_0 + \Delta t) = f(x_i(t_0 + \Delta t)). \quad (8.2)$$

Subtracting (8.1) from (8.2),

$$g_{i}(t_{0})[\dot{x}_{i}(t_{0} + \Delta t) - \dot{x}_{i}(t_{0})]$$

$$\approx \frac{df}{dx}(x_{i}(t_{0}))[x_{i}(t_{0} + \Delta t) - x_{i}(t_{0})]. \quad (8.3)$$

Replacing t_0 with t_n and $t_0 + \Delta t$ with t_{n+1} , then the incremental inductance seen at node *i* during this period can be estimated by

$$\frac{\Phi_0}{L_i[n+1]} \approx \frac{df}{dx}(x_i(t_0)) \approx g_i[n] \frac{\dot{x}_i[n+1] - \dot{x}_i[n]}{x_i[n+1] - x_i[n]}.$$
(8.4)

The estimated time constant on the interval t_n to t_{n+1} is $\tau_i[n+1]$, where

$$\tau_i[n+1] = g_i[n] L_i[n+1] / \Phi_0.$$
 (8.5)

To get an effective desired time constant of τ_d , we simply set $g_i[n + 1] = \Phi_0 \tau_d / |L_i[n + 1]|$, and the new g_i is used for the calculation of $x_i[n + 2]$. Equation (7.4) is then modified by replacing G with G[n]. The additional arithmetic operations are insignificant compared to the number of operations required to solve (7.4).

IX. DETECTION OF DEVIATION FROM ZERO-VOLTAGE STATE

A criterion is needed to indicate when a computation is leaving the regime of source values for which dc solutions exist. A simple case is when a single junction is driven by a current exceeding the critical current I_c ; there cannot be a dc solution. Therefore, the Newton iteration in source stepping, after the source has been stepped above I_c , will not converge, and the transient mode is entered. The criterion used in this procedure is to monitor the variable \dot{x} . If it does not converge to less than a preselected value ϵ within some multiple N of the largest of the average time constants of the circuit, it is assumed that source vector y has left the regime of dc solutions. Thus in the transient mode, we can keep track of the average time constant $\bar{\tau}_i = \left[\sum_n \tau_i[n]h_n\right]/T$ and let $\bar{\tau}_{max} = \max_{all i} (\bar{\tau}_i)$. When the integration time exceeds $N\bar{\tau}_{max}$, if \dot{x} is still much more than ϵ , we conclude that the circuit is in voltage state. The constant N is picked on the basis of the desired resolution.

X. ADAPTING TO THRESHOLD CURVE CALCULATION

As described at the beginning, the threshold curve is the locus of ill-conditioned points and voltage-state boundary points, representing local and global maximum points, respectively. Ill-conditioned and voltage-state boundary points are detected when the source-stepping cannot proceed further. An adaptive technique of picking source step-sizes should be used; the increment and decrement steps taken by the sources should be reduced when a possible ill-conditioned point is approached. The accuracy of the calculation will be determined by the smallest source step, which should be set by the user. The sources should be stepped in a systematic way to stay near the threshold for efficient tracing of the threshold curve. The mixed-mode method has an advantage over the Schulz-DuBois continuation method [10] in that it can cross ill-conditioned points. This allows the operating point to move from one threshold lobe to a neighboring lobe, and makes a systematic search for all lobes much easier. A difficulty in applying the threshold calculation technique to a large circuit is the determination of when and if the entire threshold curve is found, but this is true for all threshold-curve calculation methods.

XI. CASE STUDIES

. The mixed-mode method with adaptive resistive damping has been implemented. We present two simple cases here, so that the reader can easily implement the methods discussed and verify the result. The first case is the one-junction SQUID circuit discussed in previous sections, the computer calculation of its characteristic curve is shown in Fig. 7. The curve is traced out with the source first raised from 0 to 1.5 mA, then lowered past 0 to -0.4 mA, and finally brought back to zero. The computer calculated curve matches the characteristic curve shown in Fig. 5 without the unstable part A-B. For the one-junction SQUID, the unstable part, which has a negative slope, can be determined by inspection of the curve, but this is not true for many other cases, one of which



Fig. 7. The one-junction SQUID characteristic curve with $J_c = 1$ mA and $L \approx 2.07$ pH.

is presented next. The quantum flux parametron (QFP) circuit proposed by Harada *et al.* [14] is shown in Fig. 8. Half of a full period of the characteristic curve of this QFP, calculated using our method, is shown in Fig. 9. The other half of the period is just a symmetric reflection about $I_e =$ 0.57 mA of the one shown. The isolated part of the characteristic curve shown in [14] is of elliptical shape, and analysic can be done to show that the top half of the ellipse belongs to the unstable part of the characteristic curve. Our mixed-mode method finds only the stable solutions, which are the physically possible dc operating points.

XII. SUMMARY

We have discussed a formulation for obtaining dc solutions of Josephson circuits. An efficient method using the combination of source stepping and transient calculation with resistive damping is presented. Adaptive resistive damping is used to equalize the time constant at each node and reduce the computation cost. The calculation of time constants also provides a way to differentiate between the zero and nonzero voltage states. An adaptation of the method to SQUID threshold curve calculation is also discussed. The techniques are suitable and presented in sufficient detail, so that a reader may implement it as part of a general simulation program such as JSIM or SPICE.

APPENDIX DEVICE TEMPLATES

In our formulation, current is always assumed to flow from the positive node to the negative node, and the direction of leaving a node is considered the positive current direction for that node.

Template for Uncoupled Inductor: For an uncoupled inductor with inductance L between node i + and node i -, the contribution of current at the two nodes are given by

left side
$$\begin{bmatrix} \Phi_0/L & -\Phi_0/L \\ -\Phi_0/L & \Phi_0/L \end{bmatrix} \begin{bmatrix} x_{i+} \\ x_{i-} \end{bmatrix}.$$

IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, VOL. 1, NO. 3, SEPTEMBER 1991







Fig. 9. The QFP characteristic curve with $I_i = 20 \ \mu A$.

Template for Independent Current Source: For an independent current source with value I_x between node i + and *i* - :

left side
$$\begin{bmatrix} 0 & 0 \\ 0 & 0 \end{bmatrix} \begin{bmatrix} x_{i+} \\ x_{i-} \end{bmatrix}$$
 right side $\begin{bmatrix} -I_s \\ I_s \end{bmatrix}$.

Template for Flux-Controlled Current Source: For a flux-controlled current source with control nodes at ic + and ic -, controlled source between node i + and i -, and a flux transconductance G:

left side
$$\begin{bmatrix} 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 \\ G & -G & 0 & 0 \\ -G & G & 0 & 0 \end{bmatrix} \begin{bmatrix} x_{ic+} \\ x_{ic-} \\ x_{i+} \\ x_{i-} \end{bmatrix}$$

Template for Josephson Junction: For a Josephson junction between nodes $i + and i - with critical current I_c$:

left side
$$\begin{bmatrix} I_c \sin 2\pi \delta x_i \\ -I_c \sin 2\pi \delta x_i \end{bmatrix}$$



where the definition $\delta x_i = x_{i+} - x_{i-}$ has been used. The template for the linearized equation in the form of $Ax^{k+1} =$ b is:

left side
$$\begin{bmatrix} 2\pi I_c \cos 2\pi \delta x_i^k & 2\pi I_c \cos 2\pi \delta x_i^k \\ -2\pi I_c \cos 2\pi \delta x_i^k & -2\pi I_c \cos 2\pi \delta x_i^k \end{bmatrix} \begin{bmatrix} x_{i+1}^{k+1} \\ x_{i-1}^{k+1} \end{bmatrix}$$
right side
$$\begin{bmatrix} -I_c \sin 2\pi \delta x_i^k + 2\pi \delta x_i^k I_c \cos 2\pi \delta x_i^k \\ I_c \sin 2\pi \delta x_i^k - 2\pi \delta x_i^k I_c \cos 2\pi \delta x_i^k \end{bmatrix}.$$

Example: Using the templates, we can write down the KCL equations for the circuit shown in Fig. 10 by inspection. At node 1:

$$\frac{\Phi_0}{L}(x_1 - x_2) + I_{c1}\sin 2\pi x_1 = -I_s.$$

At node 2:

$$\frac{\Phi_0}{L}(x_2 - x_1) + I_{c2}\sin 2\pi x_2 = 0.$$

The entries to matrices A and b of (4.3) are

$$\mathbf{4} = \begin{bmatrix} \Phi_0 / L + 2\pi I_{c1} \cos 2\pi x_1^k & -\Phi_0 / L \\ -\Phi_0 / L & \Phi_0 / L + 2\pi I_{c2} \cos 2\pi x_2^k \end{bmatrix}$$

and

$$b = \begin{bmatrix} -I_s - I_{c1} \sin 2\pi x_1^k + 2\pi I_{c1} x_1^k \cos 2\pi x_1^k \\ -I_{c2} \sin 2\pi x_2^k + 2\pi I_{c2} x_2^k \cos 2\pi x_1^k \end{bmatrix}.$$

References

- [1] L. Nagel, "A computer program to simulate semiconductor circuits," Memo ERL-MS20, ERL, Univ. California, Berkeley, May 1975.
- [2] E. S. Fang and T. Van Duzer, "A Josephson integrated circuit simulator (ISIM) for superconductive electronics application," in Extended Abstracts of Int. Superconductivity Electronics Conf., pp. 407-410, June 1989
- [3] R. E. Jewett, "Josephson Junction in SPICE 2GS," Electronics Research Laboratory internal rep., Univ. California, Berkeley, Dec.
- [4] S. Whitely, "Josephson Junction in SPICE3," IEEE Trens. Mag-
- netics, vol. 27, pp. 2902-2905, Mar. 1991. [5] J. G. Rollins, "Simulator for superconducting circuits," IEEE Trans.
- [3] J. G. Kollins, "Simulator for superconducting circuits," *IEEE Trans. Computer-Aided Design*, vol. 10, pp. 245-251, Feb. 1991.
 [6] D. F. Davidenko, "On a new method of sumerical solution of systems of nonlinear equations," *Dokl. Akad. Neuk* SSSR, vol. 88, pp. 601-602, 1953.
 [7] W. T. Tsang and T. Van Duzer, "DC analysis of parallel arrays of

4573-4580, Oct. 1975.

- [8] R. L. Peterson and C. A. Hamilton, "Analysis of threshold curves for superconducting interferometers," J. Appl. Phys., vol. 50, pp. 8135-8142, Dec. 1979.
- [9] B. Landman, "Calculation of threshold curves for Josephson quantum interference devices," IEEE Trans. Magnetics, vol. 13, pp. 871-874, Jan. 1977.
- E. O. Schulz-DuBois and P. Wolf, "Static characteristics of Joseph-son interferometers," Appl. Phys., vol. 16, pp. 317-338, 1978.
 L. Chua and P. Lin, Computer-Aided Analysis of Electronic Cir-circular and P. Lin, Computer-Aided Analysis of Electronic Cir-
- cuits: Algorithm & Computational Techniques. Englewood Cliffs, NJ: Prentice-Hall, 1975.
- [12] C. W. Geas, Numerical Initial Value Problems in Ordinary Dif-
- [12] C. W. Gear, Numerical initial value Problems in Orlinary Dif-ferential Equations. Englewood Cliffs, NJ: Prentice-Hall, 1971.
 [13] H. Qassemzadeh and T. R. Scott, "Algorithms for ASTAP-A network analysis program," *IEEE Trans. Circuit Theory*, vol. CT-20, pp. 628-634, Nov. 1973.
- [14] Y. Harada, H. Hakane, N. Miyamoto, U. Kawabe, E. Goto, and T. Soma, "Basic operations of the quantum flux parametron," IEEE Trans. Magnetics, vol. MAG-23, pp. 3801-3807, Sept. 1987.

two and three Josephson junctions," J. Appl. Phys., vol. 46, pp. Theodore Van Duzer (S'52-A'54-M'60-SM'75-F'77), for a photograph and biography please see page 1 of the March 1991 issue of this Transactions.



Emerson S. Fang received the B.S. in electrical engineering and B.A. in mathematics from the University of California at Santa Barbara, and the M.S. in electrical engineering from the University of California at Berkeley, where he is currently a Ph.D. candidate.

He has been with the cyroelectronics group at UC Berkeley since 1986. His research interests include superconductive A/D converters, semiconductor-superconductor hybrid circuits, and computer-aided design for superconductive Josephson

circuits.

INDEX: An Inductance Extractor for Superconducting Circuits

P. H. Xiao, E. Charbon, A. Sangiovanni-Vincentelli, T. Van Duzer and S. R. Whiteley

Department of Electrical Engineering and Computer Sciences and the Electronics Research Laboratory University of California Berkeley Ca 94720

Abstract--With the continuous increase of complexity of superconducting integrated circuits, the demand for computeraided-design tools is rising. Circuit extraction from layout to simulation is an important phase of an IC design. It verifies the circuit design by identifying circuit devices, checking connectivity, and calculating design parameters. This paper presents an extractor INDEX, designed to extract superconducting circuits from layout. The inductances of the superconducting lines are calculated by a set of analytical models. These self- and mutual-inductance models are generated from a series of numerical simulations and a linear programming curve-fitting. INDEX is based on the MAGIC layout system.

I. INTRODUCTION

A circuit extractor has two phases. The first is called netlist extraction in which devices like transistors and Josephson junctions are identified and connected regions (called nets) are determined. The second phase is called parameter extraction which involves calculating electrical parameters of devices and nets, such as the width and the length ratio of a transistor gate, Josephson junction critical currents and capacitance, inductance, and resistance of the net. The uniqueness in the superconducting IC is that the interconnection does not have resistance and it is modeled as an inductor in the circuit. The inductance of the interconnection affects not only the circuit's normal operation but also its operating margins. Thus, it is important that the superconducting extractor accurately extract the interconnection inductance.

There are three ways to calculate inductance, resistance and capacitance in an extractor: numerical calculation by solving Laplace's equation [1], lumped-model approximation [2] and analytical modeling [3]. The numerical solution is the most accurate one, but it is impractical for a large circuit because of its high computational cost. The lumped approximation method is the fastest one but it is the least accurate because it neglects the geometrical detail and fringing effects. Analytical modeling provides a good trade-off between speed and accuracy and this is the method we adopted in INDEX. In this method, nets are first decomposed into simple rectangles and according to their positions, different inductance models are applied. In this paper, we will first present our method of generating analytical models for various inductor configurations based on numerical simulation. Then we discuss issues involved in the inductance extraction: current direction identification, self- and mutual-inductance calculation, network simplification, and extraction results and speed. Finally, we point out possible future improvements.

II. INDUCTANCE MODELING

A. Analytical Modeling

There are two practical approaches to build models of inductance in layout. One is to construct analytical models for inductors in different geometric configurations from experimental measurements or numerical calculations. The other is to form a look-up table. In the look-up table approach, the memory requirements grow very rapidly with the increase of the number of parameters describing a given inductor configuration and of the range of interest for each parameter, even though sophisticated interpolation methods can be used to reduce the memory storage space. A more attractive way is to generate analytical models. The electromagnetic world is continuous so inductance values should vary smoothly with the change of inductor geometries; hence, a compact analytical formula can be fitted to a wide range of numerical or experimental data. Furthermore, analytical models are easy to interpret. Circuit designers can gain insight into the change of model value with the change of circuit parameters.

B. Numerical Simulation

We base our inductance models on numerical simulation because it is convenient to generate a large range of data for various geometrical configurations and it is considerably faster than doing experiments. There are a few different numerical algorithms available to calculate the inductance of superconducting lines. A fairly efficient approach is to use the Lagrangian variational method [4]. Even though it is only based on a two-dimensional numerical algorithm, its results are found to be rather close to the experimental data [5] and it is reasonably fast because it exports the inductance matrix without calculating the current distribution. There are old FORTRAN programs based on this algorithm, but in order to make the simulation compatible with the inductor model generation system, we implemented it in the C language and improved its memory allocation.

This work is supported by the U.S. Air Force Contract No. F19628-90-K-0037 and the DoD University Research Initiative. Manuscript received August 24, 1992.

C. Model Fitting and Model Generation

From the above simulation results, we generate inductance values for a set of design parameters. We considered the following configurations: (1) single line over the ground plane. (2) two coupled lines on the same level. (3) two coupled lines on different levels. In case (3), depending on their relative positions, they are further divided into subconfigurations. (See Fig. 1).

In each configuration, the form of the analytical model is guided by physical considerations. For example, for a single line over a ground plane, the inductance gets smaller with the increase of its line width. So the fitting formula is chosen as a polynomial of 1/width. Let us assume that the calculated values are $s(D_k)$ for a set of parameters D_k (k = 1, ... M), where M is the number of the fitting data points. The fitting model is

$$m(D_k) = \sum_{i=1}^{N} a_i f_i(D_k)$$

where the $\{a_i\}$ are the fitting coefficients, f_i is a certain⁽¹⁾ action of parameters D_k and N is the number of coefficients. So the problem of optimizing the model formula can be stated as minimizing the maximum relative error e_{rmax} , which is defined as:

$$|m(D_k) - s(D_k)| / s(D_k) \le e_{rma}$$

Since $m(D_k)$ is a linear function of coefficients $\{a_i\}$, this⁽²⁾ the considered as a linear programming problem with variables $\{a_i\}$ and e_{rmax} to minimize e_{rmax} . A standard linear programming package based on simplex method is called [6].



Fig. 1 Inductor configurations analyzed. The shaded inductors are the ground planes.

We combined all the above programs into a program called INDMOD to automatically generate various inductance models. INDMOD reads in a process description file which specifies the process parameters, such as the number of metal layers, their thicknesses and the separations of the layers. It outputs the self-inductance and mutual-inductance model for each layer. Various models for the Berkeley niobium process have been developed but are not included here due to limited space. All the models are fitted within 10% of the simulation value and many are more accurate than this.

III. SUPERCONDUCTING CIRCUIT EXTRACTION

A. MAGIC layout system

MAGIC is an appropriate layout tool in which to implement our inductance extraction because it is a widely used system which has interfaces with other intermediate layout formats, such as cif and calma. MAGIC's corner-stitch data structure also makes the extraction much simpler. In MAGIC, polygons are represented by rectangles, called tiles. Each tile has four pointers to four neighbors. (See Fig. 2) This makes neighbor-related operations easy to implement. For example, in supports continuous design-rule checking and incremental and hierarchical extraction [2].

MAGIC's extractor can extract transistor properties, and the capacitance and resistance of the nets. These are usually enough to cover the needs of semiconductor circuit design. But the original extractor only extracts the lumped capacitance and resistance of a net. This is not sufficient for a superconductive circuit netlist. An improvement was included in the newest release of MAGIC which can extract a detailed RC network of a net [7], but it requires a preprocessing of the original extrator. In our approach, we implemented INDEX without requiing a lumped model pre-extraction. The following few sections highlight the main procedures of INDEX.

B. Circuit Flattening and Resolving Contacts and Junctions

Before the circuit extraction starts, some preprocessing it done. In the current version of INDEX, a hierarchical circuit it flattened out. All the subcells in a parent cell are pushed up it their parent cell level recursively and the overlaps are merged. This avoids the complexity of calculating mutual inductance coupling among a parent cell and its subcells. The flattened cell is deleted at the end of the extraction.



Fig. 2 The corner-stitch data structure used in MAGIC. Each tile has four pointers pointing to its neighbor.

Next. contacts and Josephson junctions are identified, because a layer contact or a Josephson junction to the layer is a current source or drain for that layer and can change the current now cramatically. Each tile is marked as having a point with the information of the position of the contact or junction if there is a contact or junction on it; we call that point a break point. Then the tiles representing contacts are removed and complex superconducting layer tiles around contacts are merged.

C. Rectangle Decomposition

Before we can call any model formula to calculate an inductance value, the current direction and the superconducting line width and length information are needed. The basic algorithm breaks a complex net into rectangles and calculates inductance individually for each rectangle, and then adds them ա.

The MAGIC system represents objects in maximally horizontally merged tiles. (See Fig. 3a). To find out the current direction, tiles have to be rearraged. First, narrow horizontal tiles are merged into their neighbors. (Fig. 3b). The second sorting cuts every tile which has a neighbor on its longer side. We get to a situation in Fig. 3c, where current direction in a tile can be best determined by the positions of its neighbors and the position of the break points it has:

1. If a tile has no neighbor or break point, then it is a floating node. Nothing is done to it.



Fig. 3 Rectangle decomposition. A net, which has a shape in (a), is processed through (b) and (c). The crosshatching in (c) indicates the inductor categories discussed in the text.

2631

2. If a tile has one neighbor or break point, it is also a floating node. But in some cases, it is an external terminal, so it is processed assuming that the current is coming from the side farthest away from the break point or the neighbor position.

3. If a tile has two neighbors, two break points or one of each, then the current must be flowing between them. Depending on their relative positions, the current direction is categorized as horizontal, vertical, or mixed. For example, if one neighbor is on the left side and one is on the right side, the direction is horizontal. If one is on the above and one is on the left, the direction is mixed. For a mixed inductor, we assume its inductance is a constant fraction of the inductance if it were vertical or horizontal. This constant is chosen as 0.7 based on the experimental experience.

4. If a tile has more than two neighbors or break points, or their combinations, the inductance problem is, in fact, threedimensional. The model we developed from two-dimensional simulation will be inaccurate. So crude approximations are made here. The extraction is more accurate if those complex tiles only introduce a small fraction of the total inductance. We approximate by first assuming a current direction based on the position of its break points and neighbors. Then their positions are either sorted horizontally or vertically and the inductance rectangles are assigned to a pair of close break points.

Because we can not determine a tile's inductance without finding its mutual coupling with its neighbors, in this pass each inductor is only identified and is associated with a rectangle area and the self-inductance value is postponed to be calculated in the mutual coupling module.

D. Self- and Mutual-Inductance Calculation and Network Simplification.

Tiles with the information of their current flows, dimensions, and positions of the inductors are now checked to see if there is any mutual coupling among them. Different superconducting layers as well as the same layer are searched, but if the separation of two inductors exceeds a certain limit, the coupling is neglected. Coupling is also neglected if two inductors are perpendicular to each other.

After this mutual coupling search, all the inductors or parts of them are categorized into different coupling models as in Fig. 1. And the effects are added up if one inductor has two types of coupling.

The inductors we get by this stage form a very complex circuit network due to the above-described rectangle decomposition procedure. The network is greatly simplified in this module. All the serial and parallel inductors are merged and Δ shaped networks are transformed into Y-shaped networks.

IV. CASE TESTS AND RESULTS

INDEX has been tested on a number of cases with good results. Like the original extraction tool in MAGIC, INDEX



Fig. 4 Layout of a two-junction SQUID.

first produces an extracted file from the layout containing information about the Josephson junctions, inductors, and resistors. After this, a tool called ext2jsim is used to transform the circuit from the extraction format to the JSIM format. After the user puts in the junction model and the external current or voltage sources, JSIM can be run to check the design. In order to help the user to interpret the extracted circuit, the extract d inductors with their names are shown on the layout screen.

A two-junction SQUID (Fig. 4) is used as one test case. Its JSIM output deck is shown in Fig. 5, and its schematic diagram is shown in Fig. 6. We can see that it not only extracts the loop inductances of a SQUID, but also parasitics. The hand calculation value of the total loop inductance, control line inductance and mutual inductance are 7.0 pH, 8.0 pH and 4.2 pH respectively, which are very close to the extracted value 6.7 pH, 7.9 pH and 3.9 pH.

INDEX was also tested on a part of a 5-to-32 bit serial decoder [8]. It extracted 38 junctions, 2507 inductors (before network simplification), 345 inductors (after network simplification) and 81 resistors in 5 seconds. A large portion of the time actually is spent on illustrating inductors on the layout screen. This shows that INDEX is sufficiently fast for the current level of superconducting circuit design.

V. CONCLUSION

In this paper, we present a superconducting circuit extraction tool based on the MAGIC database. It can extract a super-

B146 jmod area 2
B2 5 2 jmod area 2
R1 10 11 5.2
L1787.9pH
L2101.5pH
L3395.5pH
L4490.6pH
L5160.8pH
L63100.5pH
L7 3 2 0.6pH
L8610.8pH
L9 11 9 0.5pH
KI LI L3 0.595

Fig. 5 JSIM input deck of the extracted two-junction SQUID.



Fig. 6 Schematic Diagram of the extracted twojunction SQUID

conducting netlist along with the areas of Josephson junctions, self- and mutual-inductances, and resistances. The calculation of the extracted inductances is based on the analytical model developed through the numerical simulation.

A number of improvements can be made on INDEX. First, to accurately calculate parasitic inductances, a 3D inductance simulation tool is needed. Second, a hierarchical extraction can be incorporated into INDEX to speed up the extraction and keep the modularity of a large hierarchical circuit. Last, to help the designer interpret the extracted circuit, an automatic schematic generation tool or a netlist comparator is also desired.

VI. REFERENCE

- E. Barke, "Resistance Calculation from Mask Artwork Data by Finite Element Method," Proceedings of the 22nd Design Automation Conference, Las Vegas, NV, June 1985, pp. 305-311.
- [2] W. Scott and J. Ousterhout, "Magic's Circuit Extractor," Proceedings of the 22nd Design Automation Conference, Les Vegas, NV., June 1985, pp. 286-292.
- [3] U. Choudhury, "An Analytical-Model Generator for Interconnect Capacitances,", Custom Integrated Circuit Design Conference, May, 1991, pp. 861-864.
- [4] W. Chang, "Numerical Calculation of the Inductances of a Multi-Superconductor Transmission Line System," IEEE Trans. Mag, vol. MAG-17, Jan. 1981, pp. 764-766 June
- [5] V. Nandakumar, "Design, Fabrication, and Testing California". Josephson Shift Register," University of California. Berkeley, Ph. D. dissertation, 1988
- [6] W. Press, B. Flannery, S. Teukolsky and W. Vetterline, Numerical Recipes in C: the Art of Scientific Computing, Cambridge University Press, 1988
- [7] D. Stark and M. Horowitz, "REDS: Resistance Extraction for Digital Simulation," Proceedings of the 24th Design Automation Conference, Miami Beach, FL, June, 1981, pp. 570-573
- [8] D. Feld, D. Hebert, T. Van Duzer, "A 5-32 Bit Decoder for Application in a Crossbar Switch," Presented Applied Superconductivity Conference, Chicago, II., Aug. 1992

DISTRIBUTION LIST

addresses	number of copies
ZACHARY O. WHITE	10
ROME LAB/ERAA	
31 GRENIER STREET	
HANSCOM AFB MA 01731-3010	
UNIVERSITY OF CALIFORNIA AT BERKELY	5
DEPT OF ELECTRICAL ENGINERING AND	
COMPUTER SCIENCE	
BERKELY CA 94720	
RL/SUL	1
TECHNICAL LIBRARY	
26 ELECTRONIC PKY	
GRIFFISS AFB NY 13441-4514	
ADMINISTRATOR	2
DEFENSE TECHNICAL INFO CENTER	
DTIC-FDAC	
CAMERON STATION BUILDING 5	
ALEXANDRIA VA 22304-6145	
BALLISTIC MISSILE DEFENSE	2
UKGANILATIUN 7188 Decente Dentacon	
WASH DC 20301-7100	
NAVAL WARFARE ASSESSMENT CENTER	1
GIDEP OPERATIONS CENTER/CODE QA-50	
ATTN: E RICHARDS	
CORONA CA 91718-5000	
WEAPONS LABORATORY/NTAAB	1
ATTN: DR. CARL E. BAUM	
KIRTLAND AFB NM 87117-6008	
ASCZENEMS	1
WRIGHT-PATTERSON AFB OH 45433-6503	-

AFIT/LDEE 2950 P STREET WRIGHT-PATTERSON AFB OH 45433-6577	1
WRIGHT LABORATORY/MLPO Attn: D.L. Denison Wright-Patterson AFB oh 45433-6533	1
WRIGHT LABORATORY/NTEL Wright-Patterson AFB dh 45433	1
AUL/LSE BLDG 1405 Maxwell AFB AL 36112-5564	1
US ARMY STRATEGIC DEF CSSD-IM-PA Po Box 1500 Humtsville al 35807-3801	1
COMMANDING OFFICER NAVAL AVIONICS CENTER LIBRARY D/765 THDTANAPOLTS IN 46219-2189	1
COMMANDING OFFICER NCCOSC RDTE DIVISION CODE 02748, TECH LIBRARY	1
SAN DIEGO CA 92152-5001 CNDR NAVAL WEAPONS CENTER TECHNICAL LIBRARY/C3431	1
UTINA LAKE UR 93000-6001 Space & Naval Warfare Systems comm Washington DC 20363-5100	1

CDR. U.S. ARMY MISSILE COMMAND 2 REDSTONE SCIENTIFIC INFO CENTER AMSMI-RO-CS-R/ILL DOCUMENTS **REDSTONE ARSENAL AL 35898-5241** ADVISORY GROUP ON ELECTRON DEVICES 2 ATTN: DOCUMENTS 2011 CRYSTAL DRIVE, SUITE 307 ARLINGTON VA 22202 LOS ALAMOS NATIONAL LABORATORY 1 REPORT LIBRARY MS 5000 LOS ALAMOS NM 87544 COMMANDER/USAISC 1 ATTN: ASOP-DO-TL 9LDG 61801 FT HUACHUCA AZ 85613-5000 1839 EIG/EIX 1 KEESLER AFB MS 39534-6348 AIR WEATHER SERVICE TECHNICAL LIB 1 FL 4414 SCOTT AFB IL 62225-5458 AFIWC/MSD 1 102 HALL BLVD STE 315 SAN ANTONID TX 78243-7016 DIRECTOR NSA/CSS 1 W157 9800 SAVAGE RDAD FORT MEADE ND 21055-6000 NSA 1 E323/HC SAB2 000R 22 FORT MEADE MD 21055-6000

NSA 1 ATTN: D. ALLEY DIV X911 9800 SAVAGE ROAD FT MEADE MD 20755-6000 DIRNSA 1 R509 9800 SAVAGE ROAD FT MEADE ND 20775 NSA/CSS 1 89 FORT GEORGE G. MEADE NO 20755-6000 DEFENSE TECHNOLOGY SEC ADMIN (DTSA) 1 ATTN: STTD/PATRICK SULLIVAN 400 ARMY NAVY DRIVE SUITE 300 ARLINGTON VA 22202 DR. ANDREW SMITH 1 APPLIED TECHNOLOGY DIVISION TRW SPACE AND TECHNOLOGY GROUP ONE SPACE PARK REDONDO BEACH, CA 90278 DR. ROBERT A. BUHRMAN 1 DEPT OF APPLIED & ENGINEERING PHY. CORNELL UNIVERSITY ITHACA, NY 14853 1 DR. JOHN X. PRZYBYSZ WESTINGHOUSE SCIENCE & TECH. CEN. 1310 BEULAH ROAD PITTSBURG, PA 15235 DR. RICHARD RALSTON 1

ANALOG DEVICE TECHNOLOGY GROUP MIT LINCOLN LABORATORY LEXINGTON, MA 02173-0073

ο

DL-4
DR. HAROLD WEINSTOCK Afosr/ne Bolling Afb, DC 20332-6448

PROF. MALCOLM BEASLEY DEPT. OF APPLIED PHYSICS EDWARD L. GINZTON LABORATORY STANFORD UNIVERSITY STANFORD, CA 94305

DR. TED VAN DUZER DEPT OF ELECTRONICS ENGINEERING AND COMPUTER SCIENCE UNIVERSITY OF CALIFORNIA BERKELEY, CA 94720

DR. JAMES LUKENS Dept. of Physics State University of New York Stony Brodk, NY 11794-3800

DR. ELIE K. TRACK Hypres inc. 500 executive blvd. Elnsforg, ny 10523

DR. MARTIN NISENOFF Code 6854 Naval Research Laboratory Washington, DC 20375-5000

PROF. DAVID RUTLEDGE California institute of technology Mail Code 116-81 Pasadena. Ca 91125

DR. STANLEY REIBLE MICRILOR INC. 17 LAKESIDE OFFICE PARK North Avenue Wakefield, Ma 01880

DR. MARGARET FRERKING MS 168-314 Jet Propulsion Laboratory 4800 dak grove dr. Pasadena, ca 91109 1

1

1

1

1

1

1

1

1

•

DR. HENRY LEDUC 1 MS 122-123 JET PROPULSION LABORATORY 4800 DAK GROVE DR. PASADENA, CA 91109 PROF. THOMAS PHILLIPS 1 MS 320-47 CALIFORNIA INSTITUTE OF TECHNOLOGY PASADENA, CA 91125 PROF. ROBERT NATTAUCH 1 DEPT. OF ELECTRICAL ENGINEERING UNIVERSITY OF VIRGINIA CHARLOTTESVILLE, VA 22901 DR. FRANK PATTON 1 DARPA/DSU 3701 NORTH FAIRFAX DRIVE ARLINGTON, VA 22203-1714 DR. WILLIAM MCGRATH 1 MS 168-314 JET PROPULSION LABORATORY 4800 DAK GROVE DR. PASADENA, CA 91109 PROF. NEAL ERICKSON 1 DEPT. IF PHYSICS AND ASTRONOMY UNIV. OF MASSACHUSETTS ANHERST, MA 01002 PROF. PAUL RICHARDS 1 DEPT. OF PHYSICS UNIVERSITY OF CALIFORNIA BERKELEY, CA 94720 PROF. MARC FELDMAN 1 DEPT. OF ELECTRICAL ENGINEERING UNIVERSITY OF ROCHESTER ROCHESTER, NY 14623 DR. A. P. KERR 1

NATIONAL RADIO ASTRONOMY OBSER. 2015 IVY RD. CHARLOTTESVILLE, VA 22903-1797

DL-6

DR. ROBIN HARVEY HUGHES RESEARCH LABORATORY 3011 S. MALIBU CANYON RD. Malibu, CA 90265

DR. FERNAND D. BEDARD NSA ATTN. R53 9800 SAVAGE RD. Fort George G. Meade, VA 20755-6000

DEPARTMENT OF DEFENSE SDIG/TNI Washington, DC 20301-7100

DR. BRUCE MURDOCK SUPERCONDUCTIVE SYSTEMS TEKTRONIC LABORATORIES P.O. BOX 500, MAIL STA. 50-324 BEAVERTON, OR 97077

DR. JAMES W. MINK, DIRECTOR ELECTRONICS DIVISION U.S ARMY RESEARCH DFFICE P.D. BOX 12211 RESEARCH TRIANGLE PARK, NC 27709

PROF. GABRIEL REBEIZ ELECT. ENG. AND COMPUTER SCIENCE DEPARTMENT UNIVERSITY OF MICHIGAN ANN ARBOR, MI 48102-2122

PROF. MICHAEL WENGLER Department of electrical eng. University of Rochester Rochester, NY 14627

DR. RICHARD WITHERS CONDUCTUS, INC. 969 WEST NAUDE AVE SUNNTVALE, CA 94056

DR. CHARLES E. BYVIK W. J. SCHAFER ASSOC. 1901 N. FORT MYER DRIVE SUITE 800 Arlington, VA 22209 1

1

1

1

1

1

1

1

1

DR. RICHARD HARRIS NIST DEPT. DF COMMERCE 325 BROADWAY BOULDER, CO 80303

+U.S. GOVERNMENT PRINTING OFFICE: 1994-510-117-50023

DL-8

1

MISSION

OF

ROME LABORATORY

Mission. The mission of Rome Laboratory is to advance the science and technologies of command, control, communications and intelligence and to transition them into systems to meet customer needs. To achieve this, Rome Lab:

a. Conducts vigorous research, development and test programs in all applicable technologies;

b. Transitions technology to current and future systems to improve operational capability, readiness, and supportability;

c. Provides a full range of technical support to Air Force Materiel Command product centers and other Air Force organizations;

d. Promotes transfer of technology to the private sector;

e. Maintains leading edge technological expertise in the areas of surveillance, communications, command and control, intelligence, reliability science, electro-magnetic technology, photonics, signal processing, and computational science.

The thrust areas of technical competence include: Surveillance, Communications, Command and Control, Intelligence, Signal Processing, Computer Science and Technology, Electromagnetic Technology, Photonics and Reliability Sciences.