

6 22

94

027

94-19105 286

Best Available Copy

REPORT D	OCUMENTATION PA	AGE		Form Approved OMB No. 0704				
needed, and completing and reviewing the collection	tion is estimated to average 1 hour per response, including of information. Send comments regarding this burden esti formation Operations and Reports, 1215 Jefferson Davis 3	mate or any other aspect of thus co	dection of information	on, including suggestions for reducing this burden, to				
1. AGENCY USE ONLY	2. REPORT DATE March, 1994		t type and dates covered er's Thesis					
4. TTTLE AND SUBTITLE			5. FUNDING	G NUMBERS				
	LATOR INCORPORATING TIM FER AND MEMORY MANAGEN							
6. AUTHOR(S)								
Smith, William, G.								
7. PERFORMING ORGANIZATION	NAME(S) AND ADDRESS(ES)	· · · · · · · · · · · · · · · · · · ·		MING ORGANIZATION				
Naval Postgraduate Schoo Monterey CA 93943-5000								
9. SPONSORING/MONITORING A	GENCY NAME(S) AND ADDRESS(ES)		1	PRING/MONITORING Y REPORT NUMBER				
The views expressed in th Department of Defense or 122. DISTRIBUTION/AVAILABIL		l do not reflect the of		or position of the BUTION CODE				
Approved for public releas	e: distribution unlimited							
13. ABSTRACT (maximum 200 word	s)	<u> </u>						
information such as hit and addition, SACS supports a r	r that provides the user with a wide miss rates. The SACS model inclu- number of buffer and data forwardin also includes a self-testing mode wi	ides read and write b ng policies, as well a	uffers, main i s the tradition	memory, and cache memory. In nal block replacement, write, and				
14. SUBJECT TERMS	<u> </u>		•	15. NUMBER OF PAGES				
SACS, Cache Memory, C Computer Architecture Si	ache Memory Simulation, Comput mulation	er Architecture,		264 16. PRICE CODE				
17. SECURITY CLASSIFICATION OF REPORT	18. SECURITY CLASSIFICATION OF THIS PAGE	19. SECURITY CLAS OF ABSTRACT	SIFICATION	20. LIMITATION OF ABSTRACT				
UNCLASSIFIED	UNCLASSIFIED	UNCLASSIFIE	ED .	UL				
NSN 7540-01-280-5	\$00			Standard Form 298 (Rev. 2-8)				

Standard Form 298 (Rev. 2-89) Prescribed by ANSI Std. 239-18 ł

, T

Approved for public release; distribution is unlimited.

SACS: A Cache Simulator Incorporating Timing Analysis with Buffer and Memory Management

by

William G. Smith Lieutenant, United States Naval Reserve B.S., Saint Bonaventure University, Saint Bonaventure, New York, 1984

> Submitted in partial fulfillment of the requirements for the degree of

MASTER OF SCIENCE IN ELECTRICAL ENGINEERING

from the

NAVAL POSTGRADUATE SCHOOL March 1994

Author:

Approved by:

Nillin G. Willin

William G. Smith

Douglas J. Fouts, Thesis Advisor

Amr M. Zaky, Second Reader

Michael a. Man

Michael A. Morgan, Chairman, Department of Electrical and Computer Engineering

ABSTRACT

SACS is a cache simulator that provides the user with a wide range of timing information, in addition to providing typical information such as hit and miss rates. The SACS model includes read and write buffers, main memory, and cache memory. In addition, SACS supports a number of buffer and data forwarding policies, as well as the traditional block replacement, write, and write miss policies. SACS also includes a self-testing mode which can be used to debug the program after source-code modification.

Accesio	n F or							
NTIS DTIC Unanno Justific								
By Distribu	By Distribution /							
A	Availability Codes							
Dist	Avail a Spec							
A-1								

TABLE OF CONTENTS

I.	INTR	ODUCTION	1
	А.	CACHE MEMORIES	1
	В.	PROBLEMS OF CACHE MEMORIES	3
	C.	EXISTING CACHE SIMULATORS	4
	D.	PROBLEMS WITH EXISTING CACHE SIMULATORS	4
11.	INTR	ODUCTION TO SACS	6
	А.	THE NEED FOR STILL ANOTHER CACHE SIMULATOR	6
	В.	COMPARING SACS TO OTHER CACHE SIMULATORS	6
	C.	THE CAPABILITIES OF SACS	7
III.	SACS	S INPUT PARAMETERS	8
	А.	INTRODUCTION	8
	В.	SIZE ARGUMENTS	9
	C.	CACHE ACCESS, HIT, AND MISS ARGUMENTS	9
	D.	MEMORY ACCESS AND TRANSFER TIME ARGUMENTS	9
	E.	BUFFER ARGUMENTS	9
	F.	CACHE POLICY ARGUMENTS	10
	G.	SEARCH BUFFERS AND UPDATE BUFFER ARGUMENTS	11
	H.	REMOVE READ DUPLICATES AND WRITE DUPLICATES ARGUMENTS	11
	I.	PRIORITY ARGUMENTS	11
	J.	SACS CONTROL ARGUMENTS	11
IV.	SACS	S DISPLAYS	15
	Α.	TRACE DISPLAY	15
	B.	RESULTS DISPLAY	20
	C.	STALL DISPLAY	21
	D.	CACHE ARGUMENTS DISPLAY	22
	E.	GO TO A SPECIFIC TIME	22
	F.	INCREMENT TIME	23
	G.	DECREMENT TIME	23
	Н.	HELP DISPLAY	23

V .	SACS	DESIGN	. 25
	A.	OVERALL STRUCTURE OF SACS	. 25
	B.	MAIN EVENT LOOP	. 25
	C.	CACHE MODEL	. 26
	D.	MEMORY MODEL	. 34
	E.	TIME ESTIMATES	. 38
VI.	PROG	GRAM VALIDATION	. 40
	А.	TESTING SACS	. 40
	B.	CHECKING COMPLETION TIME	. 42
	C.	CHECKING GLOBAL VARIABLES	. 43
VII.	SAM	PLE RUNS	. 44
	Α.	EXAMPLE SACS SIMULATION RUN	. 44
VIII.	CONO	CLUSION	. 55
LIST	OF REI	FERENCES	. 57
APPE	NDIX (SOURCE CODE FOR SACS)	. 58
BIBL	OGRA	РНҮ	. 256
INITI	AL DIS	TRIBUTION LIST	. 257

I. INTRODUCTION

A. CACHE MEMORIES


Cache memories are usually small memories that contain blocks of data and/or instructions [Ref. 1]. Each block is a copy of consecutive data and/or instruction bytes from main memory. Caches are usually much faster than their main memory counter parts. They are, in effect, short term memory. The cache contains a set of blocks recently accessed by the CPU. The cache can provide the most recently used data and/or instructions to the CPU in less time than it would have taken to get the information from main memory. However, if the cache fails to provide the information, then it fetches the information from main memory and, depending on its design, may choose to enter the information into the cache. The cache also performs memory updates in the form of writes. Memory updates can occur when the CPU makes a write request, or the cache can store new data in the cache blocks and wait until later to write the data to memory [Ref. 2:p. 197]. A dirty block is a cache block which contains data that is more current than memory because of a recent write request.

The concept of the cache storing recently used memory blocks is very simple. In fact, many early cache designs were simple implementations of the concept. However, the task of building an optimized cache is not trivial. The difficulty comes from trying to provide the CPU with the correct data or instruction as soon as it is available. For example,

if a block read is in progress and there is enough data available to satisfy the pending load, the data should be forwarded to the CPU rather than waiting for the block read and cache update. The cache often performs block management between requests. One example of block management is writing dirty data to memory. Another example is reading data that was not part of the CPU request, but located in the same block. This allows the cache to contain all the data that was in the block. An optimized cache performs block management only after completing the CPU request. Complications arise when the CPU makes another request before the block management for the last request is complete. If this happens, the cache has to search for data in the control sections of the cache as well as the cache memory.

More and more cache designs incorporate read and write buffers in their control sections. These buffers allow the cache to perform block management while minimizing the effect on the CPU request [Ref. 3]. For example, if a CPU read request results in a miss and the block victim has a dirty sub block, then writing the dirty sub block to memory may occur after reading the replacement block. This allows the cache to forward the read data to the CPU before writing the old data to memory. Figure 1 provides a simplified data flow diagram that illustrates buffer use in modern cache designs.

Scoreboarding is a term that has been used to describe the process of searching, and choosing the correct value of a register argument. Scoreboarding in a cache represents the act of searching and altering buffers based on new CPU requests. One example of scoreboarding is searching a buffer for CPU requested data. Searching block and write



buffers may provide data that is not available in the cache memory. Searching the read buffer ensures that no duplicate read requests are placed in the buffer. However, it will not provide any new data. Another example of scoreboarding is updating read requests in the read buffer with data provided by CPU write requests.

B. PROBLEMS OF CACHE MEMORIES

Cache memories can cause more problems than they solve and they can significantly complicate the memory model. The most obvious problem with a cache memory is that it does not always contain the data that the CPU requests. This is defined as a read miss. A write miss is when the CPU makes a write request and the correct block is not in the cache. Conversely, a read hit is when the data is available, and a write hit is when the block is available. There are three types of cache misses [Ref. 4:p. 419]. First, the *compulsory miss* results when data is accessed for the first time. Second, the *capacity miss*, occurs when the cache is not big enough to carry all the blocks required. The third type, *collision misses*, occurs when the cache requires several main memory blocks that map to the same set of cache blocks. This causes a form of thrashing similar to that seen in virtual memories.

In some numerical calculations, the cache makes the average access time greater than the main memory access and transfer times. This is often due to matrix operations that access elements across rows and force the cache to enter an entire block of data for each element read. Depending on the size of the matrix, it may not be possible to save enough blocks to ensure that the next block accessed was not selected as a victim and replaced. As a result, many architectures support special load and store instructions that bypass the cache.

C. EXISTING CACHE SIMULATORS

There are a number of cache simulators. Two examples include Dinero III, and Tyco [Ref. 5]. Dinero III provides hit and miss data for a wide range of input arguments. Dinero III will also simulate either a unified cache, or separate data and instruction caches. Tyco, on the other hand, simulates several different cache options simultaneously for comparison.

D. PROBLEMS WITH EXISTING CACHE SIMULATORS

Unfortunately, both Dinero III and Tyco limit their simulations to hit-miss calculations. With nothing but hit-miss information, the designer cannot optimize his cache

for the lowest average access time. Most caches are designed to have low average access times rather than high hit rates [Ref. 4:p. 405]. Since Dinero III and Tyco do not perform only timing analysis, they may mislead the designer. Dinero III and Tyco also do not provide any buffer simulations because they assume that the cache has all the time it needs between loads and stores to complete all of its block management. Since buffer management and scoreboarding have such a large effect on the average access time, there is an obvious need for a simulator that can perform accurate timing analysis, buffer management, and scoreboarding.

II. INTRODUCTION TO SACS

A. THE NEED FOR STILL ANOTHER CACHE SIMULATOR

A cache simulator should not only simulate the cache memory, it should simulate main memory and any buffers it uses. As discussed earlier, neither Dinero III nor Tyco provide any means for simulating buffers or memory.

Without timing analysis, the designer is unable to determine the effect of scoreboarding protocols. These protocols, which are usually very difficult to implement, can be avoided by delaying any read requests until all writes are completed and the last read block has been entered into the cache. Timing analysis allows the designer to choose the scoreboarding technique that best suites his or her resources and architectural requirements. A hit-miss cache simulator reduces this process to guess work.

B. COMPARING SACS TO OTHER CACHE SIMULATORS

As previously discussed, other cache simulators provide hit-miss results, while SACS provides the all important average access time. However, in addition to the correct performance measurements, a simulator should illustrate a cache's strengths and weaknesses. It should give the user a clear understanding of how to improve the cache's design. With Dinero III, the user could only guess on how to improve his/her cache design. Tyco attempted to correct this problem by allowing the user to simulate several caches simultaneously. However, given the number of different variables and policy choices. exhausting all possible combinations is not the best way to design a cache. SACS is unique because it provides the user with a detailed analysis of exactly what the cache was doing during a simulation run. The user can then identify and correct specific problems with a cache design.

C. THE CAPABILITIES OF SACS

SACS allows the designer to experiment with different policies while measuring their affect on the average access time. SACS provides the user with more detailed information because it maintains a log of how every clock cycle is spent. This log is kept in the form of a histogram. It allows the user to see exactly how much time is spent performing read or write requests. It also records how many times a request was completed within a given time period. With these details, the user can easily evaluate the cache's performance. A second histogram is available which details the amount of time spent performing cache accesses, memory accesses, and waiting for full buffers. With this histogram, the designer can target specific weaknesses. It also provides a good comparison of the effect of different scoreboarding policies between runs.

III. SACS INPUT PARAMETERS

INTRODUCTION Α.

SACS provides a wide range of input parameters to model various different

functionally diverse caches. While it is impossible to imagine what kinds of caches

designers might build in the future, every effort was made to allow the designer to simulate,

or most nearly approximate, his or her design. Table 1 lists arguments that SACS

supports.

TABLE 1. SACS INPUT ARGUMENTS					
Cache Size (-cs n)	Read Forward (-rf -drf)				
Blocks Size (-bs n)	CPU Waits For Cache Writes (-cwfcw -dcwfcw)				
Sub Block Size (-sbs n)	Search Block Buffer (-sbb, -dsbb)				
Associativity (-a n)	Update Read Buffer (-urb, -durb)				
Word Size (-ws n)	Remove Read Duplicates (-rrd, -drrd)				
Read Cache Access Time (-rcat n)	Remove Write Duplicates (-rwd, -drwd)				
Read Cache Hit Time (-rcht n)	Read Priority (-rpr n)				
Read Cache Miss Time (-rcmt n)	Write Priority (-wpr n)				
Write Cache Access Time (-wcat n)	Read For Write Allocate Priority (-rfwapr n)				
Write Cache Hit Time (-wcht n)	Write Dirty Block Priority (-wdbpr n)				
Write Cache Miss Time (-wcmt n)	No Priority (-npr n)				
Memory Access Time (-mat n)	Trace (-t, -dt)				
Memory Transfer Time (-mtt n)	Check (-c, -dc)				
Buffer Cache Access Time (-bcat n)	Test (-test)				
Read Buffer Size (-rbs n)	Key Board IO (-kbio, -fio)				
Write Buffer Size (-wbs n)	Data File Name (-f "File Name")				
Block Replacement Policy (-brp e1)	Screen Histogram Max Index (-shmi n)				
Write Policy (-wp e2)	File Histogram Max Index (-fhmi n)				
Write Miss Policy (-wmp e3)					

Unsamed integer n

e) - considered integer e) - enumeration type (LRU, FIFO, RAND) e2 - enumeration type (Write Through, Write Back) e3 - enumeration type (Write Around, Write Allocate)

B. SIZE ARGUMENTS

All sizes are entered in bytes. Cache Size must be an even multiple of both Block Size and Associativity. Block size must be an even multiple of Sub Block Size, and Sub Block Size must be an even multiple of Word Size. Word Size may be any positive integer that does not force an integer overflow in Cache Size or Block Size.

C. CACHE ACCESS, HIT, AND MISS ARGUMENTS

Cache Access Times represent the time required for a request to access the cache, providing the cache is not busy. At the end of this time it is determined whether the request is a hit or a miss. The *Cache Hit Time* represents the time required to complete a request once the cache access time has expired and the request has been identified as a hit. If the request was a miss, then the *Cache Miss Time* is used instead.

D. MEMORY ACCESS AND TRANSFER TIME ARGUMENTS

The Memory Access Time is the time required for a buffer to access, and then transfer, the first word of a request from memory. Memory Transfer Time is the time required for a buffer to transfer each consecutive word following the first access.

E. **BUFFER ARGUMENTS**

After a memory read, the *Block Buffer* contains the new data that must be entered into the cache. The time that the *Block Buffer* takes to access the cache is called the *Buffer Cache Access Time.* The *Block Buffer* may have to wait longer because the cache is busy. The buffer cache access will not occur if a read or write cache access is required during the same clock cycle. However, once the access begins, the read and write cache accesses are locked out until the cache is updated. The *Read* and *Write Buffer* sizes can be any positive non zero integer (<100).

F. CACHE POLICY ARGUMENTS

Block replacement policy determines the method used to choose the location of a new block in the cache. SACS supports three block replacement policies: Least Recently Used (*LRU*), First In First Out (*FIFO*), and Random (*RAND*). There are two write policies: *Write Through*, and *Write Back*. The *Write Through* policy forwards the data to memory immediately after a write request. However, in the *Write Back* policy, the data is saved in the cache until the block that contained the data is selected as a victim. Dirty bits indicate which sub blocks have new data that must be written to main memory.

SACS can easily be modified to support new write, or write miss policies by adding the new policy name to Write Policy Types, or the Write Miss Policy Types in SACS.h. The code to simulate these new policies must be placed in the procedures Write Hit, and/or Write Miss which are both located in Cache.c. New block replacement policies may also be added by modifying Replacement Policy Types in SACS.h, and Select Block Victim in Cache.c.

If CPU Waits For Cache Writes is asserted the CPU will wait after a write request until the cache is complete with the write. Otherwise, it is assumed that the cache can carry out the write while the CPU continues with other instructions.

If *Read Forward* is asserted, then a read miss is complete once the data required arrives in the block buffer. Otherwise, the read must wait until the block updates the cache.

G. SEARCH BUFFERS AND UPDATE BUFFER ARGUMENTS

Search Block Buffer allows the cache to search the block buffer in case the read data was already received from memory. If any part of the data is found in the buffer, then the size of the request will be appropriately reduced. Update Read Buffer allows a write memory request to provide data required by a read request. If any read request needs the data provided by the write memory request, then the size of the read request will be reduced appropriately, and the data is not read from memory.

H. REMOVE READ DUPLICATES AND WRITE DUPLICATES

ARGUMENTS

Removing read and write duplicates means that requests that have intersecting or concurrent data will get spliced together into one request. Otherwise, a buffer may contain multiple requests to the same memory location.

I. PRIORITY ARGUMENTS

In SACS, the user specifies the priority of requests. The lowest numbers represent the highest priority. This allows the designer to simulate a cache that must finish all writes before starting a read. It also allows the designer to delay reads for write allocated blocks, and the writing of dirty blocks.

J. SACS CONTROL ARGUMENTS

1. Introduction

SACS has control arguments that allow the user to select one of several modes of operation.

2. Trace Argument

The trace mode permits the user to step through a trace, one clock cycle at a time, viewing the contents of the cache and buffers, and obtain statistical results.

3. Check Argument

When SACS is in the check mode, it performs a self check of all of its global variables. These checks include checking to see that all the global variables that should remain constant, do in fact remain constant. Global variables that are not constant are checked to see that they are within prescribed bounds. This form of checking can occur while the program is in any other mode (i.e., Trace, Test, or Key Board I/O). This check can be performed during normal data runs. This kind of checking helps to identify errors that might have gone unnoticed. It also assures the user that the program did not catastrophically fail during a run.

4. Test Argument

When SACS is in its test mode it can do nothing else. It will automatically generate its own input data. The data is generated by randomly selecting a finite number of test cases to use. Each test case has a combination of seven load/store instructions. The expected number of read and write hits for each test case is known. Therefore, the total number of read and write hits for the trace can be determined. The actual addresses used for each test case are chosen randomly. However, all the loads for a particular test case will map to the same block. Similarly, all stores will also map to the same block. SACS will randomly select its own set of input parameters, ignoring any other arguments entered.

It will then run the main routine on the test trace as if it was a user defined file. Once the trace is complete, SACS will compare the results with what it expected from the random trace. If no errors have been detected, then SACS will repeat the process of randomly generating its input file and input parameters. The test mode places SACS into an infinite testing loop. The only way to terminate the process is to kill the process. The decision not to give the user a more graceful way out of the test mode was made because C does not provide a way to trap IO. While there are operating system methods of trapping IO, they would have made the program system dependent and, therefore, non-portable. The current version of SACS has been compiled and run on both a PC running DOS and a SPARC station running Sun -OS without any changes to the source code.

5. Key Board IO Argument

SACS normally accepts its inputs from a data file. However, it can accept inputs directly from the user. This input mode can be used with the trace and checking modes if desired. SACS will ask for each request from the terminal as required. The trace display will appear each time a new request is made. However, it will not stop every clock cycle unless the user selects the trace mode.

6. Data File Name Argument

SACS normally assumes that the data file is named "SACS.Dat", however the user can specify the name of the file he or she wishes to trace using the data file name argument.

7. Histogram Max. Index Arguments

SACS provides the user with two timing histograms. One provides timing analysis for read and write requests. The first histogram illustrates how many requests were completed during the designated time. The second histogram provides timing analysis for the number of times the cache waited to complete a particular task in the designated time. The maximum index for these histograms is the maximum number of time bins. Since there may be data out of the maximum index range, the last bin is used to total all events with times greater than or equal to the maximum index. The screen histogram maximum index is the number used for screen displays. The screen maximum histogram index has a default value of 4, which allows all displays to fit on a standard 80 column screen. However, if a Unix window is available, the designer may want to raise this number to get more detailed displays. The file histogram maximum index is used for the output file generated by SACS. This file may have a much larger range because it does not have to be printed on a screen. The output file is compatible with MATLAB script files. This allows results to be read and processed by MATLAB for statistical analysis and plotting purposes.

IV. SACS DISPLAYS

A. TRACE DISPLAY

1. Introduction

SACS includes a trace mode that allows users to monitor the behavior of the simulated cache and the implemented policies and scoreboarding techniques. The user may also need to debug any modifications made to SACS. The trace mode is also very useful in identifying any programming errors. The trace mode allows the designer to review the status of the cache at the end of each clock cycle. A trace display is shown in Figure 2.

	t Reque		682	-									10 0 :				46		
Addres		-	AF	769	F9								xt Re	que	st Ti	Lme :			
Size:		-)7									TO	A:				49		
		For: I				_		-				_							
		g For: N											che H				No		
Block	Waiting	For: 1	iem	ory	B	loc	k '	Fra	m	lfer		Bui	ffer	Hit	:		No		
Set	Block	Address	v	/D	v,	/D	v	/D	١	7/D									
00031	00124	252379F) 0	0	0	0	0	0	1	10									
	00125	2AF769F	0 (0	0	0	0	0	C	0 0									
	00126	0000000	0 (0	0	0	0	0	C	0 0									
	00127	0000000	0 0	0	0	0	0	0	¢	0 0									
Read B	uffer	Address		Si	ze		Re	a .		Blo	ck	Prie	ority	,	Time	Req		Comp.	Tim
		2 AF 769F	9	1	6		0	7		001	25	00	0	-	7	-		53	
Write	Buffer	Address		Si	ze		Re	q.		Blo	ck	Pric	ority	1	Time	Req	•	Comp.	Tim
		25837A1)	1	0		0	0		000	00	1:	1		5			58	
Block	Buffer	Address		Si	ze		Re	q .		Blo	ck	Pric	ority	2	Time	Req		Comp.	Tim
		2 89769	3	0	0		0	0		001	.25	0	0		7			53	
Next (Command	Please	(т	, P		S,	c,	G	#.	, #,	-#,	Hel	p] >>	>>□					

2. Current Request Fields

The trace display contains the last CPU request, as well as the request address and size. SACS can only process requests that are contained within the same block. If a request spans across two or more blocks, then the request is split up into block size requests and processed separately.

3. Cache Waiting For Field

Whatever is holding up the last CPU request is shown in the *Cache Waiting* For field. In Table 2, we can see all the things that the cache might have to wait for. If the cache is waiting for nothing, then the request has been satisfied. If the cache is waiting for a read or write cache request, then the cache is being accessed. If the cache is waiting for a memory request, then some part of the request must be retrieved from memory and the data is not available. If the request can not proceed because one of the buffers is full, then *Cache Waiting For* will indicate whether the request is waiting for the full read buffer or the full write buffer. Note that a read miss request may have to wait for dirty blocks to be written to memory, making it possible for a read request to wait on a full write buffer.

4. Memory Waiting For Field

Memory Waiting For identifies which memory function is in progress.

When a new memory access begins, *Memory Waiting For* indicates whether it is a memory read request or a memory write request. Once the access of the first word is in progress, then *Memory Waiting For* will indicate either read access or write access. However, once the first word has been received, then *Memory Waiting For* will switch to indicate either a

read transfer or a write transfer. If a memory read request needs to begin and the block buffer is busy because it has not updated the cache from the last request, then *Memory Waiting For* will indicate cache update.

5. Block Waiting For Field

Block Waiting For describes what the block buffer is doing. It will indicate memory block transfer when a memory read access or transfer is in progress. However, once the transfer is complete, the block buffer must update the cache. If the cache is busy, then Block Waiting For will indicate that it's waiting for cache access. When the cache is not busy and the cache update begins, then Block Waiting For will switch to indicate block cache transfer.

TABLE 2. WAIT FOR CONDITIONS							
Cache Wait For Conditions	Memory Wait For Conditions	Block Buffer Wait For Conditions					
Nothing Read Cache Request Read Memory Request Write Cache Request Write Memory Request Full Read Buffer Full Write Buffer CPU Cache Access	Nothing Memory Read Request Memory Read Transfer Memory Write Request Memory Write Access Memory Write Transfer Cache Update	Nothing Memory Block Transfer Block Cache Access Block Cache Transfer					

6. Timing Data Fields

The trace display shown in Figure 2 includes a time field that indicates how

many clock cycles have passed since the start of the run. The Next Request Time is the

time at which the CPU either has, or will make, another request. The TOA field indicates when the next memory word will arrive into the *Block Buffer*. However, if a write was in progress, this field would be a TOD field, and would indicate the time that the next word will leave the *Write Buffer*.

7. Cache Hit and Buffer Hit Fields

The cache hit field indicates whether a request is a hit or not. The buffer hit for a read request indicates whether the data requested is in the *Block Buffer*. A buffer hit for a write request indicates that the *Write Buffer* needed to write the data to memory anyway. A buffer hit will only occur during a cache miss. Buffer hits allow the designer to determine how many times the scoreboarding was used during a run to avoid a memory access. However, the true measurement of a cache's performance is its average access time.

8. Address Block Selection Display

During a trace run it is helpful to see the cache set that the request address got mapped to. This includes all the blocks that the cache had to work with to satisfy the request. If the request is a hit, the block that it hit on has to be in this set. If a block victim is chosen, it has to be chosen from this set.

9. Buffer Displays

The contents of all the buffers are displayed so that the designer may see what the memory is working on. The *Request Size* is the number of bytes that have to be read in order for the current request to have all the data originally asked for. This number might be reduced from the original request size if part of the data is in the cache or if *Block Buffer* is allowed to contribute data to the request. During the trace, the address, size, and request size will constantly change as CPU requests, and memory accesses and transfers. are made. The block field indicates which cache block the read data will be placed in. The priority field indicates the priority of the memory request. A zero priority indicates that the request is in progress. The next lowest number will be serviced next, unless a new memory request is made. If more than one request has the same priority number, then the read buffer will take priority. If the read buffer has more than one request with the same priority, then the priority will switch to FIFO.

10. Time Required and Completion Time Fields

Every memory request has a *Time Required* to complete and a *Completion Time*. The *Time Required* to complete is the time that memory will have to service the request. The *Completion Time* is the time that the request is expected to be removed from the buffer.

11. Next Command Please

The next command line includes a prompt for the user of all the available commands. Shown in Table 3 is a list of all the commands. In the following paragraphs, these commands are discussed in detail.

TABLE 3. TRACE COMMANDS

Trace Display (T) Results Display (R) Stall Timing Display (S) Cache Arguments Display (C) Go To A Specific Time (G #) Increment Time (#) Decrement Time (-#) Help (H)

B. RESULTS DISPLAY

The *Results Display.* shown in Figure 2, provides the user with the number of requests, cache hits, and buffer hits. The hit rates are a combination of both the cache hits and the buffer hits. The *Request Time Histogram* gives the number of requests that were completed in the prescribed time. The total amount of time spent on each request, and the average access times, are also displayed. As discussed previously, the average access time is the ultimate measure of cache performance.

Requests Break Down Number Number Number Request of of of Hit Miss Cache Hits Buffer Hits Types Requests Rates Rates Read 4 1 1 50.00% 75.00% Write 7 4 0 57.14% 42.86% Total 11 5 1 54.55% 45.45% Request Time Histogram. Ave Access Time=00 Time=01 Time=02 Time=03 Time>=04 Total Time Read 0 0 0 2 2 11 2.750000 Write 3 4 0 0 ٥ 0.571429 4 21 ٥ Idle 0 21 ٥ 0 Next Command Please [T, R, S, C, G #, #, -#, Help] >>> **Figure 3 Results Display**

C. STALL DISPLAY

.

The stall display provides the designer with an exact account of where the cache spent all its time. As shown in Figure 4, the stall time histogram lists all the events that the cache has ever waited for, and the number of times that the cache waited for an event within a designated period.

Stall Time Histogram Time=00 Time=01 Time=02 Time>=03 Total Nothing 0 1 3 21 Read Cache Request 0 4 0 0 4 Write Cache Request 0 4 0 0 4 Read Memory Request 0 0 0 2 7 Write Memory Request 0 0 0 0 0 Full Read Burffer ۵ 0 0 0 0 Full Write Buffer 0 0 0 0 0 **CPU** Cache Access 0 0 0 0 0 Next Command Please [T, R, S, C, G#, #, -#, Help] >>> **Figure 4 Stall Timing Display**

D. CACHE ARGUMENTS DISPLAY

The cache arguments display allows the user to review the arguments used by the

simulator. Figure 5 shows an example of the cache arguments display.

```
Cache Arguments List
Cache Size:
                         00008192
                                       Read Forward:
                                                                    Yes
Block Size:
                         00016
                                       CPU Waits For Cache Writes:
                                                                    No
                        00004
Sub Block Size:
                                        Search Block Buffer:
                                                                    Yes
Associativity:
                        04
                                       Update Read Buffer:
                                                                    Yes
                         00004
Word Size:
                                       Remove Read Duplicates:
                                                                    No
Read Cache Access Time: 0
                                       Remove Write Duplicates:
                                                                    No
Read Cache Hit Time:
                         0
                                       Read Priority:
                                                                    10
Read Cache Miss Time:
                         0
                                       Write Priority:
                                                                    11
Write Cache Access Time: 1
                                       Read For Write Allocate:
                                                                    12
Write Cache Hit Time:
                         1
                                       Write Dirty Block Priority:
                                                                    13
Write Cache Miss Time:
                         0
                                                                    100
                                       No Priority:
Memory Access Time:
                         3
                                       Trace:
                                                                    Yes
Memory Transfer Time:
                         1
                                        Check:
                                                                    Yes
Buffer Cache Access Time: 1
                                       Test:
                                                                    No
Read Buffer Size:
                                       Key Board IO:
                         04
                                                                    No
Write Buffer Size:
                         04
                                       Data File Name:
                                                                    SACS.Dat
Block Replacement Policy: LRU
                                        Screen History Max Index:
                                                                    0004
                         Write Through File History Max Index:
Write Policy:
                                                                    0010
Write Miss Policy:
                         Write Allocate
Next Command Please [ T, R, S, C, G #, #, -#, Help] >>>0
                       Figure 5 Cache Arguments Display
```

E. GO TO A SPECIFIC TIME

Because data traces are usually very long, SACS was given the ability to run to a specific time. This allows the user to begin a long trace and inspect the results after a reasonable amount of time. If the user is debugging SACS because of a modification or, God forbid, there is an original error in SACS, this command will allow the user to advance to the last time the error occurred. If the time specified is earlier than the current time, then

SACS will temporally turn off the trace, restart the run from the beginning, and stop at the desired time. Once SACS is at the desired time, it will turn the trace mode back on. To the user, it will appear that SACS went backwards. However, in fact, SACS can not run its simulations in reverse. Obviously, if the *Desired Time* is vary large, then this process could take a great deal of time.

F. INCREMENT TIME

Increment time allows the user to adjust the time using a relative step size instead of an absolute desired time.

G. DECREMENT TIME

Decrement time allows the user to adjust the time using a relative step size instead of an absolute desired time. Again, SACS must restart the run from the beginning to stop at the desired time.

H. HELP DISPLAY

The help menu, shown in Figure 5, gives the user simple descriptions of what all the trace commands can do.

		Help Menu
D	race Display isplays curr E buffers.	: ent request, status of memory, and contents
D		ay weak down of read and write cache hits, and including a timing analysis.
D		Display: stogram of the time spent on each stall. sent time delays in completing a request.
• •	-	nts Display: arguments to SACS.
[G]	Go :	Go to end of run.
[G #]	Go To:	Go to Time #.
[#]	Step:	Increment Time By #.
[-#]	Back Step:	Decrement Time By #.
(H)	Help:	Displays this help menu.
Next	Command Plea	ase [T, R, S, C, G #, #, -#, Help] >>>🕻
		Figure 5 Help Display

V. SACS DESIGN

A. OVERALL STRUCTURE OF SACS

SACS simulates all events one clock cycle at a time using a global variable named *Time*. Normally, it is preferable to perform timing simulations using event queues so that time can advance to the next event. However, in most cache simulations, so many events happen in one clock cycle that an event queue would probably not improve the performance of the simulator.

B. MAIN EVENT LOOP

In the main event loop of SACS, *Time* is incremented one clock cycle at a time. *Time* is never changed by any other procedure. The requests are entered into the simulation from *Get Next Request*. Simulation of all events is performed by the *Main Event Loop* calling *Cache Model*, *Memory Model*, and *Update Cache*.

SACS insures that all events that can be started during a particular clock cycle are started, and that all events that can complete during a particular clock cycle do. CPU accesses to the cache are given priority over the block buffer cache updates.

SACS's main loop includes the source code to control testing, checking, and tracing. The *Desired Time* variable is controlled entirely by the *Main Event Loop*. *Desired Time* represents a user request to advance the simulation to a particular time with the trace off. SACS can not run *Time* backwards. However, if the *Desired Time* is less than *Time*,

then *Time* is reset back to zero and the run is repeated up to the *Desired Time*. The user can make time requests using arguments "G #", "#", or "-#".

Throughout Main Event Loop. Cache Waiting For is checked to see if it's equal to Nothing. This indicates that the last request has been serviced and that the cache is ready for the next request. The procedures that model specific events as Read Hit, Read Miss, and Access Cache are called repeatedly during their simulations. They utilize Cache Waiting For and Time to determine what to do next. If any of these procedures need to wait for a period, either to simulate an access or because a resource is not available, then they will set Cache Waiting For to the appropriate value. The modeling procedures in Memory Model work the same way using Memory Waiting For.

Whenever SACS finds an error or a discrepancy then the boolean variable Discrepancy Found is set to Yes. This forces SACS into a trace mode so that the user may try to identify the cause of the error. In test mode, a discrepancy forces SACS out of test mode so that the trace file that caused the error is not erased by a new file.

C. CACHE MODEL

Cache Model makes all the necessary calls to simulate cache memory. Cache Model decides which calls to make based on the values of Cache Hit and Request. This function is called every time Time is incremented. If there are no read or write requests waiting to be completed, the function does nothing. The value of Cache Hit will remain Unknown until the appropriate cache access time has expired. Then, Cache Model will call Is Request A Hit to determine if the request is a hit or a miss.

1. Is Request A Hit

Is Request A Hit determines if the request is a hit or a miss, and sets Cache Hit to the appropriate value. Is Request A Hit will find the Set Number that the data is supposed to be in. Then, all Cache Block Addresses in that set will be checked to see if they equal the Block Address for that request. If the correct block is found, then all sub blocks that are required to satisfy the request will be inspected for validity. If they are valid then Cache Hit will equal Yes.

2. Read Hit

Read Hit is called to simulate a cache hit during a read request. Read Hit simply finishes simulating the cache access for the hit. Read Cache Hit Time is the time required to send the data from the cache to the CPU. Note that the time to locate the block in the cache is simulated in Cache Model. Read Hit is called repeatedly while Time is incremented until Access Cache returns with Cache Waiting For equal to Nothing. Access Cache will return Cache Waiting For equal to Read Cache Request until the Read Cache Hit Time has expired.

3. Read Miss

Read Miss is called to simulate a cache miss during a read request. Read Miss first simulates the time it would take to perform all the block management for a read miss. This time is called Read Cache Miss Time. Once that time has expired, Read Miss will call Select Block Victim to pick a block in the set. When Select Block Victim returns with Cache Waiting For equal to Nothing the Request Block Number will contain the new block number where the data will be placed.

Once the new block has been chosen, *Read Miss* will call *Add To Read Buffer*. If *Read Forward* is selected, then *Required Size* for the memory request will be equal to the *Request Size*. However, if it is not, then *Required Size* for the memory request will equal *Block Size*. The *Required Size* in read memory request tells the *Memory Model* how much of the requested data must be read into the *Block Buffer* before resetting *Cache Waiting For* back to *Nothing*. By setting *Required Size* equal to *Block Size*, *Read Miss* is forcing *Memory Model* to read in the entire block before setting *Cache Waiting For* back to *Nothing*. Once the *Memory Model* has received the data, it is assumed to be available to the CPU during that clock cycle.

4. Write Hit

Write Hit is called to simulate a cache hit during a write request. Write Hit will first simulate the time to write the data to the *Request Block Number* in the cache. The time to locate the block was simulated by *Cache Model*. Once Write Cache Hit Time has expired then Write Hit will perform the block management for the request. The block management is dictated by the Write Policy. For a Write Back policy, the sub blocks written to must have their dirty bits set. This is done by Set Dirty Bit. For a Write Through policy, the memory request must be entered into the write buffer. This is done by Add To Write Buffer.

5. Write Miss

Write Miss is called to simulate a cache miss during a write request. Write Miss will first simulate the time needed to make all memory requests. This time is called Write Cache Miss Time. This is only the time required to make the requests, not the time required to complete them. The time to determine that the correct block was not in the cache memory was simulated by Cache Model. The memory requests are entered into the buffers after the Write Cache Miss Time expires. The memory requests are dictated by the Write Miss Policy. The simplest policy is Write Around. For a Write Around policy, the write data is placed in the Write Buffer by Add To Write Buffer. Write Allocate, however, is the toughest simulation in SACS. Write Miss must first choose a block to put the new data in. This is done by Select Block Victim. Block data not provided by the write request has to be read in. This read request is made by Add To Read Buffer. The read address is calculated by adding the request size to the address. Because new address may be in the next block, the *Block Sizc* may have to be subtracted to make the addition modulo. Sub blocks that were written to in there entirety will have there valid bits set to reflect the presence of the data provided by the CPU. However, if only part of a sub block was written to, then the Cache Valid Bit will not be set.

Write Miss uses the Write Policy to dictate how the write data is to update the memory. For a Write Back policy, dirty bits are set by Set Dirty Bits. For a Write Through, the data is added to the Write Buffer by Add To Write Buffer.

6. Access Cache

Access Cache is called to simulate the CPU accessing the cache. Access Cache first waits for the cache not to be busy. The only reason it could be busy is if the Block Buffer is in the process of updating the cache. During this time, Access Cache will return Cache Waiting For equal to CPU Cache Access. Once the cache is not busy then Cache Busy is set to Yes. locking out the Block Buffer from accessing the cache. Then, Cache Waiting For will be set equal to Waiting For Request. This is a local variable passed by the caller. It will either be equal to Read Cache Access or Write Cache Access. Then, Cache Busy is set for the time specified by Request Time. Request Time is a local variable. It could equal any of the hit, miss, or access times. Once Request Time has expired then Access Cache will set Cache Busy equal to No, and Cache Waiting For equal to Nothing.

7. Select Block Victim

Select Block Victim chooses the next block to be used and writes the dirty sub blocks out to the Write Buffer. Select Block Victim first surveys the cache set that the Request Address maps to. The survey includes finding the block that was least recently accessed. This Block Number is stored in LRUBlock. Once the set has been surveyed then the Replacement Policy dictates how the block is chosen. For the LRU policy, Request Block Number is set equal to LRUBlock. For the FIFO policy, Cache Next Block keeps track of the next victim block for each set. Cache Next Block is initialized to all zeros during the beginning of a run. Therefore, it must be checked to see if it is between the first and last blocks for the set. If it is not, then Cache Next Block for Set Number is reset to First Block. Once Select Block Victim knows it has a valid Cache Next Block then Request Block is set equal to it. Then, Cache Next Block for the Set Number is incremented. For RAND policy, the block number is chosen randomly from all the blocks in the set.

Select Block Victim writes all dirty sub blocks to the write buffer using Write Dirty Sub Blocks. Write Dirty Sub Blocks takes care of clearing the dirty and valid bits in the block. Once Select Block Victim is called and it gets to the bottom of the function with Cache Waiting For equal to Nothing, then the Cache Block Address for the Request Block Number is set equal to the block address of Request Address.

8. Set Dirty Bits

Set Dirty Bits sets the dirty bits for all sub blocks that contain data that was modified by a write request.

9. Write Dirty Sub Blocks

Write Dirty Sub Blocks is called to simulate writing all the dirty sub blocks in the Request Block. Write Dirty Sub Blocks not only clears all the dirty bits, it also clears all the valid bits. Write Dirty Sub Blocks prepares a block to receive new data, and is called after a block has been selected as a victim. Write Dirty Sub Blocks will search the block for consecutive dirty blocks and splice them together into one write request. The write request is then added to the Write Buffer. All of the sub blocks that make up the request will have their dirty and valid bits cleared. This process of searching and writing is repeated until all the bits are not dirty. Then, all the valid bits are cleared.

10. Add To Read Buffer

Add To Read Buffer takes the elements of a request and adds the request to the *Read Buffer*. It will perform all of the searches and updates necessary to support the appropriate scoreboarding protocols.

Add To Read Buffer will begin by searching the cache and Block Buffer for each byte in the request, starting at the beginning of the request. Every time a byte is found in one or the other, the Address is incremented while Size and Required Size are decremented. This simulates removing the available data from the front of the request. Then, Add To Read Buffer will search the cache and Block Buffer for the data at the end of the request. Every time a byte is found, the Size of the request is decremented by one. If the byte was a required byte then the *Required Size* is also decremented. This simulates removing any data available from the end of the request. Add To Read Buffer is either left with a request that has a *Size* equal to zero or the end points are both needed from memory. If the *Required Size* is zero then the request is a buffer hit, otherwise the request is a buffer miss. If the request is already a cache hit then the buffer hit is for some block management request. These kinds of buffer hits are not recorded because it would confuse the Results Display by making it possible to get a hit rate greater than 100%. If the Size is not zero and *Remove Read Duplicates* is equal to No then the request is added to the end of the Read Buffer using Append. Append is a buffer utility that adds the request to the end of the buffer. The request must be added to the end of the buffer in order not to interfere with Memory Model. which may be in the middle of a memory read. If Remove Read

Duplicates is equal to Yes then the first byte in the request will be spliced into the Read Buffer.

Splice is another buffer utility. Splice will first search the Read Buffer for the byte. If it can't find a request in the buffer that contains the byte then it will search for a memory request that is getting data from the same block. If one is found then the request is modified to include the new read byte request. If no suitable request can be found then Splice will add a one byte request to the Read Buffer. The Address is then incremented while Size and Required Size are decremented. Then, the cache and Block Buffer are searched for the next byte. If it is not found then the next byte is spliced into the Read Buffer. This process is repeated until all of the bytes of the request have either been spliced into the Read Buffer or found.

The *Buffer Hit* is normally defined as when the data is available but not in the cache. However, in order to support the testing of SACS, the definition of a buffer hit is revised to mean that a request was found to have accrued recently, and that given time to complete all block management requested data would have been in the cache. This allows *Test SACS* to predict the hits of a test run without taking into account the time it takes to perform the block management.

Every time a request is spliced into the read or write buffers, the *Time To Execute* and *Completion Time Estimate* must be recalculated. The new time estimates are performed by *Calculate Time Estimates*.

11. Search Cache

Search Cache is called by *Add To Read Buffer* to find any parts of the request that may already be located in the cache. This must be done because if a read request follows a write request using a write allocate policy, then part of the read may be in the cache while the rest may still need to be read from memory. *Search Cache* checks all *Cache Block Addresses* in the cache set. If any of the cache block addresses equal the block address of the byte, then *Search Cache* checks the *Cache Valid Bit* for the sub block that the byte is located in. If the sub block is valid then *Search Cache* returns *Yes*.

12. Add To Write Buffer

Add To Write Buffer adds one record to the write buffer. It also updates the Read Buffer if the Update Read Buffer argument is asserted. The process of updating the Read Buffer is simply changing the requests so that data made available by the write request is not requested from memory. Update Read Buffer should not be used unless the word and sub block sizes are equal. This is because a write request may reduce a read request to where the read request will not be large enough to validate a sub block. The write request may also be unable to set any valid bits because of sub block alignment. The result is that a sub block that was suppose to be read in is not.

D. MEMORY MODEL

Memory Model makes all the necessary calls to simulate main memory. Memory Model decides which calls to make based on Memory Waiting For. This function is called every time Time is incremented. If there are no read or write requests waiting to be completed, the function does nothing. *Memory Model* contains a loop that forces the procedure to continue modeling until *TOA* and *TOD* are not equal to *Time*. This insures that if there are any events that occur in zero clock cycles then the next event is allowed to start.

Memory Model calls Select Memory Request to choose a request from either the read or the write buffers. Memory Model calls Start Reads and Start Writes to simulate accessing memory and receiving the first word of a memory request. Continue Reads and Continue Writes are then called to simulate the memory transfer of the following words of data.

1. Select Memory Request

Select Memory Request is called when memory is waiting for nothing. Select Memory Request chooses a request from either the read or write buffers based on priority. The request is not returned however, and the request is left at the top of the buffer with its Priority set to zeros and Access In Progress set equal to Yes. If a request is found, then Memory Waiting For is set to Memory Read Request or Memory Write Request, depending on whether the request was found in the read or write buffer.

2. Start Reads

Start Reads begins a read request, simulating the first word read from memory. The time to complete this read is called *Memory Access Time*. The *Block Buffer* is initialized in preparation to receive the new data words. If *Block Waiting For* is not equal to *Nothing* then *Start Reads* will have to wait before allowing the new memory read request to start. If Start Reads does have to wait for the cache then Memory Waiting For is set equal to Cache Update, otherwise Memory Waiting For is set to Memory Read Access. The new block record is equal to the Read Buffer with its sizes set to zero. This gives the Block Memory Request the same block number as the Read Memory Request. The Address is aligned to Word Size. The Address must be aligned because the words read in will be aligned to Word Size. The new Block Memory Request is simply pushed onto the Block Buffer. Block Waiting For is set equal to Memory Block Transfer to indicate that data is being transferred from memory to the Block Buffer.

3. Continue Reads

Continue Memory Reads continues the memory read request started by Start Memory Reads. It simulates every read from memory other than the first word, which is simulated by Start Memory Reads. The time to complete each word transfer is equal to Memory Transfer Time. The block and read buffers are altered every time a word is read from memory. Once a request is complete, it is removed from the Read Buffer and Memory Waiting For is reset to Nothing. Block Waiting For is set to Block Cache Access in preparation to transfer the new data to the cache. If the Completion Time Estimate for the memory read request is not equal to Time then a time prediction error is raised.

4. Start Memory Writes

Start Memory Writes begins a memory write request, simulating the first word written to memory. The time to complete this one word write is called Memory Access Time. Memory Waiting For is set to Memory Write Access.

5. Continue Memory Writes

Continue Memory Writes continues the memory write request started by Start Memory Writes. Like Continue Memory Reads, it simulates every write to memory other than the first word, which is simulated by Start Memory Writes. The time to complete each word transfer is equal to Memory Transfer Time. The Write Buffer is altered every time a word is written to memory. Once the memory write request is complete, it is removed from the Write Buffer, and Memory Waiting For is reset to Nothing. If the Completion Time Estimate for the memory read request is not equal to Time when the request is completed then a time prediction error is raised.

6. Update Cache

Update Cache simulates entering data form the Block Buffer into the cache. Update Cache first checks whether or not the cache is busy. If it is not, then Cache Busy is asserted and Block Waiting For is set equal to Block Cache Transfer. The Block TOA is calculated to enable Calculate Time Estimates to predict the completion times for additional memory read requests in the buffer. If the cache is busy then the previous memory request time completions may be wrong. That is because all of the last estimates counted on the old Block TOA. Therefore they all must be recalculated.

Once the *Buffer Cache Access Time* has expired then *Block Waiting For* is set equal to *Nothing* and the *Cache Busy* is deasserted. The read data must then be removed from the *Block Buffer*. The appropriate sub blocks in the cache will then have their dirty bits cleared and valid bits set.

7. Add A Word To Memory Request

Add A Word To Memory Request adds a word to a Memory Request as if it had been read in from memory. The address is first aligned to Word Size. Then, the size is incremented by Word Size. This simulates the data being added to the request.

8. Remove A Word From Memory Request

Remove A Word Form Memory Request removes a word from a Memory Request as if it had been written to memory. A copy of the Address is first stored in Old Address. Then, the Address is word aligned and incremented by Word Size. The Required Size and Size are then decremented by the difference of the new Address and the Old Address. Finally, if the Address is outside the range of the original block, then Address is decremented by Block Size to simulate modulo addition This simulates removing a word from the memory request, taking into account word and block alignment constraints.

E. TIME ESTIMATES

Time estimates are performed to provide a method of testing Cache Model, and Memory Model's handling of the read and write buffers. These two procedures are located in "TimeEst.c"

1. Update Time To Execute

Update Time To Execute calculates the time to complete a memory transfer given Memory Request. Memory Request could be a read or write request in a buffer. Update Time To Execute changes the Time To Execute field to the new value. Time To Execute is calculated by first finding the number of Words To Be Transferred. If the Memory Request is not being accessed then the Time To Execute is simply the Access Time plus the Transfer Time multiplied by one less than Words To Be Written. If the Memory Request is in progress then the new Time To Execute is dependent on TOA or TOD of the next word. Memory Waiting For dictates whether to use the TOA or TOD. If Memory Waiting For is equal to Cache Update then the request has not actually begun transferring data. Therefore, the Time To Execute can be calculated as if the read request is not in progress.

2. Calculate Time Estimates

Calculate Time Estimates updates the Completion Time Estimates for each request in both the read and write buffers. This function is called whenever the Cache Model adds to the read or write buffers. Calculate Time Estimates must be called every time new data is entered into the buffers. This is because all previous estimates did not take into account the new data requested. Calculate Time Estimates first orders all entries in both the Read Buffer and the Write Buffer by priority. Then, Calculate Time Estimates steps though both buffers simultaneously, each time picking the request that has the highest priority and adding the time to execute to the Time Estimate. The Time Estimate becomes that requests Completion Time Estimate. This process is repeated until all requests have a new Completion Time Estimate. Time To Execute, for cache request, is updated before it is used to calculate the Time Estimate.

VI. PROGRAM VALIDATION

A. TESTING SACS

Program validation was considered to be a paramount issue in designing and implementing SACS. The debugging techniques for SACS were engineered during the early planning phases, before any code was written. In fact, there was a great deal of energy spent trying to make SACS a general event simulator. Not only would this have made it easier for the user to alter the protocols, but more importantly, it would have been easier to test the program. It would have been easier because the number of different kinds of event transitions would have been less than the number of different cache argument permutations. This method was aborted because data that was stored in the cache and the buffers was completely different. Another problem that plagued this method was that the scoreboarding techniques were unique for each buffer. Having abandoned the previous method, and recognizing that SACS would have dozens of input parameters (37 to date), a great deal of concern developed over how the program could be tested. It was decided that hand testing would prove to be ineffective in eliminating most or all of the programming errors. Therefore, an automated testing routine was developed. The testing routine was incorporated into the source code of SACS and can be activated using the -test argument. When the program is in the test mode, it goes into an infinite loop generating pseudo-random load and store instructions. Each trace is processed using the same code as if the trace was generated by a designer. Each time a new trace run is executed, the input parameters are randomized. This testing method is the backbone of all other validation methods for SACS. Other error checking is performed during this process. However, the random trace and random argument testing is the best method to ensure that all lines of code in SACS get executed during the test phase of SACS. This prevents SACS from experiencing a catastrophic failure during an actual simulation because almost all instructions are executed during the testing phase. SACS tries to predict the number of read and write hits for each run. These predictions are compared to the number of cache and buffer hits if the input arguments are expected to make the cache and buffer hits reflect the predictions. An example of when the input arguments would make it impossible to predict a hit or a miss is when the rand block replacement policy is used. A block of data that has just been read into the cache may be selected as a victim. This makes it impossible to predict which blocks will be in the cache at the beginning of the next request. Another example is when a read forward policy is used and the block buffer is not searched. Data expected to be in the cache may be in the *Block Buffer*, or in the *Read Buffer*, waiting to complete the block transfer. This requires that the predicted hits only be compared when the block and read buffers are searched. It also requires that during the test mode, buffer hits will include the read buffer. Policies that can not be checked for predicted hits are allowed in the test because they can be checked for other things including the simple, yet important requirement that the program does not spontaneously abort.

The instructions that are randomly generated for a test trace are seeded from 64 test vectors. These test vectors each have 7 read or write instructions. The number of these vectors to be used to generate a trace is randomly chosen. The actual test vectors to be used are also randomly chosen. Each test vector is assigned a random set of block addresses. Each of the block addresses for a particular test vector will map to the same set in the cache. The actual data address for each request is formed by taking the block address and adding a random number such that the data address is still in the same block. The size is also chosen randomly in such a way that the request does not violate block adjument.

Once all the test instructions have been created, they are randomly shuffled in such a way that the final number of hits and misses will remain the same as predicted.

B. CHECKING COMPLETION TIME

The timing analysis of SACS is so important that it was decided that every timing test that could be performed would be performed. SACS simulates events based on the current time only because some events can be predicted, such as the time that a buffer request would be removed from a buffer. A good timing test would be to calculate the estimated time of completion. Then, check to see if that estimated time is the same as the time that the request is removed from the buffer. If they do not match then an error is indicated. This kind of error checking goes on during every run whether it's a test run or a user's run.

42

C. CHECKING GLOBAL VARIABLES

SACS uses 82 global variables. Approximately half of the global variables are constant during a single run. These variables mostly represent input parameters, and although they are changed in between test runs, they remain constant for the rest of the trace run. SACS was written in C, a powerful language that permits the programmer to create some powerful and elusive bugs. Specifically, C allows assignments to be buried in logical expressions. This capability could easily result in altering input parameters instead of checking a parameters value. To avoid this kind of error and others like it, copies of all constant global variables are made before the beginning of the trace run. At the end of every simulated clock cycle these variables are compared to their original copies. If a discrepancy is found then an error is indicated.

Global variables that are not constant are also inspected. They are inspected to ensure that they are all within acceptable boundaries. These boundaries are not always constant. For example, histogram index and total time should always exceed Time.

VII. SAMPLE RUNS

A. EXAMPLE SACS SIMULATION RUN

In the first simulation run for SACS the default parameters were used. This run will demonstrate a write allocation miss and a write through hit. This run will also demonstrate a read miss that takes advantage of removing duplicates, and how a write request can update the read buffer. Table 4 shows the trace data used for the simulation run.

able 4 TRACE D	ATA FOR	RUN
Request Address	Siz⊢	Time Until Next Request
x00000100	4	1
×00000108	н	1
x00000104		1
	Request Address x00000100 x00000108	Address Size x00000100 4 x00000108 8

v Indicates a write request

The *Request Type* is either a read or a write request. Read requests are indicated with a lower case "r". Write requests are indicated with a lower case "w". The address is read as a long hexadecimal integer. The *Request Size* is a long unsigned decimal integer. It represents the size in bytes. *Time Until Next Request* is the time between when the CPU's current request is complete and when the CPU makes the next request. The simulation run was performed by loading the trace data from Table 4 into an ASCII data

file named "SACS.Dat". Then, SACS was started with the trace mode on. The first trace display that SACS produced is shown in Figure 6.

Current Request: Write Time: 1 00000100 Address: Next Request Time: 2 04 Size: Cache Waiting For: Write Cache Request Memory Waiting For: Nothing Cache Hit: Unknown Block Waiting For: Nothing Buffer Hit: Unknown Set Block Address V/D V/D V/D V/D 00016 00000 00000000 0 0 0 0 0 0 0 0 00000 0000000 0 0 0 0 0 0 0 0 00000 00000000 0 0 0 00 0 0 Read Buffer Address Size Reg. Block Priority Time Req. Comp. Time Write Buffer Address Block Size Reg. Priority Comp. Time Time Reg. Block Buffer Address Size Req. Block Priority Time Req. Comp. Time Next Command Please [T, R, S, C, G #, #, -#, Help] >>> Figure 6 Trace Display For Time=1

Figure 6 shows the status of SACS after the first clock cycle. The Cache Waiting For field shows that SACS is modeling the cache access. Memory Waiting For is Nothing because the cache does not know if the request is a hit or a miss. Block Waiting For is Nothing because no read requests have started. The Next Request Time indicates that the CPU will send another request at Time equal to 2. Cache Hit and Buffer Hit are Unknown because the cache block still has not been accessed. The request will be mapped to set number 16, block 64. The trace display for *Time* equal to 2 is shown in Figure 7. This display shows that the CPU has made the second write request. Again, the *Cache Waiting For* indicates that the cache is accessing block 64. The *Memory Waiting For* indicates that memory is accessing the first word in memory for the last write request. The *TOD* indicates that the first word will be written to memory at *Time* equal to 5. Cache and buffer hits are again *Unknown* because block 64 has not been accessed. The set data indicates that the last write request at 100 validated the first sub block. The *Read Buffer* has the remaining data needed for block 64. The *Rcq.* field is the number of bytes required to satisfy the CPU request. None are required in this case because the data was only needed to fulfill a block management requirement. The *Write Buffer* shows the last write request. It also predicts that the memory write request will be complete at *Time* equal to 5.

Current Request: Write Time: 2 00000108 Address: Next Request Time: 3 Size: 08 TOD: 5 Cache Waiting For: Write Cache Request Memory Waiting For: Memory Write Access Cache Hit: Unknown Block Waiting For: Nothing Buffer Hit: Unknown Address V/D V/D V/D Set Block V/D 00016 00064 00000100 1 0 0 0 0 0 0 0 00065 00000000 0 0 0 0 0 0 0 0 00066 00000000 0 0 0 0 0 0 0 0 00067 00000000 0 0 0 0 0 0 0 0 Time Req. Read Buffer Address Size Req. Block Priority Comp. Time 00000104 00 00064 10 12 12 5 Write Buffer Address Time Req. Size Reg. Block Priority Comp. Time 00000100 04 00 00000 00 5 3 Block Buffer Address Block Comp. Time Size Reg. Priority Time Reg. Next Command Please [T, R, S, C, G #, #, -#, Help] >>> Figure 7 Trace Display For Time=2

The next display is for *Time* equal to 3, and is shown in Figure 8. This display shows that cache is still working on the last write request. *Cache Waiting For* still indicates *Write Cache Request* because the default for a write hit requires one clock cycle after the cache has been accessed to update the cache. The memory is still waiting for the memory access of the first write memory request. The *Next Request Time* indicates that the CPU is waiting for the cache to finish with the last write request.

Current Request: Write Time: 3 Address: 00000108 Next Request Time: 3 Size: 08 TOD : 5 Cache Waiting For: Write Cache Request Memory Waiting For: Memory Write Access Cache Hit: Yes Block Waiting For: Nothing Buffer Hit: No Set Block Address V/D V/D V/D V/D 00000100 1 0 00016 00064 0 0 0 0 0 0 00065 0000000 0 0 00 0 0 0 0 00066 0000000 0 0 0 0 0 0 0 0 00067 00000000 0 0 0 0 0 0 0 0 Read Buffer Address Size Time Req. Reg. Block Priority Comp. Time 00000104 12 00 00064 12 5 10 Write Buffer Address Req. Block Time Req. Comp. Time Size Priority 00000100 04 00 00000 00 5 ٦ Block Buffer Address Size Reg. Block Priority Time Reg. Comp. Time Next Command Please [T, R, S, C, G #, #, -#, Help] >>> Figure 8 Trace Display For Time=3

Figure 9 shows the display for *Time* is equal to 4. The last write request has completed and the data provided by the frite request was placed in block 64. As a result, the last two sub blocks are valid. The data was also placed into the *Write Buffer*. At first, it seems as though the two write memory requests should have been combined. The

resulting request would have had an address of 108 and a size of 12. Because words are accessed in memory in modulo form, the data for the first sub block would have been accessed last. However, because the last memory write request was in progress, the request could not modify its starting address. Therefore, two different requests resulted, and the *Read Buffer's* memory request size has been reduced by 8 bytes. This is an example of updating the Read Buffer with write data. This scoreboarding policy is a default for SACS, and can be disabled. The result is that the read request does not have to a_{π} does data that was provided by a write request.

Current Request: Read Time: 4 00000104 Address: Next Request Time: 6 Size: 02 TOD : 5 Cache Waiting For: Read Cache Request Memory Waiting For: Memory Write Access Cache Hit: Unknown Block Waiting For: Nothing Buffer Hit: Unknown Set Block Address V/D V/D V/D V/D 00016 00064 00000100 1 0 0 0 1 0 1 0 00065 0000000 0 0 0 0 0 0 0 0 00066 0000000 0 0 0 0 0 0 0 0 00067 00000000 0 0 0 0 0 0 0 0 Priority Time Req. Comp. Time Read Buffer Address Size Req. Block 00000104 04 00 00064 12 з 12 Comp. Time Write Buffer Address Size Req. Block Priority Time Req. 00000100 04 00 00000 00 1 5 00000108 00 00000 08 9 11 4 Comp. Time Block Buffer Address Size Req. Block Priority Time Req. Next Command Please [T, R, S, C, G #, #, -#, Help] >>> Figure 9 Trace Display For Time=4

Figure 10 shows the trace display for Time equal to 5. The last read request has turned out to be a miss. The buffers were also no help. At first glance, it might seem as though the read buffer should have provided a buffer hit. This would have been true if SACS were in a test mode. However, in a non test mode, the read buffer is not searched because the data is not really available. It still has to be read in from memory. The first write memory request starting at address 100 has completed, as predicted at *Time* equal to 5. The next memory request was chosen to be the write request because it had a high priority of 11, versus the read memory request with a priority of 12. Unfortunately, the request began before the cache could raise the priority to 10. Once the write request began, the priority went to 0 to prevent interruption.

Current Request: Read Time: 5 Address: 00000104 Next Request Time: 7 02 Size: TOD: 8 Cache Waiting For: Read Memory Request Memory Waiting For: Memory Write Access Cache Hit: No Block Waiting For: Nothing Buffer Hit: No Set Block Address V/D V/D V/D V/D 00016 00064 00000100 1 0 0 0 10 10 0 0 0000000 0 00065 0 0 0 0 0 0 00000000 0 0 0 0 00066 0 0 0 0 00067 00000000 0 0 00 0 0 0 0 Time Req. Read Buffer Address Size Reg. Block Priority Comp. Time 00000104 04 02 00064 10 3 12 Time Req. Write Buffer Address Size Req. Block Priority Comp. Time 00000108 00 00000 08 00 ۹ A Block Buffer Address Size Block Time Req. Comp. Time Req. Priority Next Command Please [T, R, S, C, G #, #, -#, Help] >>> Figure 10 Trace Display For Run #1, Time=5

From the *TOD* in Figure 10, it is obvious that little will happen until at least the first word is sent to memory. The display trace for *Time* equal to 8, when the first word is written to memory, is shown in Figure 11. It shows how SACS adjusts its buffers to represent individual words sent or recur ed from memory. The *Memory Waiting For* switched to *Memory Write Transfer*, illustrating the transition from memory access to memory transfer. The *TOD* shows that the write will be complete at *Time* equal to 9, which is a lot better than the 3 clock cycles normally used to access memory.

Current Reque Address:		ead 0000104		Time: Next Request Time:	8 10
Size:	02	2		TOD:	9
Cache Waiting	For: Re	ead Memory	Request		
Memory Waitir	ng For: Me	emory Writ	e Transfer	Cache Hit:	No
Block Waiting	For: No	othing		Buffer Hit:	No
Set Block	Address	V/D V/D	V/D V/D		
00016 00064	00000100	10 00	10 10		
00065	00000000	00 00	0 0 0 0		
00066	00000000	00 00	0 0 0 0		
00067	00000000	0000	0000		
Read Buffer	Address	Size	Req. Block	Priority Time Req.	Comp. Tim
	00000104	04	02 00064	10 3	12
Write Buffer	Address	Size	Req. Block	Priority Time Req.	Comp. Tim
	0000010C	04	00 00000	00 4	9
Block Buffer	Address	Size	Req. Block	Priority Time Req.	Comp. Tim
Next Command	Please [T, R, S,	C, G #, #, -#,	Help] >>>	

Figure 12 shows the completion of the write memory request, and the beginning of the read memory request at Time equal to 9. The Block Buffer has also been prepared to receive the read memory data. The Block Waiting For indicates that the Block Buffer is busy receiving read data from memory. The TOA shows that Time 12 is when the read memory request will be complete.

Curren Addren Size:	nt Reque ss:		Rea 000 02	1d 1001	.04						Time: Next TOD:	Reque	st T	ime:	9 11 12		
	Waitin	For:		a M	-		• Da			+	100:				12		
		ng For: 1				-		-			Cache	Hit:			No		
-		J For:		-							Buffe				No		
Set	Block	Address	\$	7/D	v/	'D	V/	D'D	v	/D							
00016	00064	0000010	0 1	. 0	0	0	1	0	1	0							
	00065	0000000	D C	0 (0	0	0	0	0	0							
	00066	0000000	D 0	0 (0	0	0	0	0	0							
	00067	0000000	0 0	0 (0	0	0	0	0	0							
Read 1	Buffer	Address		Si	ze		Rec	1.		Block	Priori	ty	Time	Req.	Con	р.	Tim
		0000010	4	0	4		02	2		00064	10	-		3		12	2
Write	Buffer	Address		Si	ze		Req	I .	:	Block	Priorí	ty	Time	Req.	Coa	P۰	Tim
Block	Buffer	Address		Si	ze		Req	1.	:	Block	Priori	.ty	Time	Req.	Com	p .	Tim
		0000010	4	0	0		00)		00064	00		:	3		12	:
Next (Command	Please	[]	, R	1, S	s,	c,	G	# ,	#, -#	, Help]	>>>□					

Figure 13 shows the completion of the read memory request at Time equal to 12. The Cache Waiting For indicates Nothing because the request was satisfied when the required bytes arrived in the block buffer. The memory has nothing to do because both the read and the write buffers are empty. The simulation is not finished however, because the block buffer still has to update the cache with the new block data. *Block Waiting For* shows that the transfer is in progress.

Last Request: Read Time: 12 00000104 Address: Next Request Time: 13 Size: 02 Cache Waiting For: Nothing Memory Waiting For: Nothing Cache Hit: No Block Waiting For: Block Cache Transfer Buffer Hit: No Set Block Address V/D V/D V/D V/D 00016 00064 00000100 1 0 0 0 1 0 1 0 00065 0000000 0 0 0 0 0 0 0 0 00066 0000000 0 0 0 0 0 0 0 0 00067 0000000 0 0 0 0 0 0 0 0 Read Buffer Address Size Req. Block Priority Time Req. Comp. Time Write Buffer Address Time Req. Size Reg. Block Priority Comp. Time Time Req. Comp. Time Block Buffer Address Size Req. Block Priority 00000104 00064 00 13 04 00 1 Next Command Please [T, R, S, C, G #, #, -#, Help] >>> Figure 13 Trace Display For Time=12

Figure 14 shows the trace display for Time equal to 13. This display shows how the block buffer updated block 64. One word of data was provided at address 104, making the second sub block valid. Once the block transfer was completed, SACS removed the memory request from the block buffer.

	Request	-	Rea	_							Time:			13		
Addre	85:		000	001	04						Next Request Time:			13		
Size:			02													
Cache	Waiting	J For:	Not	hin	g											
Memor	y Waiti	ng For:	Not	hin	g						Cache Hit	::		Unknown		
Block	Waiting	J For:	Not	hin	g						Buffer Hi	it:		Unknown		
Set	Block	Address	v	/D	v	/D	v/	D'D	v	ם/י						
00016	00064	0000010	0 1	0	1	0	1	0	1	0						
	00065	0000000	0 0	0	Ō	0	Ō	0	0	0						
	00066	0000000	0 0	0	0	0	0	0	0	0						
	00067	0000000	0 0	0	0	0	0	0	0	0						
Read	Buffer	Address		Si	.ze		Req	1.		Block	Priority	Time	Req.	Comp.	Tim	
Write	Buffer	Address	:	Si	.ze		Req	1.		Block	Priority	Time	Req.	Comp.	Tim	
Block	Buffer	Address	•	Si	ze		Req	Į.		Block	Priority	Time	Req.	Comp.	Tim	
Nevt	Command	Diesse	r T			2	с	G	# .	##	, Help] >>>	ר				

Figure 14 Trace Display For Time=13

Figure 15 shows the results display. This display is always shown at the end of the run. It is interesting to note that even with the SACS default parameters, which lean toward providing the fastest response time to all CPU requests, the average access time for the one read miss was 8 clock cycles. Had this simulation been done with Dinero III, the user could only have assumed that a 2 byte read would have taken the memory access time of 3 clock cycles.

8
es
00¥
800
67%
• • \$ \$
me
0000
0000

VIII. CONCLUSION

For more than a decade, caches have been designed and built. Despite the time and effort spent on cache designs, there seems to be no one design that has emerged as the best cache design. Even the most basic choices, such as associativity, block size, and whether to use a unified cache or two separate data and instruction caches, has not been a clear choice, or at least the correct choice was not agreed upon by all concerned.

The diversity of cache designs has been caused by budget constraints, changing memory technology, and changing CPU bandwidth requirements. Without proper timing information, matching the correct cache to the architecture is more of an art than a science. SACS offers a powerful tool in the early planning phase of a cache design. Its large set of scoreboarding, block management, and cache memory arguments allow the designer to survey different designs quickly. SACS is well documented and provides the designer with a number of debugging tools, including self-testing and global variable bounds checking. This makes modifying SACS to simulate a unique design feature extremely easy compared to other programs.

As mentioned throughout this paper, the most critical aspect of SACS is its ability to provide the designer with the average access time. Since the ultimate purpose of the cache is to minimize the average access time, any simulator that does not provide this number can only hope to provide the designer with superficial and misleading data. Future developments of SACS will include more elaborate timing information. The number of histograms will expand to include what the CPU, memory, and block buffer were waiting for during a run. A new stall histogram will be introduced that will allow the user to easily modify SACS to analyze any combination of conditions. For example, how many times does a read request wait for access to the cache memory while an old write miss request updates the allocated block. A new global variable will allow the user to change all the histogram displays to probability density tables.

LIST OF REFERENCES

- 1. Patterson, D. A., and Hennessy, J. L., Computer Organization & Design The Hardware/Software Interface, p. 458-481, Morgan Kaufmann Publishers, Inc., 1994.
- 2 Jouppi, N. P., "Cache Write Policies and Performance," Proceedings of the 20th Annual International Symposium on Computer Architecture, p. 191-201, May 1993.
- 3. Smith, A. J., "Cache Memories," *Computing Surveys*, vol. 14-3, p. 473-530, September 1982.
- 4. Hennessy, J. L., and Patterson, D. A., Computer Architecture, A Quantitative Approach, p. 403-425, Morgan Kaufmann Publishers, Inc., 1990.
- 5. Hill, M. D., and others, "Wisconsin Architectural Research Tool Set," Computer Architecture News. v. 21-4, p. 8-10, September 1993.

APPENDIX

SOURCE CODE FOR SACS

/****	***************************************	***
**	Page 1- 0	**
**	SACS.h	**
**		**
**	Part Of SACS 1.0	**
**	(StillAnother Cache Simulator)	**
**		**
**	Program Modified: 3/17/94	**
**	File Modified: 3/17/94	**
**		**
**	Author: William G. Smith	**
**	Address: Electrical Engineering Department	**
**	Naval Postgraduate School	**
**	Monterey, CA 93940	**
**		**
**	Copyright 1994, William G. Smith	**
**		**
**	Permission to use, copy, modify, and distribute this software and	**
**	its documentation for any purpose and without fee is hereby granted	**
**	provided that the above copyright notice appears in all copies. No	**
**	modified version of this program should be redistributed without the	**
**	authors consent. William G. Smith makes no warranty or	**
**	representation, promise of guarantee, either expressed or implied,	**
**	with respect to this software's ability to produce valid results.	**
**	This program is provided "as is" any financial, personal or property	**
**	damage caused by the use of this program is the responsibility of the	**
**	user.	**
**		**
****	***************************************	**/

^.

/**	***********************	***
**	Page 1-1	**
**	SACS.h	**
**		**
**	Still Another Cache Simulator	**
**		**
**	Description:	**
**		**
**	SACS.h defines all enumeration types. It Contains forward	**
**	declarations of all functions used in SACS, (not just SACS.c). SACS.h	**
**	also includes a list of all inline functions (macros).	**
**		**
**	Table of Contents	**
**		**
**	Cover Page Page 1- 1	**
**	Enumeration Definitions Page 1-2	**
**	Type Definitions	**
**		**
**	Inline Function Definitions	**
**	SubBlock(Address) Page 1- 5	**
**	Set (Address) Page 1- 5	**
**	BlockAddress (Address) Page 1-5	**
**	WordAddress(Address) Page 1- 5	**
**	SubBlockAddress(Address) Page 1- 5	**
**		**
**	Complete List of Function Declarations within SACS	**
**	SACS.c 6	**
**	Cache.c Page 1- 7	**
**	Memory.c Page 1- 8	**
**	TimeEst.c Page 1- 9	**
**	Get.c Page 1-10	**
**	Display.c Page 1-11	**
**	Record.c Page 1-12	**
**	Buffer.c Page 1-13	**
**	Array.c Page 1-14	**
**	TestingSACS.c Page 1-15	**
**	Checking.c Page 1-16	**
**		**
***	***************************************	**/

#ifndef __CACHE.H

#define __CACHE.H

#define ClearScreen "ClearScr"

** Page 1-2 ** ** SACS.h ** ** ** ** ** Enumeration Definitions ** ****** Description: ** ** Listed below are the enumerations used in the SACS environment. ** ** ** WaitingForTypes, and MemoryWaitingForTypes are on listed on the ** ** following page. ** ** ** enum YesNoTypes Ł No, Yes, Unknown }; enum RequestTypes { None, Read. Write, NumberOfRequestsAvailable }; enum BlockReplacementPolicyTypes { LRU, FIFO, RAND, NumberOfReplacementPoliciesAvailable }; enum WritePolicyTypes ł WriteThrough, WriteBack, NumberOfWritePoliciesAvailable }; enum WriteMissPolicyTypes £ WriteAround, WriteAllocate, NumberOfWriteMissPoliciesAvailable };

/ * * * * * * * * * * * * * * * * * * *	*******
**	Page 1-3 **
**	SACS.h **
**	**
**	Enumeration Definitions **
**	continued **
**	**
******	***************************************
enum CacheWaitingForTypes	<pre>{ Nothing, CacheWaitingForReadCacheRequest, CacheWaitingForWriteCacheRequest, CacheWaitingForReadMemoryRequest, CacheWaitingForWriteMemoryRequest, CacheWaitingForFullReadBuffer, CacheWaitingForFullWriteBuffer, CacheWaitingForCPUCacheAccess, NumberOfCacheWaitingForsAvailable }; </pre>
enum MemoryWaitingForTypes	<pre>{ NothingTwo, MemoryWaitingForMemoryReadRequest, MemoryWaitingForMemoryReadAccess, MemoryWaitingForMemoryWriteRequest, MemoryWaitingForMemoryWriteAccess, MemoryWaitingForMemoryWriteTransfer, MemoryWaitingForCacheUpdate, NumberOfMemoryWaitingForsAvailable }; </pre>
enum BlockWaitingForTypes	<pre>{ NothingThree, MemoryBlockTransfer, BlockCacheAccess, BlockCacheTransfer, NumberOfBlockWaitingForsAvailable };</pre>

1+ ****** ** Page 1-4 * * SACS.h * * ** * * ** Type Definitions * * ** Description: * * ** * * ** ** These are all of the type definitions used in the SACS ** environment, excluding enumeration types which are listed on the last * * ** * * two pages. ++ ** **** typedef unsigned long int TimeType; typedef unsigned long int ScoreType; typedef unsigned long int AddressType; typedef unsigned long int CacheSizeType; typedef unsigned int SizeType; typedef unsigned int BufferSizeType; typedef unsigned int PriorityType; typedef unsigned int AssociativityType; typedef unsigned int HistogramIndexType; typedef enum YesNoTypes YesNoType; typedef enum RequestTypes RequestType; typedef enum BlockReplacementPolicyTypes BlockReplacementPolicyType; typedef enum WriteMissPolicyTypes WriteMissPolicyType; typedef enum WritePolicyTypes WritePolicyType; CacheWaitingForType; typedef enum CacheWaitingForTypes typedef enum MemoryWaitingForTypes MemoryWaitingForType; typedef enum BlockWaitingForTypes BlockWaitingForType; struct MemoryRequestStructType { AddressType Address; SizeType Size; SizeType RequiredSize; SizeType Block; PriorityType Priority; YesNoType AccessInProgress; TimeType TimeToExecute; CompletionTimeEstimate; TimeType): typedef struct MemoryRequestStructType MemoryRequestType; struct BufferStructType MemoryRequestType MemoryRequest[10]; YesNoType Full; YesNoType Empty; BufferSizeType Next; BufferSizeType Max; CacheWaitingForType WaitingForFlag; }; typedef struct BufferStructType BufferType;

** Page 1- 5 ** SACS.h ** ** ** ** Inline Function Definitions ** ** ** ****** Description: ** ** ** ** These macros act as inline functions. They are the only ** ** ** macros which act as inline functions within the SACS environment, ** except those located in "TestSACS.c". ** ** ** #define SubBlock(Address) (((Address)*BlockSize)/SubBlockSize)
#define SubBlock(Address) (Claddress) (Claddre #define Set(Address) (((Address)/BlockSize)%NumberOfSets) #define BlockAddress(Address) (((Address)/BlockSize)*BlockSize)
#define WordAddress(Address) (((Address)/WordSize)*WordSize)
#define SubBlockAddress(Address) (((Address)/SubBlockSize)*SubBlockSize)

**	Page 1-6	**
* *	SACS.h	**
* *		**
* *	List of SACS.c Function Declarations	**
* *		**
* *	Description:	**
*	-	**
r 🖈	This is a list of function declarations within the file scope	**
r *	of "SACS.c".	**
**		**

extern int	<pre>main();</pre>	/* Page	2-8*/
extern void	LoadArguments();	/* Page	2-11 */
extern unsigned long int	ScanArgument();	/* Page	2-14 */
extern void	InitializeProgrammersGloba.	lVariables();	
		/* Page	2-15 */
extern void	<pre>InitializeBuffers();</pre>	/* Page	2-16 */
extern void	<pre>DefineArrays();</pre>	/* Page	2-17 */
extern void	<pre>FreeArrays();</pre>	/* Page	2-18 */
extern void	OpenDataFile();	/* Page	2-19 */
extern void	CloseDataFile();	/* Page	2-20 */
extern void	<pre>PauseForCommand();</pre>	/* Page	2-21 */
extern void	Pause();	/* Page	2-23 */

** Page 1-7 ** ** SACS.h * ** ** ** ** List of Cache.c Function Declarations ** ** ** ** Description: ** ** ** ** This is a list of function declarations within the file scope ** ** of "Cache.c". ** ** **

extern void	<pre>cacheModel();</pre>	/*	Page 4-	3	*/
extern void	l IsRequestAHit();	/*	Page 4-	4	*/
extern void	i ReadHit();	/*	Page 4-	5	*/
extern void	l ReadMiss();	/*	Page 4-	6	*/
extern void	i WriteHit();	/*	Page 4-	7	*/
extern void	<pre>i WriteMiss();</pre>	/*	Page 4-	8	*/
extern void	AccessCache();	/*	Page 4-	10	*/
extern void	<pre>SelectBlockVictim();</pre>	/*	Page 4-3	11	*/
extern void	<pre>SetDirtyBits();</pre>	/*	Page 4-	13	*/
extern void	<pre>WriteDirtySubBlocks();</pre>	/*	Page 4-	14	*/
extern void	AddToReadBuffer();	/*	Page 4-	16	*/
extern Yesl	<pre>NoType SearchCache();</pre>	/*	Page 4-2	20	*/
extern void	<pre>AddToWriteBuffer();</pre>	/*	Page 4-2	21	*/

/*****	***********	*******	*****	***
**		Page	1- 8	**
**	SACS.h	-		**
**				**
**	List of Memory.c Function Declarations			**
**				**
** Desc	cription:			**
**				**
**	This is a list of function declarations within the	file scope	;	**
** of M	iemory.c	-		**
**				**
******	******************	*******	*****	*.*/
extern v	<pre>void MemoryModel();</pre>	/* Page	5-3	*/
extern v		/* Page		
extern v		/* Page		
extern v		/* Page		
extern v	- · · · · · · · · · · · · · · · · · · ·	/* Page		
extern v		/* Page		
	<pre>void UpdateCache();</pre>	/* Page		-
	void AddAWordToMemoryRequest();	/* Page		
	void RemoveAWordFromMemoryRequest();	/* Page		

** Page 1-9 ** ** SACS.h ** ** ** ** ** List of TimeEst.c Function Declarations ** ** ** ****** Description: ** ** ** ** This is a list of function declarations within the file scope ** ** of TimeEst.c ** ** ***** /* Page 6- 3 */ /* Page 6- 5 */ extern void UpdateTimeToExecute(); extern void CalculateTimeEstimates();

. -

/**************************************	******	****	***
, **	Page	1–10	**
** SACS.h	-		**
**			**
** List of Get.c Function Declarations			**
**			**
** Description:			**
**			**
** This is a list of function declarations within the	file scope		**
** of "Get.c".			**
**			**
***************************************	******	****	**/
			_
<pre>extern void GetNextRequest();</pre>	/* Page		
<pre>extern void GetNextFileRequest();</pre>	/* Page		
<pre>extern void GetNextKeyBoardRequest();</pre>	/* Page	7- 6	. */

/*****	********	************	****	****	*****	***
**]	Page	1-11	**
**		SACS.h				**
**						**
**		List of Display.c Function Declarations				**
**						**
	scription:					**
**			- • •			**
**		a list of function declarations within the	file	scop	е	**
	"Display.o	5".				**
**		********		*****		**
*****		* * * * * * * * * * * * * * * * * * * *				/
extern	void	DisplayTrace();	/*	Раде	8- 3	*/
extern		DisplayCurrentRequest();			8-4	
extern		DisplayWaitingFors();			8-5	
extern		DisplayBlock();			8-6	
extern		DisplayBuffers();			8-7	
extern		DisplayBuffer();			8-8	
CALCII	- Juli	proprojection () (/ ~	Laye	0- C	, /
extern	void	<pre>DisplayRequestsBreakDown();</pre>	/*	Page	8- 9) */
extern		DisplayRequestHistogram();			8-11	
01100211			,	1 490		
extern	void	<pre>DisplayStallHistogram();</pre>	/*	Page	8-13	*/
	ScoreType	LastScreenHistogramScore();		-	8-14	
extern		<pre>DisplayCacheArguments();</pre>			8-15	
extern		<pre>DisplayHelp();</pre>		-	8-17	
						•
extern	void	<pre>DisplayTestingHeader();</pre>	/*	Page	8-18	8 */
extern	void	<pre>PrintYesNo();</pre>	/*	Раде	8-19	+/
extern		PrintRequest();			8-19	
extern		PrintReplacementPolicy();			8-19	
extern		PrintWritePolicy();			8-19	
extern		PrintWriteMissPolicy();			8-19	
extern		<pre>PrintWaitingFor();</pre>		-	8-19	
extern		PrintMemoryWaitingFor();		-	8-19	
extern		<pre>PrintBlockWaitingFor();</pre>		-	8-19	
CALCIN	*010	remember archige or () /	/~	raye	0-13	, ~,
extern	void	<pre>PrintTime();</pre>	/*	Page	8-20) */
extern		<pre>PrintTimeCentered();</pre>			8-20	
extern		<pre>PrintScoreCentered();</pre>			8-20	
extern		PrintAddress();			8-20	
extern		PrintCacheSize();		-	8-20	
extern		PrintSize();		Page		
extern		PrintSize2();		Page		
extern		PrintBufferSize();		Page		
extern		PrintPriority();		Page		
extern		PrintAssociativity();		Page		
extern		PrintHistogramIndex();		Page		
GALCIII	* 0 I G	I I INCUIDE OGI CULTINGER () ,	/ *	raye	0-21	/
extern	void	<pre>PrintBit();</pre>	/*	Page	8-22	2 */
extern		PrintPercent();			8-22	
extern		<pre>PrintAveAcces();</pre>		Page		
	-	,	,			•

.

/**************************************	*****	*****	****	ŧ
**	Pag	e 1-1	12 **	*
** SACS.h	•		**	*
**			*1	k
** List of Record.c Function Declarations			*1	*
**			* 1	k
** Description:			*	k
**			* 1	k
** This is a list of function declarations within the f	ile sco	pe	*1	k
** of "Record.c".			*1	
**			*1	
***************************************	******	*****	****,	/
<pre>extern void RecordRequest();</pre>	/* Pag	re 9-	3 *,	/
<pre>extern void RecordStall();</pre>	/* Pag			
<pre>extern void RecordForMatlab();</pre>	/* Pag			

77 .), The

**	Page 1-13	3 **
**	SACS.h	**
**		* *
**	List of Buffer.c Function Declarations	**
**		**
**	Description:	**
**		**
**	This is a list of functions declarations within the file scope	**
**	of "Buffer.c".	**
**		**

extern void	Push (); /*	Page	10- 3	3 1	*/
extern Memor	yRequestType Pop()	; /*	Page	10 - 4	1 1	•/
extern void	Chang	eTopMemoryRequest(); /*	Page	10- 5	5 1	•/
extern void	Appen	d(); /*	Page	10- 6	5 1	*/
extern Memor	yRequestType View(); /*	Page	10- 7	1 1	۲/
extern void	Clear	(); /*	Page	10- 8	3 1	*/
extern void	Order	(); /*	Page	10- 9	•	*/
extern void	Splic	e(); /*	Page	10-10) '	٠/
extern YesNo	Type Searc	h(); /*	Page	10-12	2 1	*/
extern YesNo	Type Updat	<pre>ingReadBuffer(); /*</pre>	Page	10-13	3 1	*/
extern void	Remov	eZeroSizes(); /*	Page	10-15	5 1	*/
extern YesNo	Type NoReq	<pre>uestsLeft(); /*</pre>	Page	10-16	5 1	*/

.

/ * * * * * * * * * * * * * * * * * * *	******	****	****
′ ★★	Page	1-14	**
** SACS.h	2		**
**			**
<pre>** List of Array.c Function Declarations</pre>			**
**			**
** Description:			**
**			**
** This is a list of function declarations within the fill	e scope	•	**
** of "Array.c".			**
**			**
***************************************	*****	****	***/
<pre>extern int *DefineArray1D(); /</pre>	* Page	11- :	3 */
<pre>extern int **DefineArray2D(); /</pre>	* Page	11	4 */
<pre>extern void FreeArray1D(); /</pre>	* Page	11- 3	5 */
extern void FreeArray2D(); /	* Page	11-	6 */

** Page 1-15 ** ** SACS.h ** ** ** ** List of TestSACS.c Function Declarations ** ** ++ ****** Description: ** ** ** ** This is a list of functions declarations within the file scope ** ** of "TestSACS.c". ** ** ** extern void ChangeArguments(); extern void TestSACS(); /* Page 12- 6 */ /* Page 12- 8 */ extern voidCreateInstructionSets();extern voidShufflingInstructionSets();extern YesNoTypeCanBeSwitched();extern voidWriteInstructionSet(); /* Page 12- 8 */ /* Page 12- 9 */ /* Page 12-12 */ /* Page 12-14 */ /* Page 12-15 */

/*****	***************************************	*****	*****	***
**		Page	1-16	**
**	SACS.h	-		**
**				**
**	List of Checking.c Function Declarations			**
**			د	**
** Des	scription:			**
**	-			**
**	This is a list of function declarations within the fil	e scope	3	**
** of	"Checking.c".			**
**				**
*****	*********	*****	******	**/
extern			13- 3	
extern			13- 4	
extern	<pre>void PrintConstError(); /</pre>	* Page	13-11	*/
extern			13-12	
extern			13-15	
extern			13-16	
extern			13-17	
extern	<pre>void PrintEnumBoundaryError(); /</pre>	* Page	13-18	*/
extern	<pre>void CheckingForInconsistencies(); /</pre>	* Page	13-19	*/
extern	<pre>void PrintTotalTimeError(); /</pre>	* Page	13-21	*/
extern	<pre>void PrintTotalScoreError(); /</pre>	* Page	13-22	*/
extern	<pre>void CheckingPredictions(); /</pre>	* Page	13-23	*/
extern	<pre>void PrintScorePredictionError(); /</pre>	* Page	13-24	*/
extern	<pre>void PrintTimePredictionError(); /</pre>	* Page	13-25	*/

#endif

************ /**** ** Page 2-0 ** ** SACS.c ** ** ** ** Part Of SACS 1.0 ** ** (StillAnother Cache Simulator) ** ** ** ** Program Modified: 3/17/94 ** ** File Modified: 3/17/94 ** ** ** ** Author: William G. Smith ** ** Address: Electrical Engineering Department ** ** Naval Postgraduate School ** ** ** Monterey, CA 93940 ** ** ** Copyright 1994, William G. Smith ** ** ** ** Permission to use, copy, modify, and distribute this software and ** ** its documentation for any purpose and without fee is hereby granted ** ** ** provided that the above copyright notice appears in all copies. No ** modified version of this program should be redistributed without the ** ** ** authors consent. William G. Smith makes no warranty or ** representation, promise of guarantee, either expressed or implied, ** ** with respect to this software's ability to produce valid results. ** ** This program is provided "as is" any financial, personal or property ** ** damage caused by the use of this program is the responsibility of the ** ** user. ** ** **

******	*
Page 2-1	*
SACS.c	*
	*
Still Another Cache Simulator	*
	*
Description:	*
	*
SACS simulates all functions one clock cycle at a time using a	*
global variable named Time. Normally it is preserred to preform timing	*
simulations using event queues so that time can advance to the next	
event. However, in most cache simulations so many things happen in one	-
clock cycle that en event queue would probably not improve the	*
preformance of the simulator	
In the main event loop of SACS, Time is incremented one clock	
cycle at a time. Time is never changed by any other procedure.	
The requests are entered into the simulation from GetNextRequest.	
Simulation of all events is performed by the Main Event Loop calling	•
CacheModel, MemoryModel, and UpdateCache.	
cachemouer, memorymouer, and opuacecache.	
The main procedure of SACS seems to call simulations in a fairly	4
strange order. This is because SACS is insuring that all events that	
can be started, during a particular clock cycle are started, and that	
all events that can bomplete during a particular clock cycle do. It	
also gives an inherent priority to the cache access events.	1
Specifically accesses from the CPU to the cache are given higher	
priority that accesses from the BlockBuffer. This is why the Update	ł
Cache procedure is found in three different places in the main loop.	4
Memory Model calls are found before and after the CacheModel. This	1
allows memory events that are to complete during a clock cycle to do	1
so. The Cache Model will then have the benefit of the newly arrived	1
data. The MemoryModel call after the CacheModel call insures that any	,
new memory request made by the cache are started that clock cycle.	7
SACS's main loop includes the source code to control testing,	1
checking, and tracing. The DesiredTime variable is controlled entirely	1
by the MainEventLoco. DesiredTime represents a user request to advance	
the simulation to a particular time without the trace on. SACS can not	1
run Time backwards. However if the Desired Time. The user can make	
time requests using arguments "G #", "#", "-#".	1
Thursday Mais Frankloon Contribution For is sheaked to as if	,
Throughout MainEventLoop, CacheWaitingFor is checked to see if	
it's equal to Nothing. This indicates that the last request has been serviced and that the cache is ready for the next request. The	
procedures that model pecific events as ReadHit, ReadMiss, and AccessCache are called _ peatedly during their simulations they use	
Cache Waiting For and Time to determine what to do next. If any of	
these procedures needs to wait for a period either to simulate an	
access or because a resource is not available, then they will set Cache	
Waiting For to the appropriate value. The modeling procedures in	,
Memory Model work the same way using Memory Waiting For.	1
memory model work the same way using memory marcing rot.	
Whenever SACS finds an error or a discrepancy then the boolean	
va lable Discrepancy Found is set to Yes. This forces SACS into a	4
trace mode so that the user may try to identify the cause of the error.	
	+
In test mode a discrepancy forces SACS out of test mode so that the trace file that caused the error is not erased by a new file.	•

/**	*************	***
**	Page 2-2	**
**	SACS.c	**
**		**
**	Still Another Cache Simulator	**
**	continued	**
**		**
**		**
**	SACS.c contains the source code for main(), which contains the	**
**	main loop. All initialization of global variables, array definitions,	**
**	and file management are done inside "SACS.c".	**
**		ń ż
**	For information on what SACS does see the User's Guide.	**
* *		**
**	For information on how to run SACS see the User's Guide.	**
**		**
**	For information on how to modify SACS see the Programmer's Guide.	**
**	Devide formation on how 0200 works and the Devide of the	**
**	For information on how SACS works see the Programmer's Guide.	**
**	Table of Contacts	**
**	Table of Contents	**
**	Cover Page Page 2- 1	**
**	User Defined Global Variables Page 2-3	**
**	Programmer Defined Global Variables Page 2- 3	**
**	Enumerator Strings	**
**	List of SACS.c Function Declarations Page 2-7	**
**	main() Page 2-8	**
**	LoadArguments() Page 2-11	**
**	ScanArgument() Page 2-14	**
**	InitializeProgrammersGlobalVariables() . Page 2-15	**
**	InitializeBuffers() Page 2-16	**
**	DefineArrays() Page 2-17	**
**	FreeArrays() Page 2-18	**
**	OpenDataFile() Page 2-19	**
**	CloseDataFile() Page 2-20	**
**	PauseForCommand() Page 2-21	**
**	Pause() Page 2-23	**
**		**
***	***************************************	**/

#include <stdlib.h>
#include <stdio.h>

#include "SACS.h"

/****** ****** Page 2-3 ** SACS.c ** ** ** User Defined Global Variables ** ** * * ** Description: * * ** ** ** These variables represent the programs input parameters. ** ++ CacheSize BlockSize SubBlockSize Associativity CacheSizeType = 8192; /* -cs */ = 16;= 4; = 4; = 4; /* -bs */ /* -sbs */ SizeType SizeType AssociativityType /* -a */ WordSize /* -ws SizeType */ ReadCacheAccessTime = 1; ReadCacheHitTime = 0; ReadCacheMissTime = 0; WriteCacheAccessTime = 1; WriteCacheHitTime = 1; WriteCacheMissTime = 0; /* -rcat */ /* -rcht */ /* -rcmt */ /* -wcat */ /* -wcht */ TimeType TimeType TimeType TimeType TimeType /* -wcmt */ TimeType MemoryAccessTime=3;/* -mat */MemoryTransferTime=1;/* -mtt */BufferCacheAccessTime=1;/* -bcat */ TimeType TimeType TimeType ReadBufferSize = 4; WriteBufferSize = 4; ReadBufferSize /* -rbs */ BufferSizeType BufferSizeType /* -wbs */ BlockReplacementPolicyTypeBlockReplacementPolicy= LRU;/* -brp*/WritePolicyTypeWritePolicy= WriteThrough; /* -wp*/WriteMissPolicyTypeWriteMissPolicy= WriteAllocate;/* -wmp*/ YesNoTypeReadForward= Yes;/* -rf-drf*/YesNoTypeCPUWaitsForCacheWrites= No;/* -cwfcw-dcwfcw*/YesNoTypeSearchBlockBuffer= Yes;/* -sbb-dsbb*/YesNoTypeUpdateReadBuffer= Yes;/* -urb-durb*/YesNoTypeRemoveReadDuplicates= Yes;/* -rrd-drrd*/YesNoTypeRemoveWriteDuplicates= Yes;/* -rwd-drwd*/ PriorityTypeReadPriority=1;/* -rprPriorityTypeWritePriority=2;/* -wprPriorityTypeReadForWriteAllocatePriority=3;/* -rfwaprPriorityTypeWriteDirtyBlockPriority=4;/* -wdbprPriorityTypeNoPriority=100;/* -npr */ */ */ */ */ = No; = Yes; = No; YesNoType Trace /* -t -dt */ /* -c -dc */ YesNoType Check Test /* -test YesNoType */ = No; /* -kbio -fio */ = "SACS.Dat"; /* -f */ **KeyBoardIO** YesNoType char *DataFileName HistogramIndexType ScreenHistogramMaxIndex = 5; /*-shmi HistogramIndexType FileHistogramMaxIndex = 10; /*-fhmi */ */

** Page 2-4 ** + + SACS.c ++ ** ** Programmer Defined Global Variables. ** TimeType Time; TimeType DesiredTime; CacheWaitingForType CacheWaitingFor; MemoryWaitingForType MemoryWaitingFor; BlockWaitingForType BlockWaitingFor; DiscrepancyFound; YesNoType YesNoType CacheHit; YesNoType BufferHit; CacheBusv; YesNoType Request; LastRequest; RequestType RequestType RequestAddress; RequestSize; RequestBlockNum AddressType SizeType SizeType RequestBlockNumber; TimeOfNextRequest; TimeType SizeType NumberOfBlocks; SizeType NumberOfSubBlocks; NumberOfSets; SizeType *CacheBlockAddress; /* [NumberOfBlocks] AddressType */ *LastCacheBlockAccessTime; TimeType */ *CacheNextBlock; /* [NumberOfSets] SizeType /* [NumberOfBlocks] **CacheValidBit; YesNoType */ **CacheDirtyBit; /* [NumberOfSubBlocks] */ YesNoType **RequestTimeHistogram; /* [NumberOfRequestsAvailable] */ TimeType /* [FileHistogramMaxIndex] */ TimeType **StallTimeHistogram; /* [NumberOfWaitingForsAvailable]*/ /* [FileHistogramMaxIndex] */ *TotalRequestTime; /* [NumberOfRequestsAvailable] */
TotalStallTime; / [NumberOfWaitingForsAvailable]*/
NumberOfAccesses; / [NumberOfRequestsAvailable] */ TimeType TimeType ScoreType *NumberOfCacheHits; ScoreType *NumberOfBufferHits; ScoreType *PredictedNumberOfAccesses; ScoreType *PredictedNumberOfHits; ScoreType TotalNumberOfAccesses = 0; /* Not reset during test */ ScoreType TotalNumberOfWordsReadFromMemory; ScoreType TotalNumberOfWordsWrittenToMemory; ScoreType ScoreType TotalNumberOfWordsWrittenToCache; BufferType ReadBuffer; BufferType WriteBuffer; BufferType BlockBuffer; MAR; AddressType TOA; TimeType TOD; TimeType TimeType BlockTOA; FILE *DataFile; YesNoType EndOfDataFile;

```
/***
           *******
                                     ************
**
                                                           Page 2- 5 **
**
                                                                     **
                                 SACS.c
**
                                                                     **
**
                                                                     **
                    Programmer Defined Global Variables
* *
                               continued
                                                                      **
**
                                                                      **
**
                                                                      **
                           Enumerator Strings
                                                                     * *
**
** Description:
                                                                     **
**
                                                                     **
**
        Enumerator strings are string copies of enumeration types. These **
**
                                                                     **
  are used for display purposes.
**
                                                                     **
*****
char *YesNoString[3]=
     £
     "No
            ",
            ۳,
     "Yes
     "Unknown"
     };
char *RequestString[NumberOfRequestsAvailable]=
     {
     "None ",
     "Read ",
     "Write"
     };
char *ReplacementPolicyString[NumberOfReplacementPoliciesAvailable] =
     ł
     "LRU ",
     "FIFO",
     "RAND"
     };
char *WritePolicyString[NumberOfWritePoliciesAvailable] =
     "Write Though",
     "Write Back "
     };
char *WriteMissPolicyString[NumberOfWriteMissPoliciesAvailable] =
     "Write Around ",
     "Write Allocate"
     };
```

** Page 2- 6 ** ** SACS.c ** ** ** Programmer Defined Global Variables ** continued ** ** ** Enumerator Strings ** continued ** * * ** Description: ** ** ** ** numerator strings are string copies of enumeration types. These ** ** are used for display purposes. ** ** ** char *CacheWaitingForString[NumberOfCacheWaitingForsAvailable]= Ŧ "Nothing "Read Cache Request ", "Write Cache Request ", "Read Memory Request ", "Write Memory Request", ۳, "Full Read Buffer ۳, "Full Write Buffer . "CPU Cache Access }; char *MemoryWaitingForString[NumberOfMemoryWaitingForsAvailable]= -"Nothing "Memory Read Request ", "Memory Read Access ", "Memory Read Transfer ", "Memory Write Request ", "Memory Write Access ", "Memory Write Transfer", "Cache Update }; char *LlockWaitingForString[NumberOfBlockWaitingForsAvailable]= "Nothing "Memory Block Transfer", "Block Cache Access ", "Block Cache Transfer " };

/**************************************	********
** Pag	re 2-7 **
** SACS.c	**
**	**
** List of SACS.c Function Declarations	**
**	· **
** Description:	**
**	**
** This is a list of function declarations within the file so	cope **
** of "SACS.c".	**
**	**
***************************************	**********/

int	<pre>main();</pre>	/*	Page	2- 8	*/
void	LoadArguments();	/*	Page	2-11	*/
unsigned long int	ScanArgument();	/*	Page	2-14	*/
void	<pre>InitializeProgrammersGlobalVariables();</pre>	/*	Page	2-15	*/
void	<pre>InitializeBuffers();</pre>	/*	Page	2-16	*/
void	<pre>DefineArrays();</pre>	/*	Page	2-17	*/
void	<pre>FreeArrays();</pre>	/*	Page	2-18	*/
void	<pre>OpenDataFile();</pre>	/*	Page	2-19	*/
void	CloseDataFile();	/*	Page	2-20	*/
void	<pre>PauseForCommand();</pre>	/*	Page	2-21	*/
void	Pause();	/*	Page	2-23	*/

•

```
**
                                                    Page 2-8 **
**
                             SACS.c
                                                              **
**
                                                              **
**
                              main
                                                              **
**
                                                              **
main(argc, argv)
  int argc;
  char *argv[];
  ł
  LoadArguments (argc, argv);
  if (KeyBoardIO==No || Test==Yes) OpenDataFile();
  Time=0;
  while (Time==0 || Test==Yes)
     {
     if (Test==Yes) ChangeArguments();
     InitializeProgrammersGlobalVariables();
     InitializeBuffers();
    DefineArrays();
     if (Test==Yes) TestSACS(PredictedNumberOfAccesses, PredictedNumberOfHits);
     RecordRequest (NumberOfRequestsAvailable); /* Reseting LastTimes */
     RecordStall(NumberOfCacheWaitingForsAvailable);
     CheckingConstants(Yes);
     GetNextRequest();
     CacheHit=Unknown;
     BufferHit=Unknown;
```

```
/**
                      ******
**
                                                              Page 2-9
                                                                         **
**
                                   SACS.c
                                                                          **
**
                                                                          **
**
                                                                          **
                              Main Event Loop.
**
                                                                          * *
        ******
                                                            *************
-----
     while ((Request+CacheWaitingFor+MemoryWaitingFor>Nothing ||
             Time<=TimeOfNextRequest) &&
            DiscrepancyFound==No
                                      23
            Time>0
                                       )
        Ł
        if (BlockWaitingFor==BlockCacheTransfer) UpdateCache();
        MemoryModel();
        CacheModel();
        if (BlockWaitingFor==BlockCacheAccess && BufferCacheAccessTime==0)
           UpdateCache();
        MemoryModel();
        RecordRequest (Request);
        if (CacheWaitingFor==Nothing) Request=None;
        RecordRequest (Request);
        RecordStall(CacheWaitingFor);
        if (Time==DesiredTime) { Trace=Yes; DesiredTime=0; }
        if (CacheWaitingFor!=Nothing &&
           ((CPUWaitsForCacheWrites && Request==Write) || Request==Read))
           TimeOfNextRequest++;
        if (Time>=TimeOfNextRequest && CacheWaitingFor==Nothing)
           GetNextRequest();
           CacheHit=Unknown; BufferHit=Unknown;
           if (Request==None)
              ł
              if (BlockWaitingFor==BlockCacheAccess) UpdateCache();
              Time++;
              RecordStall(CacheWaitingFor);
              RecordRequest(Request);
              Time--;
              if (Check) Checking();
              if (Trace) PauseForCommand();
              Time++;
              }
           ł
        else
           if (BlockWaitingFor==BlockCacheAccess) UpdateCache();
           Time++;
           RecordStall(CacheWaitingFor);
           RecordRequest(Request);
           Time--;
           if (Check) Checking();
           if (Trace) PauseForCommand();
           Time++;
        if (Time>DesiredTime && DesiredTime!=0) Time=0;
        }
```

```
**
                                                   Page 2-10 **
* *
                             SACS.c
                                                              **
                                                              **
**
**
                      End Of Main Event Loop.
                                                              **
                                                             **
**
       **
    if (Test==Yes && DiscrepancyFound==No)
       ł
       CheckingPredictions();
       TotalNumberOfAccesses+=NumberOfAccesses[Read]
                        +NumberOfAccesses[Write];
       }
/*if (TotalNumberOfAccesses>=11270) {Trace=Yes; Test=No;}*/
    if (DiscrepancyFound==Yes)
       ł
       Pause();
       Trace=Yes;
       Test=No;
       DesiredTime=0;
       Time=0;
       }
     if (DiscrepancyFound==No && Test==No && Time!=0)
       DisplayRequestsBreakDown();
       RecordForMatlab();
       }
    FreeArrays();
    rewind(DataFile);
    EndOfDataFile=No;
     }
  if (KeyBoardIO==No) CloseDataFile();
  return(0);
  }
```

```
/********************************
                                      *******
                                                              Page 2-11 **
**
**
                                   SACS.c
                                                                           **
**
                                                                           **
**
                                LoadArguments
                                                                           * *
**
                                                                           **
**
                                                                           **
   Description:
**
                                                                           **
**
        LoadArguments takes the argument list argv and changes the
                                                                           **
**
                                                                           **
   user defined global variables (See Page 2-3).
**
                                                                           **
void LoadArguments(argc,argv)
  int argc;
  char *argv[];
  {
  int i,j;
   for (i=1; i<argc; i++)</pre>
     -{
      if (!(strcmp(argv[i], "-cs"
                                  )))
                                  = ScanArgument(argv[++i]);
         CacheSize
      if (!(strcmp(argv[i],"-bs"
                                  )))
                                  = ScanArgument(argv[++i]);
        BlockSize
      if (!(strcmp(argv[i], "-sbs"
                                  )))
        SubBlockSize
                                  = ScanArgument (argv[++i]);
      if (!(strcmp(argv[i], "-a"))
                                  )))
                                  = ScanArgument(argv[++i]);
        Associativity
      if (!(strcmp(argv[i], "-ws"
                                  WordSize
                                  = ScanArgument (argv[++i]);
      if (!(strcmp(argv[i], "-rcat")))
        ReadCacheAccessTime
                                  = ScanArgument(argv[++i]);
      if (!(strcmp(argv[i], "-rcht")))
        ReadCacheHitTime
                                  = ScanArgument (argv[++i]);
      if (!(strcmp(argv[i], "-rcmt")))
        ReadCacheMissTime
                                  = ScanArgument (argv[++i]);
      if (!(strcmp(argv[i], "-wcat")))
         WriteCacheAccessTime
                                  = ScanArgument (argv[++i]);
      if (!(strcmp(argv[i], "-wcht")))
         WriteCacheHitTime
                                  = ScanArgument (argv[++i]);
      if (!(strcmp(argv[i], "-wcmt")))
         WriteCacheMissTime
                                  = ScanArgument (argv[++i]);
      if (!(strcmp(argv[i], "-mat"))
                                  )))
                                  = ScanArgument (argv[++i]);
         MemoryAccessTime
      if (!(strcmp(argv[i],"-mtt"
                                  )))
         MemoryTransferTime
                                  = ScanArgument (argv[++i]);
      if (!(strcmp(argv[i], "-bcat" )))
         BufferCacheAccessTime
                                  = ScanArgument (argv[++i]);
      if (!(strcmp(argv[i], "-rbs")
                                  )))
         ReadBufferSize
                                   = ScanArgument(argv[++i]);
      if (!(strcmp(argv[i], "-wbs"
                                  )))
         WriteBufferSize
                                  = ScanArgument (argv[++i]);
```

```
**
                                                          Page 2-12 **
* *
                                 SACS.c
                                                                      **
**
                                                                      **
* *
                              LoadArguments
                                                                      **
                                                                      **
**
                                Continued
                                                                      **
**
     ***********
     if (!(strcmp(argv[i], "-brp")))
        {
        BlockReplacementPolicy=-1;
        for (j=0; j<NumberOfReplacementPoliciesAvailable; j++)</pre>
           Ł
          if (!(strcmp(argv[i],ReplacementPolicyString[j])))
             BlockReplacementPolicy=j;
        if (BlockReplacementPolicy<0)
          printf("Invalid Block Replacement Policy");
          exit(1);
          }
        ł
     if (!(strcmp(argv[i], "-wp")))
        WritePolicy=-1;
        for (j=0; j<NumberOfWritePoliciesAvailable; j++)</pre>
           ł
           if (!(strcmp(argv[i],WritePolicyString[j])))
             WritePolicy=j;
           ł
        if (WritePolicy<0)
          printf("Invalid Write Policy");
          exit(1);
           1
        }
     if (!(strcmp(argv[i], "-wmp")))
        WriteMissPolicy=-1;
        for (j=0; j<NumberOfWriteMissPoliciesAvailable; j++)</pre>
           Ł
           if (!(strcmp(argv[i],WriteMissPolicyString[j])))
             WriteMissPolicy=j;
           1
        if (WriteMissPolicy<0)</pre>
           printf("Invalid Write Miss Policy");
           exit(1);
           }
        }
```

Page 2-13 * * SACS.c * * ** ** LoadArguments ** Continued ** * * ** ********** if (!(strcmp(argv[i],"-rf"))) ReadForward
if (!(strcmp(argv[i],"-drf"))) ReadForward = Yes; = No;if (!(strcmp(argv[i], "-cwfcw"))) CPUWaitsForCacheWrites = Yes; if (!(strcmp(argv[i], "-dcwfcw"))) CPUWaitsForCacheWrites = No; if (!(strcmp(argv[i], "-sbb"))) SearchBlockBuffer = Yes; if (!(strcmp(argv[i], "-dsbb"))) SearchBlockBuffer = No;))) UpdateReadBuffer if (!(strcmp(argv[i], "-urb") = Yes; if (!(strcmp(argv[i], "-durb"))) UpdateReadBuffer = No;if (!(strcmp(argv[i],"-rrd"))))) RemoveReadDuplicates = Yes; if (!(strcmp(argv[i], "-drrd"))) RemoveReadDuplicates = No; if (!(strcmp(argv[i], "-rwd")))) RemoveWriteDuplicates = Yes; if (!(strcmp(argv[i], "-drwd")))) RemoveWriteDuplicates = No;if (!(strcmp(argv[i], "-rpr"))))) ReadPriority = ScanArgument(argv[++i]); if (!(strcmp(argv[i], "-wpr"))) = ScanArgument(argv[++i]); WritePriority if (!(strcmp(argv[i], "-rfwapr"))) ReadForWriteAllocatePriority = ScanArgument(argv[++i]); if (!(strcmp(argv[i], "-wdbpr"))) WriteDirtyBlockPriority = ScanArgument (argv[++i]); if (!(strcmp(argv[i], "-npr"))) WriteDirtyBlockPriority = ScanArgument(argv[++i]); if (!(strcmp(argv[i], "-t"))) Trace = Yes; if (!(strcmp(argv[i], "-dt"))) Trace = No;if (!(strcmp(argv[i], "-c"))) Check
if (!(strcmp(argv[i], "-dc"))) Check = Yes: = No;if (!(strcmp(argv[i], "-test"))) Test = Yes; if (!(strcmp(argv[i], "-kbio"))) KeyBoardIO = Yes; if (!(strcmp(argv[i], "-fio"))) KeyBoardIO = No;= argv[++i]; if (!(strcmp(argv[i], "-f"))) DataFileName if (!(strcmp(argv[i], "-shmi"))) ScreenHistogramMaxIndex = ScanArgument(argv[++i]); if (!(strcmp(argv[i], "-fhmi"))) FileHistogramMaxIndex = ScanArgument(argv[++i]);

}

```
**
                                            Page 2-14 **
**
                         SACS.c
                                                       **
**
                                                       **
**
                      ScanArgument
                                                       **
**
                                                       **
** Description:
                                                       **
**
                                                       **
* *
      ScanArgument scans the input string for an unsigned long int,
                                                       **
** if one is not found an error is raised.
                                                       **
**
                                                       **
unsigned long int ScanArgument (Argument)
  char *Argument;
  {
  unsigned long int Temp;
  if (sscanf(Argument,"%U",&Temp)!=1)
    ł
    printf("Error unsigned integer expected [%s].",Argument);
    };
  return(Temp);
  }
```

the second second second second

** Page 2-15 ** ** SACS.c ** ** ** ** ** InitializeProgrammersGlobalVariables ** * * ** ** Description: ** * * ** InitializeProgrammersGlobalVariables takes the user defined global ** ** variables and calculates programmer defined global variables, which are ** ** constant, once the input paramaters are determined, and reinitializes ** ** ** the global variables what will change. ** ** ***** void InitializeProgrammersGlobalVariables() ł Time = 1;CacheWaitingFor = Nothing; MemoryWaitingFor = Nothing; BlockWaitingFor = Nothing; DiscrepancyFound = No;= Unknown; CacheHit = Unknown; BufferHit = No;CacheBusy Request = None; LastRequest = None; = 0; RequestAddress = 0; RequestBlockNumber = 0; RequestSize RequestBlockNumber = 0; TimeOfNextRequest = 0; NumberOfBlocks = CacheSize/BlockSize; NumberOfSubBlocks = BlockSize/SubBlockSize; NumberOfSets = NumberOfBlocks/Associativity; TotalNumberOfWordsReadFromMemory = 0; TotalNumberOfWordsWrittenToMemory = 0; TotalNumberOfWordsWrittenToCache = 0; /* ReadsLeftForBlock = 0; = 0; ReadsLeftForRequest WritesLeftForBlock = 0; WritesLeftForRequest = 0; */ MAR = 0; TOA = 0; TOD = 0; BlockTOA = 0;

= No;

EndOfDataFile

```
**
                                                    Page 2-16 **
**
                             SACS.c
                                                              **
**
                                                              **
                         InitializeBuffers
**
                                                              **
**
                                                              **
** Description:
                                                              **
**
                                                              **
* *
       InitializeBuffers places the buffers in an empty state, with
                                                              **
**
  their Max values set to the appropriate size.
                                                              **
**
                                                              **
void InitializeBuffers()
  {
  ReadBuffer.Full = No;
  ReadBuffer.Empty = Yes;
  ReadBuffer.Next = 0;
  WriteBuffer = ReadBuffer;
BlockBuffer = ReadBuffer;
  ReadBuffer.Max = ReadBufferSize-1;
  WriteBuffer.Max = WriteBufferSize-1;
  BlockBuffer.Max = 0;
  ReadBuffer.WaitingForFlag = CacheWaitingForFullReadBuffer;
  WriteBuffer.WaitingForFlag = CacheWaitingForFullWriteBuffer;
```

```
BlockBuffer.WaitingForFlag = Nothing;
```

** Page 2-17 ** SACS.c ** ** ** ** ** DefineArrays ** ** ** ** Description: ** ** ** ** DefineArrays assigns memory to the array pointers. ** ** ** *****

void DefineArrays()

- {

CacheBlockAddress	<pre>= (AddressType*) DefineArraylD(NumberOfBlocks,</pre>
	<pre>sizeof(AddressType));</pre>
Last CacheBlockAccessTime	= (rimeType*)
	DefineArray1D(NumberOfBlocks,
CacheNextBlock	<pre>sizeof(TimeType)); = (SizeType*)</pre>
CachenexcDioex	DefineArray1D(NumberOfSets,
	sizeof(SizeType));
CacheValidBit	= (YesNoType**)
	DefineArray2D(NumberOfBlocks,
	NumberOfSubBlocks,
	<pre>sizeof(YesNoType));</pre>
CacheDirtyBit	= (YesNoType**)
	DefineArray2D(NumberOfBlocks,
	NumberOfSubBlocks,
	<pre>sizeof(YesNoType));</pre>
RequestTimeHistogram	= (TimeType**)
	DefineArray2D(NumberOfRequestsAvailable,
	FileHistogramMaxIndex,
	<pre>sizeof(TimeType));</pre>
StallTimeHistogram	= (TimeType**)
	DefineArray2D (NumberOfCacheWaitingForsAvailable,
	FileHistogramMaxIndex,
TotalRequestTime	<pre>sizeof(TimeType)); = (TimeType*)</pre>
Totatkequestime	<pre>= (limelype) DefineArraylD(NumberOfRequestsAvailable,</pre>
	sizeof(TimeType));
TotalStallTime	<pre>= (TimeType*)</pre>
	DefineArray1D(NumberOfCacheWaitingForsAvailable,
	<pre>sizeof(TimeType));</pre>
NumberOfAccesses	= (ScoreType*)
	DefineArray1D(NumberOfRequestsAvailable,
	<pre>sizeof(ScoreType));</pre>
NumberOfCacheHits	= (ScoreType*)
	<pre>DefineArray1D(NumberOfRequestsAvailable,</pre>
	<pre>sizeof(ScoreType));</pre>
NumberOfBufferHits	= (ScoreType*)
	<pre>DefineArray1D(NumberOfRequestsAvailable,</pre>
	<pre>sizeof(ScoreType));</pre>
PredictedNumberOfAccesses	= (ScoreType*)
	DefineArray1D(NumberOfRequestsAvailable,
	<pre>sizeof(ScoreType));</pre>
PredictedNumberOfHits	= (ScoreType*)
	<pre>DefineArray1D(NumberOfRequestsAvailable,</pre>
1	SIZEDI (SCOLETYPE///

```
/*
             *******************
                                       ******
**
                                                             Page 2-18 **
**
                                  SACS.c
                                                                         **
**
                                                                         **
* *
                                FreeArrays
                                                                         **
**
                                                                         **
**
                                                                         **
   Description:
**
                                                                         **
**
        FreeArrays deallocates the memory assigned to the array points
                                                                         **
**
                                                                         ++
   by DefineArrays.
**
                                                                         ----
      ************
                                                                       ***/
void FreeArrays()
   ł
char c;
  FreeArray1D(CacheBlockAddress,
                                       NumberOfBlocks);
   FreeArray1D(LastCacheBlockAccessTime, NumberOfBlocks);
   FreeArray1D(CacheNextBlock,
                                        NumberOfSets);
   FreeArray2D(CacheValidBit,
                                        NumberOfBlocks, NumberOfSubBlocks);
   FreeArray2D(CacheDirtyBit,
                                        NumberOfBlocks, NumberOfSubBlocks);
   FreeArray2D (RequestTimeHistogram,
                                        NumberOfRequestsAvailable,
                                        FileHistogramMaxIndex);
   FreeArray2D(StallTimeHistogram,
                                        NumberOfCacheWaitingForsAvailable,
                                        FileHistogramMaxIndex);
   FreeArray1D(TotalRequestTime,
                                        NumberOfRequestsAvailable);
   FreeArray1D(TotalStallTime,
                                        NumberOfCacheWaitingForsAvailable);
   FreeArray1D (NumberOfAccesses,
                                        NumberOfRequestsAvailable);
                                        NumberOfRequestsAvailable);
   FreeArray1D (NumberOfCacheHits,
   FreeArray1D (NumberOfBufferHits,
                                        NumberOfRequestsAvailable);
   FreeArray1D(PredictedNumberOfAccesses, NumberOfRequestsAvailable);
   FreeArray1D (PredictedNumberOfHits,
                                        NumberOfRequestsAvailable);
```

ł

```
/**
      ****************************
                                   ******
**
                                                    Page 2-19 **
**
                             SACS.c
                                                               **
**
                                                               **
**
                           OpenDataFile
                                                               **
**
                                                               **
**
                                                               **
   Description:
**
                                                               **
**
       OpenDataFile opens the file specified by DataFileName for
                                                               **
**
                                                               **
   reading. This becomes the data file that GetNextFileRequest reads
**
                                                               **
   from.
++
                                                               **
****/
```

```
void OpenDataFile()
```

```
ł
if (Test==No)
   if ((DataFile=fopen(DataFileName,"r"))==NULL)
      {
      printf("Cannot open %s file",DataFileName);
      exit(0);
      ł
   }
else
   if ((DataFile=fopen(DataFileName, "w+"))==NULL)
      {
      printf("Cannot open %s file",DataFileName);
      exit(0);
      }
   }
}
```

/**************************************	*****	*****	***			
**	Page	2-20	* *			
** SACS.c	-		**			
**			**			
** CloseDataFile			**			
**			**			
** Description:			**			
**			**			
** CloseDataFile closes the data file that OpenDataFile op	bened.		**			
**			**			

void CloseDataFile()

.

{ fclose(DataFile);

```
/**
       ************
**
                                                           Page 2-21 **
**
                                 SACS.c
                                                                       **
**
                                                                       **
**
                              PauseForCommand
                                                                       **
* *
                                                                       **
**
   Description:
                                                                       * *
**
                                                                       * *
**
        PauseForCommand controles the displays. It takes input for the
                                                                       **
** keyboard to determan which display to provide. It also adjusts the
                                                                       * *
   global variable Desired Time based on "#", "-#", and "G #" commands.
**
                                                                       **
                                                                       **
**
void PauseForCommand()
   ł
  static char LastDisplayMode=' ';
           InputString[255],
  char
           *TmpStringPt,
           CommandChar,
           DisplayMode=' ';
  int
           Index;
  TimeType TmpTime;
  if (Trace==Yes) LastDisplayMode='t'; else LastDisplayMode='r';
  while (DisplayMode!=LastDisplayMode)
      ł
     if (DisplayMode!=' ') LastDisplayMode=DisplayMode;
     DisplayMode=LastDisplayMode;
     if (LastDisplayMode=='t') DisplayTrace();
     if (LastDisplayMode=='r') DisplayRequestsBreakDown();
     if (LastDisplayMode=='s') DisplayStallHistogram();
     if (LastDisplayMode=='c') DisplayCacheArguments();
     if (LastDisplayMode=='h') DisplayHelp();
     printf("\nNext Command Please [ T, R, S, C, G #, #, -#, Help] >>>");
     Index=-1;
     do
        Index++;
        scanf("%c",&InputString[Index]);
        }
                      while(InputString[Index]!='\n');
     while (InputString[0]==' ')
        for (Index=0; InputString[Index]!='\n'; Index++)
           InputString[Index]=InputString[Index+1];
     CommandChar=InputString[0];
     if (CommandChar>='A' && CommandChar<='Z') CommandChar+=('a'-'A');
```

```
**
                                                         Page 2-22 **
* *
                                SACS.c
                                                                    * *
**
                                                                    **
**
                            PauseForCommand
                                                                    **
**
                               continued
                                                                    ++
* *
                                                                    * *
         ******************
****
                                                                 ****/
     if (sscanf(InputString, "%U", &TmpTime) == 1 && CommandChar!='\n')
        {
       DesiredTime=Time+TmpTime;
        Trace=No;
        }
     if (CommandChar=='-')
        TmpStringPt=InputString;
        TmpStringPt++;
        if (sscanf(TmpStringPt,"%U", & TmpTime) == 1) DesiredTime=Time-TmpTime;
        Trace=No;
        }
     if (CommandChar=='q')
        TmpStringPt=InputString;
        TmpStringPt++;
        if (sscanf(TmpStringPt, "%U", &TmpTime)==1) DesiredTime=TmpTime;
        Trace=No;
        ł
     if (CommandChar=='t') DisplayMode='t';
     if (CommandChar=='r') DisplayMode='r';
     if (CommandChar=='s') DisplayMode='s';
     if (CommandChar=='c') DisplayMode='c';
     if (CommandChar=="h") DisplayMode='h';
     if (CommandChar=='q') exit(0);
     ł
  }
```

```
*****
/*
                                        *******
                                   Page 2-23 **
                    SACS.c
                                           **
**
**
                                           **
                                           **
**
                    Pause
                                           **
**
                                           **
**
 Description:
                                           **
**
                                           **
**
    Waiting for a character to be entered in.
                                           **
**
```

void Pause()

{

char InputCharacter;

printf("\nHit the return key to Continue:");

```
do
    {
      scanf("%c",&InputCharacter);
    }
while (InputCharacter!='\n');
```

ł

** Page 3-0 ** ** Global.h ** ** ** ** Part Of SACS 1.0 ** ** (StillAnother Cache Simulator) * * ** ** ** Program Modified: 3/17/94 * * ** File Modified: 3/17/94 * * ** ** ** ** Author: William G. Smith ** ** Address: Electrical Engineering Department ** ** Naval Postgraduate School ** ** Monterey, CA 93940 ** ** ** Copyright 1994, William G. Smith ** ** ** ** ** Permission to use, copy, modify, and distribute this software and ** its documentation for any purpose and without fee is hereby granted ** ** provided that the above copyright notice appears in all copies. No ** ** modified version of this program should be redistributed without the ** ** authors consent. William G. Smith makes no warranty or ** * * representation, promise of guarantee, either expressed or implied, ** ** with respect to this software's ability to produce valid results. ** ** This program is provided "as is" any financial, personal or property ** ** damage caused by the use of this program is the responsibility of the ** ** ** user. ** **

/**	**********************	***
**	Page 3-1	**
**	Global.h.	**
**		**
**	Global Variables Used by SACS Packages	**
**		**
**	Description:	**
**		**
**	determine the they enclosed and by air of the bheb bource	**
**	files. It contains all the global variables, both user and programmer	**
**	defined variables. The user defined variables represent all the input	**
**	parameters. The programmer defined variables represent all global	**
**	variables that are shared between all the SACS source code files, that	**
**	the user does not have access to.	**
**		**
**	SACS.c defines all of the initial values of the global variables	**
**	therefore, does not include Global.h	**
**		**
**	Table of Contents	**
**		**
**	Cover Page Page 3-1	**
**	User Defined Global Variables Page 3-2	**
**	Programmer Defined Global Variables Page 3-3	**
**	*********	**
***	***************************************	**/

#ifndef __GLOBAL.H
#define __GLOBAL.H

- ----

- -

#include <stdlib.h>
#include <stdio.h>

#include "SACS.h"

Page 3-2 ** ** Global.h ** ** ** ** * * User Defined Global Variables * * ** Description: ** These variables represent the programs input parameters. * * ** ** ** CacheSize; extern CacheSizeType BlockSize; extern SizeType extern SizeType SubBlockSize; extern AssociativityType Associativity; WordSize; extern SizeType ReadCacheAccessTime; extern TimeType ReadCacheHitTime; extern TimeType ReadCacheMissTime; extern TimeType WriteCacheAccessTime; WriteCacheHitTime; extern TireType extern TimeType WriteCacheMissTime; extern TimeType MemoryAccessTime; extern TimeType MemoryTransferTime; extern TimeType BufferCacheAccessTime; extern TimeType ReadBufferSize; extern BufferSizeType WriteBufferSize; extern BufferSizeType extern BlockReplacementPolicyType BlockReplacementPolicy; extern WritePolicyType WritePolicy; extern WriteMissPolicyType WriteMissPolicy; extern YesNoType ReadForward: CPUWaitsForCacheWrites; extern YesNoType SearchBlockBuffer;
UpdateReadBuffer; extern YesNoType extern YesNoType RemoveReadDuplicates; extern YesNoType RemoveWriteDuplicates; extern YesNoType ReadPriority; extern PriorityType WritePriority; extern PriorityType extern PriorityType ReadForWriteAllocatePriority; WriteDirtyBlockPriority; extern PriorityType extern PriorityType NoPriority; extern YesNoType Trace; extern YesNoType Check; extern YesNoType Test; extern YesNoType KeyBoardIO; extern char *DataFileName; extern HistogramIndexType ScreenHistogramMaxIndex; extern HistogramIndexType FileHistogramMaxIndex;

********** /** ** Page 3-3 ** * * Global.h * * * * * * ** Programmer Defined Global Variables * * * * * * extern TimeType Time; extern TimeType DesiredTime; extern CacheWaitingForType CacheWaitingFor; extern MemoryWaitingForType MemoryWaitingFor; extern BlockWaitingForType BlockWaitingFor; extern YesNoType DiscrepancyFound; extern YesNoType CacheHit; extern YesNoType BufferHit; extern YesNoType CacheBusy; extern RequestType Request; extern RequestType LastRequest; extern AddressType RequestAddress; extern SizeType RequestSize; extern SizeType RequestBlock extern TimeType TimeOfNextRe RequestBlockNumber; extern TimeType TimeOfNextRequest; extern SizeType NumberOfBlocks; extern SizeType NumberOfSubBlocks; extern SizeType NumberOfSets; extern AddressType *CacheBlockAddress; /* [NumberOfBlocks] */ extern TimeType extern SizeType extern YesNoType *LastCacheBlockAccessTime; *CacheNextBlock; /* [NumberOfSets] */ **CacheValidBit; /* [NumberOfBlocks] */ **CacheDirtyBit; /* [NumberOfSubBlocks] extern YesNoType */ extern TimeType **RequestTimeHistogram; /* [NumberOfRequestsAvailable] */ /* [FileHistgramMaxIndex] * / **StallTimeHistogram; /* [NumberOfCacheWaitingForsAv]*/ extern TimeType /* [FileHistgramMaxIndex] */ /* [NumberOfRequestsAvailable] */
/* [NumberOfStallsAvailable] */ *TotalRequestTime; extern TimeType extern TimeType *TotalStallTime; /* [NumberOfRequestsAvailable] */ extern ScoreType *NumberOfAccesses; extern ScoreType *NumberOfCacheHits; extern ScoreType extern ScoreType extern ScoreType extern ScoreType *NumberOfBufferHits; *PredictedNumberOfAccesses; *PredictedNumberOfHits; TotalNumberOfAccesses; extern ScoreType extern ScoreType TotalNumberOfWordsReadFromMemory; TotalNumberOfWordsWrittenToMemory; extern ScoreType TotalNumberOfWordsWrittenToCache; extern BufferType extern BufferType ReadBuffer; WriteBuffer; extern BufferType BlockBuffer; extern AddressType MAR: TOA: extern TimeType TOD; extern TimeType extern TimeType BlockTOA; extern FILE *DataFile; ANTERN YERNETURE FndAfDataFile;

/******	***********************************	************	****
**		Page 3-4	**
**	Global.h	-	**
**			**
** Pro	ogramer Defined Global Variables		**
**	continued		**
**	Enumerator Strings		**
**	-		**
******	* * * * * * * * * * * * * * * * * * * *	********	***/

extern char

<pre>*YesNoString[], *RequestString[], *ReplacementPolicyString[], *WritePolicyString[], *WriteMissPolicyString[],</pre>	/* /* /* /*	<pre>[2] [NumberOfRequestsAvailable] [ReplacementPolicyString] [NumberOfWritePoliciesAvailable] [NumberOfWriteMi: PoliciesAvailable]</pre>	*/ */ */ */
<pre>*CacheWaitingForString[], *MemoryWaitingForString[], *BlockWaitingForString[];</pre>	/* /* /*	[NumberOfCacheWaitingForsAvailable] [NumberOfMemoryWaitingForsAvailable] [NumberOfBlockWaitingForsAvailable]	

#endif

.

/*******	******************	**1
**	Page 4-0	**
* *	Cache.c	*1
* *		*1
* *	Part Of SACS 1.0	*1
**	(StillAnother Cache Simulator)	* 1
**		*1
** Progr	am Modified: 3/17/94	*:
** File	Modified: 3/17/94	*
* *		*
** Autho	r: William G. Smith	*
	ss: Electrical Engineering Department	*
r *	Naval Postgraduate School	*
r *	Monterey, CA 93940	*
*		*
	ight 1994, William G. Smith	*
*		*
	ssion to use, copy, modify, and distribute this software and	*
	ocumentation for any purpose and without fee is hereby granted	*
	ded that the above copyright notice appears in all copies. No	*
	ied version of this program should be redistributed without the	*
	rs consent. William G. Smith makes no warranty or	*
	sentation, promise of guarantee, either expressed or implied,	*
	respect to this software's ability to produce valid results.	*
	program is provided "as is" any financial, personal or property	*
-	e caused by the use of this program is the responsibility of the	
** user.		*
**	*****	*

.

/**	*******	* * *
**	Page 4-1	**
**	Cache.c	**
* *		**
**	Description:	**
**		**
**	CacheModel makes all the necessary calls to simulate cache memory.	**
**	CacheModel decides which calls to make, based on the value of CacheHit,	**
**	and Request. This function is called every time Time is incremented.	**
**	If there are no read or write requests waiting to be completed the	**
**	function does nothing. The value of CacheHit will remain Unknown until	**
**	the appropriate cache access time has expired. Then CacheModel will	**
**	call IsRequestAHit to determine if the request is a hit or a miss.	**
**		**
**	Table of Contents	**
**		**
**	Cover Page Page 4- 1	**
**	List of Cache.c Function Declarations Page 4-2	**
**	CacheModel() Page 4-3	**
**	IsRequestAHit() Page 4-4	**
**	ReadHit() Page 4-5	**
**	ReadMiss() Page 4-6	**
**	WriteHit() Page 4-7	**
**	WriteMiss() Page 4-8	**
**	AccessCache() Page 4-10	**
**		**
**	SelectBlockVictim() Page 4-11	**
**	SetDirtyBits() Page 4-13	**
**	WriteDirtySubBlocks() Page 4-14	**
**	AddToReadBuffer() Page 4-16	**
**	SearchCache() Page 4-20	**
**	AddToWriteBuffer() Page 4-21	**
**		**
***	***************************************	**/

#include "Global.h"

.

*		F	Page	4 - 2	
*	Cache.c	-			
*					1
*	List of Cache.c Function Declarations				1
*					
* Desc	cription:				
ł	-				
r i	This is a list of function declarations within the	file	scope	2	
' of "	'Cache.c".		-		
*	******				
	CacheModel(); IsRequestAHit():		Page		
oid	<pre>IsRequestAHit();</pre>	/*	Page	4-	4
oid oid		/* /*	Page Page	4- 4-	4 5
oid oid oid	<pre>IsRequestAHit(); ReadHit();</pre>	/* /* /*	Page Page Page	4- 4- 4-	4 5 6
oid oid oid oid	<pre>IsRequestAHit(); ReadHit(); ReadMits();</pre>	/* /* /*	Page Page	4- 4- 4-	4 5 6 7
bid bid bid bid bid	<pre>IsRequestAHit(); ReadHit(); ReadMiss(); WriteHit();</pre>	/* /* /* /*	Page Page Page Page	4- 4- 4- 4-	4 5 6 7 8
bid bid bid bid bid bid	<pre>IsRequestAHit(); ReadHit(); ReadMiss(); WriteHit(); WriteMiss(); AccessCache(); SelectBlockVictim();</pre>	/* /* /* /*	Page Page Page Page Page	4- 4- 4- 4- 4- 4-	4 5 7 8 0
bid bid bid bid bid bid bid	<pre>IsRequestAHit(); ReadHit(); ReadMiss(); WriteHit(); WriteMiss(); AccessCache(); SelectBlockVictim(); SetDirtyBits();</pre>	/* /* /* /* /*	Page Page Page Page Page Page	4- 4- 4- 4- 4- 4-1 4-1	4 5 6 7 8 0
bid bid bid bid bid bid bid bid bid bid	<pre>IsRequestAHit(); ReadHit(); ReadMiss(); WriteHit(); WriteMiss(); AccessCache(); SelectBlockVictim(); SetDirtyBits(); WriteDirtySubBlocks();</pre>	/* /* /* /* /*	Page Page Page Page Page Page Page Page	$\begin{array}{c} 4-\\ 4-\\ 4-\\ 4-\\ 4-1\\ 4-1\\ 4-1\\ 4-1\\ 4-1$	4 5 6 7 8 0 1 3 4
oid oid oid oid oid oid oid oid oid	<pre>IsRequestAHit(); ReadHit(); ReadMiss(); WriteHit(); WriteMiss(); AccessCache(); SelectBlockVictim(); SetDirtyBits(); WriteDirtySubBlocks(); AddToReadBuffer();</pre>	/* /* /* /* /*	Page Page Page Page Page Page Page	$\begin{array}{c} 4-\\ 4-\\ 4-\\ 4-\\ 4-1\\ 4-1\\ 4-1\\ 4-1\\ 4-1$	4 5 7 8 0 1 3 4
roid roid roid roid roid roid roid roid	<pre>IsRequestAHit(); ReadHit(); ReadMiss(); WriteHit(); WriteMiss(); AccessCache(); SelectBlockVictim(); SetDirtyBits(); WriteDirtySubBlocks(); AddToReadBuffer();</pre>	/* * /* /* * /* /* /*	Page Page Page Page Page Page Page Page	4- 4- 4- 4- 4-1 4-1 4-1 4-1 4-1	4 · · · · · · · · · · · · · · · · · · ·

•

/** ****** ** Page 4-3 ** ** Cache.c ** ** ** ** CacheModel ** ** ** ** Description: ** ** ** ** CacheModel makes all the necessary calls to simulate cache memory. ** ** CacheModel decides which calls to make, based on the value of CacheHit, ** and Request. This function is called every time Time is incremented. ** ** ** If there are no read or write requests waiting to be completed the ** * * function does nothing. The value of CacheHit will remain Unknown until ** ** the appropriate cache access time has expired. Then CacheModel will ** ** ** call IsRequestAHit to determine if the request is a hit or a miss. ** ** ***** void CacheModel() £ if (CacheHit==Unknown && Request!=None) if (Request==Read) AccessCache (ReadCacheAccessTime, CacheWaitingForReadCacheRequest); if (Request==Write) AccessCache (WriteCacheAccessTime, CacheWaitingForWriteCacheRequest); if (CacheWaitingFor==Nothing) IsRequestAHit(); } if (CacheHit==Yes && Request==Read) ReadHit(); if (CacheHit==No && Request==Read) ReadMiss(); if (CacheHit==Yes && Request==Write) WriteHit(); if (CacheHit==No && Request==Write) WriteMiss(); }

```
/**
                              **********
**
                                                              Page 4-4
                                                                          **
**
                                  Cache.c
                                                                          **
**
                                                                          **
**
                               IsRequestAHit
                                                                          **
**
                                                                          **
** Description:
                                                                          **
**
                                                                          **
**
                                                                          **
        IsRequestAHit determines if the request is a hit or a miss, and
** sets CacheHit to the appropriate value. IsRequestAHit will find the
                                                                          **
** SetNumber that the data is supposed to be in. Then all
                                                                          **
** CacheBlockAddresses in that set will be checked to see if they equal
                                                                          **
** the BlockAddress for that request. If the correct block is found,
                                                                          **
**
   then all sub blocks that are required to satisfy the request will be
                                                                          **
** inspected for validity. If all required sub blocks are valid then
                                                                          **
** CacheHit will equal Yes on return from IsRequestAHit.
                                                                          **
**
                                                                          **
      ****
void IsRequestAHit ()
  {
             SetNumber = Set(RequestAddress);
  SizeType
  SizeType FirstBlock = SetNumber*Associativity;
SizeType LastBlock = FirstBlock+Associativity-1;
  SizeType BlockIndex;
  SizeType SubBlockIndex;
  CacheHit=No;
  BufferHit=Unknown;
  for (BlockIndex=FirstBlock; BlockIndex<=LastBlock; BlockIndex++)</pre>
     ł
     if (CacheBlockAddress[BlockIndex]==BlockAddress(RequestAddress))
        CacheHit=Yes;
        if (Request==Read)
           for (SubBlockIndex=SubBlock(RequestAddress);
                SubBlockIndex<=SubBlock(RequestAddress+RequestSize-1);</pre>
                SubBlockIndex++)
              if (CacheValidBit[BlockIndex][SubBlockIndex]==No) CacheHit=No;
           ۱
        LastCacheBlockAccessTime[BlockIndex]=Time;
        ł
     }
  if (CacheHit==Yes) BufferHit=No;
  ł
```

/******** ***** ** Page 4-5 ** ** Cache.c ** ** ** ** ReadHit ** ** ** ** ** Description: ** ** ** ReadHit is called to simulate a cache hit during a read request. ** ** Read Hit simply finishes simulating the cache access for the hit. ** ** ** ReadCachHitTime is the time required to send the data from the cache ** to the CPU. Note that the Ttime to locate the block in the cache is ** ** simulated in CacheModel. ReadHit is called repeatedly while Time is ** ** incremented until Access Cache returns with CacheWaitingFor equal to ** ** Nothing. AccessCache will return CacheWaitingFor equal to ** ** ** ReadCacheRequest until the ReadCacheHitTime has expired. ** **

void ReadHit()

ł

AccessCache(ReadCacheHitTime, CacheWaitingForReadCacheRequest);

******** /** ** Page 4-6 * * * * Cache.c ** * * * * * * ReadMiss * * * * * * Description: * * ** ** ** ReadMiss is called to simulate a cache miss during a read request. ** ** ReadMiss first simulates the time it would take to perform all block * * ** management for a read miss. This time is called Read Cache Miss Time. ** ** Once that time has passed Read Miss calls Select Block Victim to pick a ** ** block in the set. When SelectBlockVictim returns with CacheWaitingFor ** equal to Nothing the Request Block Number will contain the new block ** * * ** number where the data will be placed. ** ** * * ** Once the new block has been chosen, ReadMiss will call * * ** AddToReadBuffer. If ReadForward is selected, then RequiredSize for the ** ** memory request will be equal BlockSize. The RequiredSize in the read ** memory request tells the MemoryModel how much of the requested data ** ** ** must be read into the BlockBuffer before resetting Cache WaitingFor ** ** back to Nothing. By setting RequiredSize equal to BlockSize, Read Miss ** is forcing Memory Model to read in the entire block before setting ** ** ** Cache aiting For back to Nothing. Once the Memory Model has read in ** ** the data, it is assumed to be able to the CPU during that clock cycle. ** ** ** ****/ void ReadMiss() Ł AccessCache(ReadCacheMissTime,CacheWaitingForReadCacheRequest); if (CacheWaitingFor==Nothing || CacheWaitingFor==CacheWaitingForFullWriteBuffer) SelectBlockVictim(); if (CacheWaitingFor==Nothing || CacheWaitingFor==CacheWaitingForFullReadBuffer) 1 if (ReadForward==Yes) AddToReadBuffer (RequestAddress, BlockSize, RequestSize, RequestBlockNumber, ReadPriority); else AddToReadBuffer (RequestAddress, BlockSize, BlockSize, RequestBlockNumber, ReadPriority); if (CacheWaitingFor==Nothing) CacheWaitingFor=CacheWaitingForReadMemoryRequest; } RecordStall(CacheWaitingFor); if (CacheWaitingFor==CacheWaitingForReadMemoryRequest && NoRequestsLeft(&ReadBuffer)) CacheWaitingFor=Nothing;

/** * * Page 4-7 ** ** Cache.c ** ** ** ** WriteHit ** * * ** ** Description: * * ** ** ** WriteHit is called to simulate a cache hit during a write request. ** ** Write Hit will first simulate the time to write the data to the ** * * RequestBlockNumber in the cache. Note that the time to locate the ** ** block was simulated by CacheModel. Once WriteCacheHitTime has expired ** ** then WriteHit will perform the block management for the request. The ** ** block management is dictated by the WritePolicy. For a WriteBack ** ** policy the sub blocks written to must have their dirty bits set. This ** ** is done by SetDirtyBit. For a WriteThrough policy the request must be ** ** set to the write buffer. This is done by AddToWriteBuffer. ** ** ** void WriteHit() ł AddressType TempAddress; AccessCache (WriteCacheHitTime, CacheWaitingForWriteCacheRequest); if (CacheWaitingFor==Nothing || CacheWaitingFor==CacheWaitingForFullWriteBuffer) Ł switch (WritePolicy) { case WriteBack: ł SetDirtyBits(); break; ł case WriteThrough: for (TempAddress =SubBlockAddress(RequestAddress+SubBlockSize-1); TempAddress <SubBlockAddress(RequestAddress+RequestSize);</pre> TempAddress+=SubBlockSize) CacheValidBit [RequestBlockNumber] [SubBlock (TempAddress)]=Yes; AddToWriteBuffer (RequestAddress, RequestSize, WritePriority); break; ł default: printf("WritePolicy not defined for [WriteHit] procedure."); exit(1); } } }

```
******
1*
                                                             Page 4-8 **
                                                                         **
                                 Cache.c
                                                                         **
**
                                WriteMiss
                                                                         **
**
                                                                         **
**
                                                                         **
   Description:
**
                                                                         **
**
        WriteMiss is called to simulate a cache miss during a write
                                                                         **
**
                                                                         **
   request. WriteMiss will first simulate the time needed to perform
**
                                                                         **
   all block management requests. The time is called WriteCacheMissTime.
**
                                                                         **
   This is only the time required to make the requests, not the time
* *
   required to complete the block management requests. The time to
                                                                         **
**
                                                                         * *
   determine that a miss occurred was simulated by CacheModel. Once the
**
   WriteCacheMissTime has expired, then WriteMiss will perform all block
                                                                         * *
**
   management requests. The memory requests are dictated by the
                                                                         * *
**
   WriteMissPolicy. The simplest policy is WriteAround. For a
                                                                         * *
**
   WriteAround policy the write data is placed in the WriteBuffer by
                                                                         **
**
   AddToWriteBuffer. WriteAllocate however, is the toughest simulation
                                                                         **
**
   in SACS. WriteMiss must first choose a block to put the new data in.
                                                                         * *
**
   This is done by SelectBlockVictim. Then the block data not provided
                                                                         **
**
   by the write has to be read in. This read request is made by
                                                                         **
**
   AddToReadBuffer. Because the read address is calculated by adding the
                                                                         **
** request size to the address. The new address may be in the next block **
**
   so to make the addition modulo the BlockSize may have to be subtracted. **
**
   When the read request has been make then the sub blocks that were
                                                                         **
** written to in there entirety will have there valid bits set. If only
                                                                         **
* *
   part of a sub block was written to then the CacheValidBit will not be
                                                                         **
**
                                                                         **
   set.
**
                                                                         **
**
        WriteMiss then uses the WritePolicy to dictate how the write data
                                                                         **
** is to update the memory. For a WriteBack policy dirty bits are set by **
**
   SetDirtyBits. For a WriteThough the data is added to the WriteBuffer
                                                                         **
**
                                                                         **
   by AddToWriteBuffer.
**
                                                                         **
void WriteMiss()
   {
   AddressType TempAddress;
   AccessCache (WriteCacheMissTime, CacheWaitingForWriteCacheRequest);
   switch (WriteMissPolicy)
     £
      case WriteAround:
        if (CacheWaitingFor==Nothing ||
            CacheWaitingFor==CacheWaitingForFullWriteBuffer)
           AddToWriteBuffer(RequestAddress, RequestSize, WritePriority);
        break;
        }
     default:
        ł
        printf("WriteMissPolicy not defined in [WriteMiss] procedure");
        exit(1);
        }
```

```
/*
                *****
**
                                                               Page 4-9
                                  Cache.c
                                                                            * *
* *
                                                                           **
**
                                 WriteMiss
                                                                           * *
* *
                                 continued
                                                                           * *
                                                                           * *
                      **********
     case WriteAllocate:
        ł
        if (CacheWaitingFor==Nothing ||
            CacheWaitingFor==CacheWaitingForFullWriteBuffer)
           SelectBlockVictim();
        if (CacheWaitingFor==Nothing ||
            CacheWaitingFor==CacheWaitingForFullReadBuffer)
           1
           if ((BlockSize-RequestSize)>0)
              if (BlockAddress(RequestAddress+RequestSize)
                ==BlockAddress(RequestAddress))
                 AddToReadBuffer (RequestAddress+RequestSize,
                                 BlockSize-RequestSize,
                                 ٥,
                                 RequestBlockNumber,
                                 ReadForWriteAllocatePriority);
              else
                 AddToReadBuffer((RequestAddress+RequestSize)-BlockSize,
                                 BlockSize-RequestSize,
                                 0,
                                 RequestBlockNumber,
                                 ReadForWriteAllocatePriority);
           }
        if ((CacheWaitingFor==Nothing ||
             CacheWaitingFor==CacheWaitingForFullWriteBuffer) &&
           CacheBlockAddress[RequestBlockNumber]==BlockAddress(RequestAddress))
           ł
           for (TempAddress =SubBlockAddress(RequestAddress+SubBlockSize-1);
                TempAddress <SubBlockAddress(RequestAddress+RequestSize);</pre>
                TempAddress+=SubBlockSize)
              CacheValidBit [RequestBlockNumber] [SubBlock (TempAddress)]=Yes;
           switch (WritePolicy)
              ł
              case WriteBack:
                 SetDirtyBits();
                 break;
              case WriteThrough:
                 AddToWriteBuffer(RequestAddress, RequestSize, WritePriority);
                 break;
              default:
                 printf("WritePolicy not defined for [WriteMiss] procedure");
                 exit(1);
              }
           }
        break;
        }
     }
  }
```

```
/**
                       *******
                                                              -----
**
                                                              Page 4-10
                                                                         ++
**
                                 Cache.c
                                                                         * *
* *
                                                                         * *
* *
                                AccessCache
                                                                          * *
* *
                                                                          **
* *
   Description:
                                                                          * *
**
                                                                         **
        AccessCache is called to simulate a the CPU accessing the cache.
**
                                                                         * *
** AccessCache first waits for the cache not to be busy. The only reason
                                                                         **
* *
   it could be busy is if the BlockBuffer is in the process of updating
                                                                         **
** the cache. During this time AccessCache will return CacheWaitingFor
                                                                         **
** equal to CPUCacheAccess. Once the cache is not busy then CacheBusy is
                                                                         ++
** set to Yes locking out the BlockBuffer from accessing the cache. Then
                                                                         **
** CacheWaitingFor will set equal to WaitingForRequest this is a local
                                                                         **
** variable passed by the caller. It will either be equal to
                                                                          **
** ReadCacheAccess, or WriteCacheAccess. Then CacheBusy is set for the
                                                                          **
** time specified by RequestTime. RequestTime is a local variable. It
                                                                         **
** could equal any of the hit, miss, or access times. Once RequestTime
                                                                         **
** has expired then AccessCache will set CacheBusy equal to No, and
                                                                         **
**
   CacheWaiting For equal to Nothing.
                                                                         **
**
                                                                         **
         ******
                                                                       ****/
void AccessCache(RequestTime,WaitingForRequest)
  TimeType
                      RequestTime;
  CacheWaitingForType WaitingForRequest;
   Ł
  static TimeType CacheTOA=0;
  if (CacheBusy==Yes && CacheWaitingFor==Nothing )
     CacheWaitingFor=CacheWaitingForCPUCacheAccess;
   if (CacheBusy==No && CacheWaitingFor==CacheWaitingForCPUCacheAccess)
     CacheWaitingFor=Nothing;
   if (CacheWaitingFor==Nothing)
     CacheBusy=Yes;
     CacheWaitingFor=WaitingForRequest;
     CacheTOA=Time+RequestTime;
     }
  RecordStall(CacheWaitingFor);
   if (CacheTOA<=Time && CacheWaitingFor==WaitingForRequest)
     CacheBusy=No;
     CacheWaitingFor=Nothing;
      1
```

Page 4-11 Cache.c SelectBlockVictim Piption: SelectBlockVictim chooses the next block to be used, and writes hirty subblocks out to the WriteBuffer. Se BlockVictim first sys the cache set that the RequestAddress meas to. The servey des finding the block that was least recently accessed. This Number is stored in LRUBlock. Once the set has been surveyed the ReplacementPolicy dictates how the block is chosen. For the policy Request Block Number is set equal to LRUBlock. For the policy CacheNextBlock keeps track of the next victim block for set. CacheNextBlock is initialized to all zeros during the ning of a run. Therefore it must be checked to see if it is then the first, and last blocks for the set. If it is not then
SelectBlockVictim SelectBlockVictim chooses the next block to be used, and writes SelectBlockVictim chooses the next block to be used, and writes SelectBlockVictim chooses the NriteBuffer. Se BlockVictim first sys the cache set that the RequestAddress meas to. The servey des finding the block that was least recently accessed. This Number is stored in LRUBlock. Once the set has been surveyed the ReplacementPolicy dictates how the block is chosen. For the policy Request Block Number is set equal to LRUBlock. For the policy CacheNextBlock keeps track of the next victim block for set. CacheNextBlock is initialized to all zeros during the ning of a run. Therefore it must be checked to see if it is
SelectBlockVictim chooses the next block to be used, and writes SelectBlockVictim chooses the next block to be used, and writes Sirty subblocks out to the WriteBuffer. Se BlockVictim first sys the cache set that the RequestAddress mains to. The servey des finding the block that was least recently accessed. This Number is stored in LRUBlock. Once the set has been surveyed the ReplacementPolicy dictates how the block is chosen. For the policy Request Block Number is set equal to LRUBlock. For the policy CacheNextBlock keeps track of the next victim block for set. CacheNextBlock is initialized to all zeros during the ming of a run. Therefore it must be checked to see if it is
SelectBlockVictim chooses the next block to be used, and writes SelectBlockVictim chooses the next block to be used, and writes Sirty subblocks out to the WriteBuffer. Se BlockVictim first sys the cache set that the RequestAddress mains to. The servey des finding the block that was least recently accessed. This Number is stored in LRUBlock. Once the set has been surveyed the ReplacementPolicy dictates how the block is chosen. For the policy Request Block Number is set equal to LRUBlock. For the policy CacheNextBlock keeps track of the next victim block for set. CacheNextBlock is initialized to all zeros during the ming of a run. Therefore it must be checked to see if it is
SelectBlockVictim chooses the next block to be used, and writes lirty subblocks out to the WriteBuffer. Se "BlockVictim first bys the cache set that the RequestAddress mains to. The servey des finding the block that was least recently accessed. This Number is stored in LRUBlock. Once the set has been surveyed the ReplacementPolicy dictates how the block is chosen. For the policy Request Block Number is set equal to LRUBlock. For the policy CacheNextBlock keeps track of the next victim block for set. CacheNextBlock is initialized to all zeros during the ming of a run. Therefore it must be checked to see if it is
SelectBlockVictim chooses the next block to be used, and writes lirty subblocks out to the WriteBuffer. Se "BlockVictim first bys the cache set that the RequestAddress mains to. The servey des finding the block that was least recently accessed. This Number is stored in LRUBlock. Once the set has been surveyed the ReplacementPolicy dictates how the block is chosen. For the policy Request Block Number is set equal to LRUBlock. For the policy CacheNextBlock keeps track of the next victim block for set. CacheNextBlock is initialized to all zeros during the ming of a run. Therefore it must be checked to see if it is
Lirty subblocks out to the WriteBuffer. Se BlockVictim first sys the cache set that the RequestAddress maps to. The servey des finding the block that was least recently accessed. This Number is stored in LRUBlock. Once the set has been surveyed the ReplacementPolicy dictates how the block is chosen. For the policy Request Block Number is set equal to LRUBlock. For the policy CacheNextBlock keeps track of the next victim block for set. CacheNextBlock is initialized to all zeros during the ming of a run. Therefore it must be checked to see if it is
Lirty subblocks out to the WriteBuffer. Se BlockVictim first sys the cache set that the RequestAddress maps to. The servey des finding the block that was least recently accessed. This Number is stored in LRUBlock. Once the set has been surveyed the ReplacementPolicy dictates how the block is chosen. For the policy Request Block Number is set equal to LRUBlock. For the policy CacheNextBlock keeps track of the next victim block for set. CacheNextBlock is initialized to all zeros during the ming of a run. Therefore it must be checked to see if it is
wys the cache set that the RequestAddress mands to. The servey des finding the block that was least recently accessed. This Number is stored in LRUBlock. Once the set has been surveyed the ReplacementPolicy dictates how the block is chosen. For the policy Request Block Number is set equal to LRUBlock. For the policy CacheNextBlock keeps track of the next victim block for set. CacheNextBlock is initialized to all zeros during the ming of a run. Therefore it must be checked to see if it is
des finding the block that was least recently accessed. This Number is stored in LRUBlock. Once the set has been surveyed the ReplacementPolicy dictates how the block is chosen. For the olicy Request Block Number is set equal to LRUBlock. For the policy CacheNextBlock keeps track of the next victim block for set. CacheNextBlock is initialized to all zeros during the ning of a run. Therefore it must be checked to see if it is
Number is stored in LRUBlock. Once the set has been surveyed the ReplacementPolicy dictates how the block is chosen. For the olicy Request Block Number is set equal to LRUBlock. For the policy CacheNextBlock keeps track of the next victim block for set. CacheNextBlock is initialized to all zeros during the ning of a run. Therefore it must be checked to see if it is
the ReplacementPolicy dictates how the block is chosen. For the olicy Request Block Number is set equal to LRUBlock. For the policy CacheNextBlock keeps track of the next victim block for set. CacheNextBlock is initialized to all zeros during the ning of a run. Therefore it must be checked to see if it is
policy Request Block Number is set equal to LRUBlock. For the policy CacheNextBlock keeps track of the next victim block for set. CacheNextBlock is initialized to all zeros during the ming of a run. Therefore it must be checked to see if it is
policy CacheNextBlock keeps track of the next victim block for set. CacheNextBlock is initialized to all zeros during the ning of a run. Therefore it must be checked to see if it is
set. CacheNextBlock is initialized to all zeros during the ning of a run. Therefore it must be checked to see if it is
ning of a run. Therefore it must be checked to see if it is
NextBlock for SetNumber is reset to FirstBlock. Once
tBlockVictim knows it has a valid Cache Next Block then
stBlock is set equal to it. Then CacheNextBlock for the
mber is incremented. For RAND policy the block number is chosen
mly from all the blocks in the set
SelectBlockVictim writes all dirty sub blocks to the WriteBuffer
WriteDirtySubBlocks. WriteDirtySubBlocks takes care of clearing
irty and valid bits in the block. Once SelectBlockVictim is
d and it gets to the bottom of the function with Cache.aitingFor
to Nothing then the CacheBlockAddress for the RequestBlockNumber
t equal to the block address of RequestAddress.

in Side

TimeType LRUTime = Time+1; SizeType LRUBlock;

```
**************
/*
**
                                  Page 4-12
                                         **
**
                   Cache.c
                                         **
* *
                                         **
* *
                SelectBlockVictim
                                         **
                                         **
                  Continued
```

RequestBlockNumber=FirstBlock;

```
for (BlockIndex=FirstBlock; BlockIndex<=LastBlock; BlockIndex++)</pre>
   ł
   if (CacheBlockAddress[BlockIndex]==BlockAddress(RequestAddress))
      RequestBlockNumber=BlockIndex;
   if (LRUTime>LastCacheBlockAccessTime[BlockIndex])
      LRUTime=LastCacheBlockAccessTime[BlockIndex];
      LRUBlock=BlockIndex;
      }
   }
if (CacheBlockAddress[RequestBlockNumber]!=BlockAddress(RequestAddress)
   Ł
   switch (BlockReplacementPolicy)
      £
      case LRU:
         RequestBlockNumber=LRUBlock;
         LastCacheBlockAccessTime[RequestBlockNumber]=Time;
         break;
      case FIFO:
         if (CacheNextBlock[SetNumber]<FirstBlock ||
             CacheNextBlock[SetNumber]>LastBlock
                                                     - )
            CacheNextBlock[SetNumber]=FirstBlock;
         RequestBlockNumber=CacheNextBlock[SetNumber];
         if (RequestBlockNumber<LastBlock)</pre>
            CacheNextBlock[SetNumber]++;
         else
            CacheNextBlock[SetNumber]=FirstBlock;
         break;
      case RAND:
         RequestBlockNumber=(rand()%Associativity)+FirstBlock;
         break;
      }
   WriteDirtySubBlocks();
   }
if (CacheWaitingFor==Nothing)
   CacheBlockAddress [RequestBlockNumber] = BlockAddress (RequestAddress);
}
```

++ Page 4-13 ** ** Cache.c ** ** ** ** SetDirtyBits ** ** ** Description: ** ** ** ** SetDirtyBits sets the dirty bits for all sub blocks that contains ** ** data that was modified by a write request. ** ** ** ***** void SetDirtyBits() Ł SizeType SubBlockIndex;

```
for (SubBlockIndex=SubBlock(RequestAddress);
    SubBlockIndex<=SubBlock(RequestAddress+RequestSize-1);
    SubBlockIndex++)
    CacheDirtyBit[RequestBlockNumber][SubBlockIndex]=Yes;
```

/*	/**************************************								
**			I	age	4-14	**			
**		Cae	che.c			**			
**						**			
**		WriteDi	tySubBlocks			**			
**					,	**			
**	Description	:				**			
**						**			
**			to simulate writing all the			* *			
**			DirtySubBlocks not only cle	ers	all	**			
**	-	its. It also clears a				**			
**			ock to receive new data, and						
**			a victim. WriteDirtySubB			**			
**			lirty blocks and splice ther		etner	**			
**			e request is then added to the		b	**			
**			ts that make up the request 1. This process of searching			**			
**			bits are not dirty. Then a			**			
**		are cleared.	bits are not drity. Inen a		.ne	**			
**	valia bits a	ile ciealeu.				**			
**	******	*****	*****	****	*****	**/			
						'			
vo	id WriteDirty	SubBlocks()							
	í								
	SizeType	i;							
	SizeType	SubBlockIndex	= 0;						
	AddressType SizeType PriorityType	MemoryRequestAddress MemoryRequestSize MemoryRequestPriority	<pre>= CacheBlockAddress[Request = 0; = WriteDirtyBlockPriority;</pre>	:Bloc	kNumbe:	r];			
	· · · · · · · · · · · · · · · · · · ·		"LICEDILCYDIOCKILIOIICY,						

ŧ

```
/**
            *********
* *
                                                              Page 4-15
                                                                          **
**
                                  Cache.c
                                                                          * *
* *
                             WriteDirtySubBlocks
                                                                          ++
                                 continued
                                                                          * *
                                                                          **
                                                                      +++*/
                        *****
  do
     ł
     MemoryRequestSize=0;
     while ((CacheDirtyBit[RequestBlockNumber][SubBlockIndex]==No ||
             CacheValidBit[RequestBlockNumber][SubBlockIndex]==No) &&
            SubBlockIndex<NumberOfSubBlocks)</pre>
        SubBlockIndex++;
     MemoryRequestAddress=CacheBlockAddress[RequestBlockNumber]
                         +SubBlockIndex*SubBlockSize;
     while (CacheDirtyBit[RequestBlockNumber][SubBlockIndex]==Yes &&
            SubBlockIndex<NumberOfSubBlocks)</pre>
        ł
        MemoryRequestSize+=WordSize;
        SubBlockIndex++;
        }
     if (MemoryRequestSize)
        AddToWriteBuffer (MemoryRequestAddress,
                         MemoryRequestSize,
                         MemoryRequestPriority);
        if (CacheWaitingFor==Nothing)
           for (i=0; i<=SubBlockIndex && i<NumberOfSubBlocks; i++)</pre>
              CacheDirtyBit[RequestBlockNumber][i]=No;
        ł
     ł
  while (SubBlockIndex<NumberOfSubBlocks && CacheWaitingFor==Nothing);</pre>
  if (CacheWaitingFor==Nothing)
     for (i=0; i<NumberOfSubBlocks; i++)</pre>
        CacheValidBit[RequestBlockNumber][i]=No;
  }
```

r	Page 4-16
r	Cache.c
•	AddToReadBuffer
	Addiokeadballel
	Description:
	AddToReadBuffer takes the elements of a request, and adds the request to the ReadBuffer. It will perform all of the searches, and
	updates necessary to support the appropriate scoreboarding protocals.
	AddToReadBuffer will begin by searching the cache, and
	BlockBuffer for each byte in the request starting at the beginning of the request. Every time a byte is found in one or the other then the
	Address is incremented, while Size and RequiredSize are decremented.
	This simulates removing the available data from the front of the
	request. Then AddToReadBuffer will search the cache, and BlockBuffer
	for the data at the end of the request. Every time a byte is found then the Size of the request is decremented by one. If the byte was a
	required by then the RequiredSize is decremented also. This simulate
	removing any data available from the end of the request.
	AddToReadBuffer is either left with a request that has a Size equal to zero or the end points are both needed from memory. If the RequiredSiz
	is zero then the request is a buffer hit, otherwize the request is a
	buffer miss. If the request is already a cache hit then the buffer
	hit is for some block management request. These kinds of buffer hits
	are not recorded because it would confuse the ResultsDisplay, by makin it possible to get a hit rate greater tha 100%. If the Size is not
	zero and Remove ReadDuplicates is eaual to No then the request is
	added to the end of the ReadBuffer using Append. Append is a buffer
	utility that adds the request to the end of the buffer. The request
	must be added to the end of the buffer in ouder not to interfere with MemoryModel which maybe in the middle of a memory read. If
	MemoryModel which maybe in the middle of a memory read. If RemoveReadDuplicates is equal to Yes then the first byte in the reques
	will be spliced into the Read Buffer.
	Splice is another buffer utility. Splice will first search the ReadBuffer for the byte if it cant't find a request in the buffer that
	contains the byte then it will search for a read request that is
	getting data from the same block. If one is found then the request is
	modified to include the new read byte request. If no suitable request
	can be found then Splice will add a one byt request to the Read BUffer The Address is then incremented while the Size, and Required Size are
	decremented. Then the cache, and BlockBuffer are searched for the nex
	byte. If it is not found then the next byte is spliced into the
	ReadBuffer. This process is repeated until all of the bytes of the request have either been spliced into the ReadBuffer or found.
	request have exthet been spirced into the reaubuller of round.
	The BufferHit is normally defined as when the data is available
	but in the cache. However in order to support the testing of SACS,
	the definition of a buffer hit is redefined to mean that a request was found to have accrued recently, and that given time to complete all
	block management the requested data would have been in the cache.
	This allows TestSACS to predict the hits of a test run without taking
	into account the time in takes to preform the block management.
	Every time a request is spliced into the read or write buffers
	then the TimeToExecute, and CompletionTimeExtamate must be
	recalculated. The new time estimates are performed by CalculateTimeEstimates.

*		τ	age	4-17	
*	Cache.c	E	aye	4-1/	
*					
*	AddToReadBut	ffer			
*	continued				
*		_			
*****	******	******	****	*****	t #
oid AddToReadBu	iffer (Address, Size, Required)	Size,Block,Priority)			
AddressType	Address:				
SizeType	Size;				
SizeType	RequiredSize;				
SizeType	Block;				
PriorityType	•				
{					
-					
	Type ReadMemoryRequest;				
YesNoType	FoundByte;				
	ByteAddress;				
	CurrentBlockAddress	= BlockAddress (Addres	3S);		
BufferSizeTy	pe OldReadBufferNext	<pre>= ReadBuffer.Next;</pre>			
ReadMemoryRed	uest.Address	= Address;			
ReadMemoryRed		= Size;			
-	quest.RequiredSize	= RequiredSize;			
ReadMemoryRed	nuest.Block	= Block;			
ReadMemoryRed	uest .Priority	= Priority;			
ReadMemoryRec	uest.AccessInProgress	= No;			
ReadMemoryRed	uest.TimeToExecute	= 0;			
	uest.CompletionTimeEstimate				

•

```
*****
/****
                                       **
                                       Page 4-18
                                              **
* *
                     Cache.c
                                               **
* *
                                               **
**
                   AddToReadBuffer
                                               **
**
                     continued
                                               **
++
                                               **
           **********
                                             ****/
```

if (CacheWaitingFor==CacheWaitingForFullReadBuffer) CacheWaitingFor=Nothing;

```
FoundByte=Yes;
while (FoundByte==Yes && Size>0)
  FoundByte=No;
   if (SearchCache(Address)==Yes)
      FoundByte=Yes;
   else if (SearchBlockBuffer==Yes && Search(&BlockBuffer, Address))
      FoundByte=Yes;
   if (FoundByte==Yes)
      Address++;
      if (BlockAddress(Address)!=CurrentBlockAddress) Address-=BlockSize;
      if (Size>0)
                    Size--;
      if (RequiredSize>0) RequiredSize--;
      1
   }
ByteAddress=Address+Size-1;
if (BlockAddress(ByteAddress)!=CurrentBlockAddress) ByteAddress-=BlockSize;
FoundByte=Yes;
while (FoundByte==Yes && Size>0)
  FoundByte=No;
   if (SearchCache(ByteAddress) == Yes)
     FoundByte=Yes;
   else if (SearchBlockBuffer==Yes && Search(&BlockBuffer, ByteAddress))
     FoundBvte=Yes;
   if (FoundByte==Yes)
      ByteAddress---;
      if (BlockAddress(ByteAddress)!=CurrentBlockAddress)
         ByteAddress+=BlockSize;
      if (Size>0)
                        Size--;
      if (RequiredSize>Size) RequiredSize=Size;
      }
   }
if (Request==Read && Test==No)
   if (RequiredSize==0 && CacheHit==No)
      BufferHit=Yes;
   else
      BufferHit=No;
   }
if (RequiredSize==0 && Request==Read) CacheWaitingFor=Nothing;
ReadMemoryRequest.Address
                               = Address;
ReadMemoryRequest.Size
                               = Size;
ReadMemoryRequest.RequiredSize = RequiredSize;
if (RemoveReadDuplicates==No && Size>0)
   Append(&ReadBuffer, &ReadMemoryRequest);
```

```
**
                                                    Page 4-19 **
**
                                                              **
                            Cache.c
**
                                                              **
**
                         AddToReadBuffer
                                                              **
**
                           continued
                                                              **
**
                                                              **
while (Size>0 && RemoveReadDuplicates==Yes)
    Ł
    FoundByte=No;
    if (SearchCache(Address)==Yes)
       FoundByte=Yes;
    else if (SearchBlockBuffer==Yes && Search(&BlockBuffer, Address))
      FoundByte=Yes;
    if (FoundByte==No)
       Splice(&ReadBuffer,Address,RequiredSize,Block,Priority);
    Address++;
    if (BlockAddress(Address)!=CurrentBlockAddress) Address-=BlockSize;
    if (Size>0) Size--;
    if (RequiredSize>0) RequiredSize--;
    }
  if (Request==Read && Test==Yes)
    if (ReadBuffer.Next==OldReadBufferNext && CacheHit==No)
       BufferHit=Yes;
    else
       BufferHit=No;
    }
  CalculateTimeEstimates();
  }
```

/++ ********************** ** Page 4-20 ** ** Cache.c ** ** ** ** SearchCache ** ** ** ** Description: ** ** ** ** SearchCache is called by AddToReadBuffer to find any parts of ** ** the request that may be already located in the cache. This must be ** ** done because if a read request follows a write request using a write ** ** allocate policy then part of the read may be in the cache while the ** ** rest may still need to be read from memory. Search Cache checks all ** CacheBlockAddresses in the cache set. If any of the cache block addresses equals the block address of the byte, then Search Cache ** ** ** ** ** checks the CacheValidBit for the sub block that the byte is located in. ** ** If the sub block is valid then SearchCache returns Yes. * * ** ** YesNoType SearchCache (Address) AddressType Address; £ SizeType FirstBlock = Set(Address)*Associativity; SizeType LastBlock = FirstBlock+Associativity-1; SizeType BlockIndex; YesNoType FoundByte; for (BlockIndex=FirstBlock; BlockIndex<=LastBlock; BlockIndex++)</pre> if (CacheBlockAddress[BlockIndex]==BlockAddress(Address)) if (CacheValidBit[BlockIndex][SubBlock(Address)]) FoundByte=Yes;

return(FoundByte);

******* /** ** Page 4-21 ** ** Cache.c ** ** ** ** AddToWriteBuffer ** ** ** ** Description: ** ** ** ** AddToWriteBuffer adds one record to write buffer. It also updates ** ** the ReadBuffer it the UpdateReadBuffer arguments is asserted. The ** ** process of updating the ReadBuffer is simply changein the requests so ** ** that data make available by the write request is not requested form ** ** memory. UpdateReadBuffer should not be used unless the word and sub ** ** block sizes are equal. This is because a write request may reduce a ** ** read request to where the read request will not be large enough to ** ** validate a sub block. The write request may alsobe unable to set any
** valid bits because of sub block alignment. The result is that a sub ** ** ** block was supposed to be read in is not. ** ** ** ****** ****/ void AddToWriteBuffer(Address, Size, Priority) AddressType Address; SizeType Size; PriorityType Priority; ł MemoryRequestType WriteMemoryRequest; YesNoType FoundByte; AddressType ByteAddress; AddressType CurrentBlockAddress = BlockAddress(Address); SizeType NoBytes; BufferSizeType OldWriteBufferNext = WriteBuffer.Next; WriteMemoryRequest.Address WriteMemoryRequest.Size = Address; = Size; WriteMemoryRequest.RequiredSize = 0; = 0; WriteMemoryRequest.Block WriteMemoryRequest.Priority = Priority; WriteMemoryRequest.AccessInProgress = No; WriteMemoryRequest.TimeToExecute = 0; WriteMemoryRequest.CompletionTimeEstimate = 0;

```
**********
/***
**
                                                          Page 4-22 **
* *
                               Cache.c
                                                                     **
**
                                                                     **
**
                            AddToWriteBuffer
                                                                     **
**
                               continued
                                                                     **
**
                                                                     **
        ***
  if (CacheWaitingFor==CacheWaitingForFullWriteBuffer)
     CacheWaitingFor=Nothing;
  FoundByte=Yes;
  while(FoundByte==Yes && UpdateReadBuffer==Yes)
     FoundByte=No;
     ByteAddress=Address;
     for (NoBytes=0; NoBytes<Size; NoBytes++)</pre>
        if (UpdatingReadBuffer(ByteAddress)==Yes) FoundByte=Yes;
       ByteAddress++;
        if (BlockAddress(ByteAddress)!=CurrentBlockAddress)
          ByteAddress-=BlockSize;
        }
     ł
  if (RemoveWriteDuplicates==No && Size>0)
     Append(&WriteBuffer, &WriteMemoryRequest);
  while (RemoveWriteDuplicates==Yes && Size>0)
     Splice(&WriteBuffer,Address,0,0,Priority);
     Address++;
     if (BlockAddress(Address)!=CurrentBlockAddress) Address==BlockSize;
     if (Size>0) Size--;
     }
  if (Request==Write)
     BufferHit=No;
     if (WriteBuffer.Next==OldWriteBufferNext && CacheHit==No) BufferHit=Yes;
     if (WriteBuffer.Next==OldWriteBufferNext &&
        CacheWaitingFor !=CacheWaitingForFullWriteBuffer)
       CacheWaitingFor=Nothing;
     }
  CalculateTimeEstimates();
  }
```

****** /** Page 5-0 ** ** ** Memory.c ** ** * * Part Of SACS 1.0 ** (StillAnother Cache Simulator) ** * * ** ** Program Modified: 3/17/94 * * ** File Modified: 3/17/94 ** ** ** Author: William G. Smith * * ** ** * * Address: Electrical Engineering Department ** ** Naval Postgraduate School ** ** Monterey, CA 93940 ** ** ** Copyright 1994, William G. Smith ** ** ** ** Permission to use, copy, modify, and distribute this software and ** ** its documentation for any purpose and without fee is hereby granted ** ** provided that the above copyright notice appears in all copies. No ** ** modified version of this program should be redistributed without the ** ** authors consent. William G. Smith makes no warranty or ** ** representation, promise of guarantee, either expressed or implied, * * ** with respect to this software's ability to produce valid results. ** ** This program is provided "as is" any financial, personal or property ** ** damage caused by the use of this program is the responsibility of the ** ** ** user. ** ** *****

/**	***************************************	***
**	Page 5-1	**
**	Memory.c	**
**	•	**
**	Description:	**
**	•	**
**	Memory.c contains all functions that relate to the simulation of	**
**	main memory. Memory Model makes all the necessary calls to simulate	**
**	main memory. MemoryModel decides which calls to make, based on	**
* *	MemoryWaitingFor. This function is called every time Time is	**
**	incremented. If there are no read or write requests waiting to be	**
**	completed, the function does nothing. Memory Model contains a loop	**
**	that forces the procedure to continue modeling until TOA and TOD are	**
**	not equal to Time. This insures that if there are any events that	**
**	occur in zero clock cycles then the next event is allowed to start.	**
**		**
**	Memory Model calls SelectMemoryRequest to choose a request from	**
**	either the read or the write buffers. Memory Model calls Start Reads,	**
**	and Start Writes, to simulate accessing memory and receiving the first	**
**	word of a memory request. ContinueMemoryReads, and	**
**	ContinueMemoryWrites are then called to simulate the memory transfer	**
**	of the following words of data.	**
**	-	**
**	The simulation of main memory includes:	**
**		**
**	Choosing memory request from read, write buffers.	**
**	Simulated memory access times.	**
**	Simulated memory transfer times.	**
**	Cache Update after memory read.	**
**		**
**	Table of Contents	**
**		**
**	Cover Page Page 5- 1	**
**	List of Memory.c Function Declarations Page 5-2	**
**	MemoryModel() Page 5- 3	**
**	SelectMemoryRequest Page 5- 4	**
**	StartMemoryReads() Page 5-5	**
**	ContinueMemoryReads() Page 5-6	**
**	<pre>StartMemoryWrites() Page 5- 8</pre>	**
**	ContinueMemoryWrites() Page 5- 9	**
**	UpdateCache() Page 5-11	**
**	AddAWordToMemoryRequest() Page 5-13	**
**	RemoveAWordFromMemoryRequest() Page 5-14	**
**		**
***	* * * * * * * * * * * * * * * * * * * *	**/

#include "Global.h"

```
**
                                                            Page 5-2 **
**
                                  Memory.c
                                                                          **
**
                                                                          **
                                                                          **
**
                  List of Memory.c Function Declarations
**
                                                                          **
** Description:
                                                                          **
**
                                                                          **
**
         This is a list of function declarations within the file scope
                                                                          **
** of Memory.c
                                                                          **
**
                                                                          **
/* Page 5- 3 */
/* Page 5- 4 */
/* Page 5- 5 */
void MemoryModel();
void MemoryNoder();
void SelectMemoryRequest();
void StartMemoryReads();
void ContinueMemoryReads();
void StartMemoryWrites();
void ContinueMemoryWrites();
                                                             /* Page 5-6 */
                                                             /* Page 5-8 */
                                                             /* Page 5- 9 */
                                                            /* Page 5-11 */
void UpdateCache();
                                                            /* Page 5-13 */
void AddAWordToMemoryRequest();
void RemoveAWordFromMemoryRequest();
                                                            /* Page 5-14 */
```

***	*************************			
**	Memory.c	Page	5- 3	**
*				**
r ar r ar	MemoryModel			**
*	Description:			**
* *	Memory.c contains all functions that relate to the sim	ulatio	~ ~ f	**
*	Memory. C concarno arr renections char relate to the Sim			**
*	main memory. MemoryModel decides which calls to make, base	d on		**
**	MemoryWaitingFor. This function is called every time Time incremented. If there are no read or write requests waitin		•	**
*				**
*	chac foreces che procedure co conclinuo modering aneri ion an			**
r # r #	not equal to item; into shouldo ende it entre alle any even			**
* *	-			**
• # • *	Memory Model calls SelectMemoryRequest to choose a req			**
	cither the read of the write barrero. Menory Model Calls 5			**
*	word of a memory request. ContinueMemoryReads, and	•		**
r # - #	ContinueMemoryWrites are then called to simulate the memory of the following words of data.	trans	fer	**
r #	of the following words of data.			**
* *	The simulation of main memory includes:			**
r * r *	Choosing memory request from read, write buffers.			**
**	Simulated memory access times.			**
* *	Simulated memory transfer times.			**
• # • #	Cache Update after memory read.			**
	**************************************			~ ~ /
	{			
	MemoryWaitingForType LastMemoryWaitingFor;			
	do			
	{ LastMemoryWaitingFor=MemoryWaitingFor;			
	bastmeniorywartingror-meniorywartingror;			
	<pre>if (MemoryWaitingFor==Nothing) SelectMemoryRequest(&Memor</pre>	yWaiti	ngFor)	;
	<pre>else if (MemoryWaitingFor==MemoryWaitingForMemoryReadRequ</pre>	est		
	<pre>else if (MemoryWaitingFor==MemoryWaitingForMemoryReadAcce</pre>			
	<pre>else if (MemoryWaitingFor==MemoryWaitingForMemoryWriteReq StartMemoryWrites();</pre>	uest)		
	<pre>else if (MemoryWaitingFor==MemoryWaitingForMemoryWriteAcc</pre>			
	<pre>} while (MemoryWaitingFor!=LastMemoryWaitingFor TOA==Time </pre>	TOD=	=Time)	;

/** ******************* ** Page 5-4 ** ** Memorv.c ** ** * * ** SelectMemoryRequest ** ** ** ** Description: * * ** ** ** SelectMemoryRequest is called when memory is waiting for nothing. * * ** SelectMemoryRequest chooses a request from either the read or write ** ÷ i buffers, based on priority. The request is not returned however, the ** ** request is left at the top of the buffer with its Priority and ** ** AccessInprogress set equal to Yes. If a request is found then * * ** MemoryWaitingFor is set to MemoryReadRequest, or MemoryWriteRequest ** ** depending on whether the request was found in the read or write ** ** buffers. ** ** ** void SelectMemoryRequest(MemoryWaitingFor) MemoryWaitingForType *MemoryWaitingFor; £ MemoryRequestType ReadMemoryRequest; MemoryRequestType WriteMemoryRequest; if (!(ReadBuffer.Empty)) ReadMemoryRequest=View(&ReadBuffer); else ReadMemoryRequest.Priority=NoPriority; if (!(WriteBuffer.Empty)) WriteMemoryRequest=View(&WriteBuffer); else WriteMemoryRequest.Priority=NoPriority; if (ReadMemoryRequest.Priority<=WriteMemoryRequest.Priority && ReadMemoryRequest.Priority!=NoPriority) *MemoryWaitingFor=MemoryWaitingForMemoryReadRequest; ReadMemoryRequest.AccessInProgress=Yes; ReadMemoryRequest.Priority=0; ChangeTopMemoryRequest(&ReadBuffer, &ReadMemoryRequest); else if (WriteMemoryRequest.Priority!=NoPriority) *MemoryWaitingFor=MemoryWaitingForMemoryWriteRequest; WriteMemoryRequest.AccessInProgress=Yes; WriteMemoryRequest.Priority=0; ChangeTopMemoryRequest (&WriteBuffer, &WriteMemoryRequest); } }

```
Page 5-5
                                   Memory.c
                                                                            **
                                                                            **
**
                                StartMemoryReads
                                                                            * *
* 1
                                                                            **
**
                                                                            **
   Description:
**
                                                                            **
**
         StartMemoryReads begins a read request, simulating the first word
                                                                            * *
** read from memory. The time to complete this read is called
                                                                            **
** MemoryAccessTime. The BlockBuffer is initialized in preparation to
                                                                            **
**
   receive the new data words. If BlockWaitingFor is not equal to
                                                                            **
**
   Nothing the StartMemoryReads will have to wait until it is before
                                                                            **
**
   allowing the new memory read request to start. If StartMemoryReads
                                                                            **
**
   does have to wait for the cache then MemoryWaitingFor it set equal to
                                                                            **
**
   CacheUpdate, otherwise MemoryWaitingFor is set to MemoryReadAccess.
                                                                            * *
**
   The new block record is equal to the ReadBuffer with its sizes set to
                                                                            **
**
   zero. This gives the Block Memory Request the same block number and
                                                                            **
**
   the ReadMemoryRequest. The Address is aligned to WordSize. The
                                                                            **
**
   Address must be aligned because the words read in will be aligned
                                                                            **
** to WordSize. The new BlockMemoryRequest is simply pushed onto the
                                                                            **
** Block Buffer. The BlockWaitingFor is set equal to MemoryBlockTransfer.
                                                                           **
** To indicate that data is being transferred from memory to the
                                                                            **
** BlockBuffer.
                                                                            ++
**
                                                                            * *
******************
                                                                           + * /
void StartMemoryReads()
   ł
   MemoryRequestType ReadMemoryRequest;
   MemoryRequestType BlockMemoryRequest;
   if (BlockWaitingFor==Nothing)
      £
      ReadMemoryRequest=View(&ReadBuffer);
      TOA=Time+MemoryAccessTime;
      MemoryWaitingFor=MemoryWaitingForMemoryReadAccess;
      BlockMemoryRequest=ReadMemoryRequest;
      BlockMemoryRequest.Address=WordAddress(ReadMemoryRequest.Address);
      BlockMemoryRequest.Size=0;
      BlockMemoryRequest.RequiredSize=0;
     BlockMemoryRequest.Priority=0;
     BlockMemoryRequest.AccessInProgress=No;
     Push(&BlockBuffer, &BlockMemoryRequest);
      BlockWaitingFor=MemoryBlockTransfer;
      }
   else
      ł
      MemoryWaitingFor=MemoryWaitingForCacheUpdate;
      }
   ł
```

```
/**
* *
                                                            Page 5-6
                                                                       **
* *
                                                                       **
                                 Memory.c
++
                                                                        * *
**
                            ContinueMemoryReads
                                                                        * *
                                                                        **
                                                                        **
   Description:
**
                                                                        * *
**
        ContinueMemoryReads continues the memory read request started by
                                                                             * *
** StartMemoryReads. It simulates every read from memory other than the
                                                                       **
** first word which was simulated by StartMemcryReads. The time to
                                                                       **
                                                                       **
** complete each word transfer is equal to MemroyTransferTime. The block,
** and read buffers are altered every time a word is read from memory.
                                                                       **
** Once a request is complete, it is removed from the Read Buffer, and
                                                                       **
**
                                                                       **
   Memory WaitingFor is reset to Nothing. Block Waiting For is set to
                                                                       **
** BlockCacheAccess in preparation to transfer the new data to the cache.
** If the CompletionTimeEstimate for the memory read request is not equal
                                                                       **
                                                                       **
**
  to Time then a time predition error is rased.
                                                                        **
         void ContinueMemoryReads()
  ł
  MemoryRequestType BlockMemoryRequest;
  MemoryRequestType ReadMemoryRequest;
  if (TOA<=Time)
     Ł
     BlockMemoryRequest=View(&BlockBuffer);
     AddAWordToMemoryRequest (&BlockMemoryRequest);
     ChangeTopMemoryRequest(&BlockBuffer,&BlockMemoryRequest);
     ReadMemoryRequest=View(&ReadBuffer);
     RemoveAWordFromMemoryRequest(&ReadMemoryRequest);
     if (ReadMemoryRequest.Size>0)
        ChangeTopMemoryRequest (&ReadBuffer, &ReadMemoryRequest);
        TOA=Time+MemoryTransferTime;
        MemoryWaitingFor=MemoryWaitingForMemoryReadTransfer;
     else
        Pop(&ReadBuffer);
        TOA=0;
        if (Time!=ReadMemoryRequest.CompletionTimeEstimate)
           PrintTimePredictionError (ReadMemoryRequest.CompletionTimeEstimate,
                                   Time,
                                   "Read",
                                   "ContinueMemoryReads");
        MemoryWaitingFor=Nothing;
        BlockWaitingFor=BlockCacheAccess;
        BlockTOA=Time+BufferCacheAccessTime;
        ł
     TotalNumberOfWordsReadFromMemory++;
```

```
/***
     **
                                                       Page 5-7
                                                                 **
**
                              Memory.c
                                                                 **
**
                                                                 **
**
                         ContinueMemoryReads
                                                                 **
**
                              continued
                                                                 **
**
                                                                 **
                      *********
**
                                                                **/
  else
     ł
     ReadMemoryRequest=View(&ReadBuffer);
     if (ReadMemoryRequest.Size==0)
       Pop(&ReadBuffer);
       TOA=0;
       if (Time!=ReadMemoryRequest.CompletionTimeEstimate)
          PrintTimePredictionError (ReadMemoryRequest.CompletionTimeEstimate,
                                Time,
                                "Read",
                                "ContinueMemoryReads");
       MemoryWaitingFor=Nothing;
       BlockWaitingFor=BlockCacheAccess;
       BlockTOA=Time+BufferCacheAccessTime;
       ł
     }
```

```
**
                                            Page 5-8 **
**
                        Memory.c
                                                     **
**
                                                     **
**
                     StartMemoryWrites
                                                     **
**
                                                     **
                                                     **
** Description:
**
                                                     **
**
      StartMemoryWrites begins a memory write request, simulating the
                                                     **
** first word written to memory. The time to complete this one word write **
** is called MemoryAccessTime. MemoryWaitingFor is set to
                                                     **
** MemoryWriteAccess.
                                                     **
**
                                                     **
*****
```

void StartMemoryWrites()

- ł
- if (MemoryWaitingFor==MemoryWaitingForMemoryWriteRequest)
 {

```
TOD=Time+MemoryAccessTime;
MemoryWaitingFor=MemoryWaitingForMemoryWriteAccess;
}
```

```
/*
**
                                                          Page 5-9 **
**
                                Memory.c
                                                                     **
**
                                                                      ++
**
                          ContinueMemoryWrites
                                                                      **
                                                                      **
**
                                                                      **
**
  Description:
                                                                      **
**
**
        ContinueMemoryWrites continues the memory write request started
                                                                      **
** by StartMemoryWrites. Like ContinueMemoryReads, it simulates every
                                                                      **
** write to mwmory other than the first word which was simulated by
                                                                      **
                                                                      **
** StartMemroyWrites. The time to complete each word transfer is equal
** to MemoryTransferTime. The Write Buffer is altered every time a word
                                                                     **
** is written to memory. Once the memory write request is complete, it
                                                                     **
** is removed form the WriteBuffer, and MemoryWaitingFor is reset to
                                                                      **
** Nothing. If the CompletionTimeEstimate for the memory read request is **
** not equal to Time when the request is completed then a time predition
                                                                      **
                                                                      **
**
  error is rased.
                                                                      **
**
    void ContinueMemoryWrites()
  MemoryRequestType WriteMemoryRequest;
   if (TOD<=Time)
     ł
     WriteMemoryRequest=View(&WriteBuffer);
     RemoveAWordFromMemoryRequest(&WriteMemoryRequest);
     if (WriteMemoryRequest.Size>0)
        £
        ChangeTopMemoryRequest (&WriteBuffer, &WriteMemoryRequest);
        TOD=Time+MemoryTransferTime;
        MemoryWaitingFor=MemoryWaitingForMemoryWriteTransfer;
        ł
     else
        Pop(&WriteBuffer);
        TOD=0;
        if (Time!=WriteMemoryRequest.CompletionTimeEstimate)
           PrintTimePredictionError (WriteMemoryRequest.CompletionTimeEstimate,
                                  Time,
                                  "Write",
                                  "ContinueMemoryWrites");
        MemoryWaitingFor=Nothing;
     TotalNumberOfWordsWrittenToMemory++;
     ł
```

```
/**
       *****************
**
                                                      Page 5-10
                                                                **
**
                             Memory.c
                                                                **
**
                                                                **
**
                        ContinueMemoryWrites
                                                                **
**
                            continued
                                                                **
**
                                                                **
          ***********
                                                             ****/
  else
     4
     WriteMemoryRequest=View(&WriteBuffer);
     if (WriteMemoryRequest.Size==0)
       ſ
       Pop(&WriteBuffer);
       TOD=0;
       if (Time!=WriteMemoryRequest.CompletionTimeEstimate)
          PrintTimePredictionError(WriteMemoryRequest.CompletionTimeEstimate,
                               Time,
                               "Write",
                               "ContinueMemoryWrites");
       MemoryWaitingFor=Nothing;
       }
     }
  }
```

i

<pre>cache. UpdateCache first checks wheter of not the cache is busy. If ** it is not then CacheBusy is asserted, and BlockWaitingFor is set equal ** to BlockCacheTransfer. The BlockTOA is calculated, to enable ** CalculateTimeEstimates to predict the completion times for additional ** memory read request in the buffer. If the cache is busy then the ** previous memory request time completions may be wrong. That is because ** the last estimates must be recalculated. ** Once the BufferCacheAccessTime has expired then BlockWaitingFor ** is set equal to Nothing, and the CacheBusy is deserted. The read data ** must then be removed from the BlockBuffer. The appropriate sub blocks ** </pre>	/**	***************************************	***
<pre>** Memory.c ** ** ** UpdateCache ** ** Description: ** ** UpdateCache simulates entering data from the BlockBuffer into the ** Cache. UpdateCache first checks wheter of not the cache is busy. If ** it is not then CacheBusy is asserted, and BlockWaitingFor is set equal ** to BlockCacheTransfer. The BlockTOA is calculated, to enable ** CalculateTimeEstimates to predict the completion times for additional ** memory read request in the buffer. If the cache is busy then the ** the last estimates conunted on the old BlockTOA. This means that all ** the time estimates must be recalculated. ** ** Once the BufferCacheAccessTime has expired then BlockWaitingFor ** is set equal to Nothing, and the CacheBusy is deserted. The read data ** must then be removed from the BlockBuffer. The appropriate sub blocks ** ** ** ** ** ** ** ** ** ** ** ** **</pre>	**	Page 5-11	**
<pre>UpdateCache UpdateCache UpdateCache UpdateCache simulates entering data from the BlockBuffer into the UpdateCache first checks wheter of not the cache is busy. If UpdateCache first checks wheter of not the cache is busy. If Cache. UpdateCache first checks wheter of not the cache is busy. If CalculateTimeEstimates to predict the completion times for additional memory read request in the buffer. If the cache is busy then the previous memory request time completions may be wrong. That is because the last estimates conunted on the old BlockTOA. This means that all the time estimates must be recalculated. Conce the BufferCacheAccessTime has expired then BlockWaitingFor sis set equal to Nothing, and the CacheBusy is deserted. The read data must then be removed from the BlockBuffer. The appropriate sub blocks </pre>	**		
<pre>temperature opdatecache temperature opdatecache temperature opdatecache temperature opdatecache temperature opdatecache temperature opdatecache temperature opdatecache first checks wheter of not the BlockBuffer into the temperature opdatecache first checks wheter of not the cache is busy. If temperature opdatecache first checks wheter of not the cache is busy. If temperature opdatecache first checks wheter of not the cache is busy. If temperature opdatecache first checks wheter of not the cache is busy. If temperature opdatecache first checks wheter of not the cache is busy. If temperature opdatecache first checks wheter of not the cache is busy. If temperature opdatecache first checks wheter of not the cache is busy. If temperature opdatecache first checks wheter of not the cache is busy. If temperature opdatecache first checks and BlockWaitingFor is set equal temperature opdatecache first checks wheter of not the cache is busy then the temperature opdatecache first checks and BlockTOA. This means that all temperature opdatecache first checks must be recalculated. temperature opdatecache first checks must then be removed from the BlockBuffer. The appropriate sub blocks temperature opdatecache first checks wheter of not the appropriate sub blocks temperature opdatecache first checks wheter of not the cache is for additional temperature opdatecache first checks and BlockTOA. This means that all temperature opdatecache first checks first checks first checks and blockWaitingFor temperature opdatecache first checks first chec</pre>	**		**
<pre>** Description: ** Description: ** UpdateCache simulates entering data from the BlockBuffer into the ** cache. UpdateCache first checks wheter of not the cache is busy. If ** it is not then CacheBusy is asserted, and BlockWaitingFor is set equal ** to BlockCacheTransfer. The BlockTOA is calculated, to enable ** CalculateTimeEstimates to predict the completion times for additional ** memory read request in the buffer. If the cache is busy then the ** previous memory request time completions may be wrong. That is because ** the last estimates conunted on the old BlockTOA. This means that all ** the time estimates must be recalculated. ** Once the BufferCacheAccessTime has expired then BlockWaitingFor ** is set equal to Nothing, and the CacheBusy is deserted. The read data ** must then be removed from the BlockBuffer. The appropriate sub blocks **</pre>	**	UpdateCache	**
<pre>bescription. ** UpdateCache simulates entering data from the BlockBuffer into the ** cache. UpdateCache first checks wheter of not the cache is busy. If ** it is not then CacheBusy is asserted, and BlockWaitingFor is set equal ** to BlockCacheTransfer. The BlockTOA is calculated, to enable ** CalculateTimeEstimates to predict the completion times for additional ** memory read request in the buffer. If the cache is busy then the ** previous memory request time completions may be wrong. That is because ** the last estimates must be recalculated. ** Once the BufferCacheAccessTime has expired then BlockWaitingFor ** is set equal to Nothing, and the CacheBusy is deserted. The read data ** must then be removed from the BlockBuffer. The appropriate sub blocks ** </pre>	**		**
UpdateCache simulates entering data from the BlockBuffer into the ** cache. UpdateCache first checks wheter of not the cache is busy. If ** it is not then CacheBusy is asserted, and BlockWaitingFor is set equal ** to BlockCacheTransfer. The BlockTOA is calculated, to enable ** CalculateTimeEstimates to predict the completion times for additional ** memory read request in the buffer. If the cache is busy then the ** previous memory request time completions may be wrong. That is because ** the last estimates must be recalculated. ** ** Once the BufferCacheAccessTime has expired then BlockWaitingFor ** is set equal to Nothing, and the CacheBusy is deserted. The read data ** must then be removed from the BlockBuffer. The appropriate sub blocks **	**	Description:	**
<pre>cache. UpdateCache first checks wheter of not the cache is busy. If ** it is not then CacheBusy is asserted, and BlockWaitingFor is set equal ** to BlockCacheTransfer. The BlockTOA is calculated, to enable ** CalculateTimeEstimates to predict the completion times for additional ** memory read request in the buffer. If the cache is busy then the ** previous memory request time completions may be wrong. That is because ** the last estimates must be recalculated. ** Once the BufferCacheAccessTime has expired then BlockWaitingFor ** is set equal to Nothing, and the CacheBusy is deserted. The read data ** must then be removed from the BlockBuffer. The appropriate sub blocks ** </pre>	**	-	**
<pre>it is not then CacheBusy is asserted, and BlockWaitingFor is set equal ** it o BlockCacheTransfer. The BlockTOA is calculated, to enable ** CalculateTimeEstimates to predict the completion times for additional ** memory read request in the buffer. If the cache is busy then the ** previous memory request time completions may be wrong. That is because ** the last estimates conunted on the old BlockTOA. This means that all ** the time estimates must be recalculated. ** Once the BufferCacheAccessTime has expired then BlockWaitingFor ** is set equal to Nothing, and the CacheBusy is deserted. The read data ** must then be removed from the BlockBuffer. The appropriate sub blocks **</pre>	**	UpdateCache simulates entering data from the BlockBuffer into the	**
<pre>to BlockCacheTransfer. The BlockTOA is calculated, to enable ** CalculateTimeEstimates to predict the completion times for additional ** memory read request in the buffer. If the cache is busy then the ** previous memory request time completions may be wrong. That is because ** the last estimates conunted on the old BlockTOA. This means that all ** the time estimates must be recalculated. ** Once the BufferCacheAccessTime has expired then BlockWaitingFor ** is set equal to Nothing, and the CacheBusy is deserted. The read data ** must then be removed from the BlockBuffer. The appropriate sub blocks **</pre>	**	cache. UpdateCache first checks wheter of not the cache is busy. If	**
** CalculateTimeEstimates to predict the completion times for additional ** ** memory read request in the buffer. If the cache is busy then the ** previous memory request time completions may be wrong. That is because ** ** the last estimates conunted on the old BlockTOA. This means that all ** the time estimates must be recalculated. ** ** Once the BufferCacheAccessTime has expired then BlockWaitingFor ** ** is set equal to Nothing, and the CacheBusy is deserted. The read data ** ** must then be removed from the BlockBuffer. The appropriate sub blocks **	**	it is not then CacheBusy is asserted, and BlockWaitingFor is set equal	**
<pre>** memory read request in the buffer. If the cache is busy then the ** ** previous memory request time completions may be wrong. That is because ** ** the last estimates conunted on the old BlockTOA. This means that all ** the time estimates must be recalculated. ** ** Once the BufferCacheAccessTime has expired then BlockWaitingFor ** is set equal to Nothing, and the CacheBusy is deserted. The read data ** ** must then be removed from the BlockBuffer. The appropriate sub blocks **</pre>	**	to BlockCacheTransfer. The BlockTOA is calculated, to enable	**
<pre>** previous memory request time completions may be wrong. That is because ** ** the last estimates conunted on the old BlockTOA. This means that all ** ** the time estimates must be recalculated. ** ** ** Once the BufferCacheAccessTime has expired then BlockWaitingFor ** ** is set equal to Nothing, and the CacheBusy is deserted. The read data ** ** must then be removed from the BlockBuffer. The appropriate sub blocks **</pre>	**	CalculateTimeEstimates to predict the completion times for additional	**
<pre>** the last estimates conunted on the old BlockTOA. This means that all ** ** the time estimates must be recalculated. ** ** Once the BufferCacheAccessTime has expired then BlockWaitingFor ** ** is set equal to Nothing, and the CacheBusy is deserted. The read data ** ** must then be removed from the BlockBuffer. The appropriate sub blocks **</pre>	**	memory read request in the buffer. If the cache is busy then the	**
<pre>** the time estimates must be recalculated. ** ** Once the BufferCacheAccessTime has expired then BlockWaitingFor ** is set equal to Nothing, and the CacheBusy is deserted. The read data ** must then be removed from the BlockBuffer. The appropriate sub blocks **</pre>	**	previous memory request time completions may be wrong. That is because	**
<pre>** ** Once the BufferCacheAccessTime has expired then BlockWaitingFor ** is set equal to Nothing, and the CacheBusy is deserted. The read data ** ** must then be removed from the BlockBuffer. The appropriate sub blocks **</pre>	**	the last estimates conunted on the old BlockTOA. This means that all	**
** Once the BufferCacheAccessTime has expired then BlockWaitingFor ** ** is set equal to Nothing, and the CacheBusy is deserted. The read data ** ** must then be removed from the BlockBuffer. The appropriate sub blocks **	**	the time estimates must be recalculated.	**
** is set equal to Nothing, and the CacheBusy is deserted. The read data ** ** must then be removed from the BlockBuffer. The appropriate sub blocks **	**		**
** must then be removed from the BlockBuffer. The appropriate sub blocks **	**	Once the BufferCacheAccessTime has expired then BlockWaitingFor	**
	**	is set equal to Nothing, and the CacheBusy is deserted. The read data	**
the in the cache will then have there dirty hits cleaved and waltd hits the	**	must then be removed from the BlockBuffer. The appropriate sub blocks	**
"" In the cache will then have there dirty bits created, dnd Valla bits **	**	in the cache will then have there dirty bits cleared, and valid bits	**
** set. **	**	set.	**
** **	**		
***************************************	***	***************************************	**/

void UpdateCache()

Ł

MemoryRequestTypeBlockMemoryRequest;AddressTypeTempAddress;

```
**********************
/*
**
                                                               Page 5-12
                                                                          **
**
                                  Memory.c
                                                                           **
• •
                                                                           **
                                 UpdateCache
                                                                           **
* *
                                  continued
                                                                           * *
                                                                           **
* *
        **********
                                                                          * * /
  if (BlockWaitingFor==BlockCacheAccess && CacheBusy==Yes)
     BlockTOA=Time+BufferCacheAccessTime+1;
     CalculateTimeEstimates();
     3
  if (BlockWaitingFor==BlockCacheAccess && CacheBusy==No)
     CacheBusy=Yes;
     BlockTOA=Time+BufferCacheAccessTime;
     BlockWaitingFor=BlockCacheTransfer;
     ł
  if (BlockWaitingFor==BlockCacheTransfer && BlockTOA<=Time)
     CacheBusy=No;
     BlockWaitingFor=Nothing;
     BlockTOA=0;
     BlockMemoryRequest=Pop(&BlockBuffer);
     if (CacheBlockAddress[BlockMemoryRequest.Block] ==
         BlockAddress(BlockMemoryRequest.Address))
        for (TempAddress=BlockMemoryRequest.Address;
             TempAddress<=BlockMemoryRequest.Address
                         +BlockMemoryRequest.Size-1;
             TempAddress+=SubBlockSize)
           CacheDirtyBit [BlockMemoryRequest.Block] [SubBlock (TempAddress)]=No;
           CacheValidBit [BlockMemoryRequest.Block] [SubBlock (TempAddress)]=Yes;
            }
        }
     }
  else
     BlockMemoryRequest=View(&BlockBuffer);
     BlockMemoryRequest.TimeToExecute=BufferCacheAccessTime;
     BlockMemoryRequest.CompletionTimeEstimate=BlockTOA;
     ChangeTopMemoryRequest(&BlockBuffer,&BlockMemoryRequest);
     }
```

** Page 5-13 ** ** Memory.c ** ** ** ** AddAWordToMemoryRequest ** ** ** ** Description: ** ** ** ** AddAWordToMemoryRequest adds a word to a MemoryRequest as if it ** ** had been read in from memory. The address is first aligned to ** ** WordSize. This simulates the data being added to the request. ** ** **

void AddAWordToMemoryRequest(MemoryRequest)

MemoryRequestType *MemoryRequest;

ł

MemoryRequest->Address=WordAddress(MemoryRequest->Address);

MemoryRequest->Size+=WordSize;

ł

****** /** * * Page 5-14 * * Memory.c * * ** + 1 RemoveAWordFromMemoryRequest * * • • ++ ** Description: ** ** ** ** RemoveAWordFromMemoryRequest removes a word from a Memory Request, ** ** as if it had been written to memory. A copy of the Address is first ** ** stored in OldAddress. Then the Address is word aligned and incremented ** ** by WordSize. The Required Size, and Size are then decremented by the ++ ** difference of the new Address, and the OldAddress. Finally if the ++ ** Address is outside the range of the original block then the Address is * * ****** decremented by BlockSize to simulate modulo addition. This simulates ** ** removing a word from the memory request taking into account word and ** ** block alignment constraints. ** ** ++ ***** void RemoveAWordFromMemoryRequest(MemoryRequest) MemoryRequestType *MemoryRequest; { AddressType OldAddress=MemoryRequest->Address; MemoryRequest->Address=WordAddress(MemoryRequest->Address)+WordSize; if (MemoryRequest->Size>BlockSize-WordSize) MemoryRequest->Size=BlockSize-WordSize; else if (MemoryRequest->Size>MemoryRequest->Address-OldAddress) MemoryRequest->Size-=MemoryRequest->Address-OldAddress; else MemoryRequest->Size=0; if (MemoryRequest->RequiredSize>BlockSize-WordSize) MemoryRequest->RequiredSize=BlockSize-WordSize; else if (MemoryRequest->RequiredSize>MemoryRequest->Address-OldAddress) MemoryRequest->RequiredSize-=MemoryRequest->Address-OldAddress; else MemoryRequest->RequiredSize=0; if (BlockAddress(OldAddress)<BlockAddress(MemoryRequest->Address)) MemoryRequest->Address-=BlockSize;

Page 6-0 ** ** ** TimeEst.c ** ** ** ** Part Of SACS 1.0 ** (StillAnother Cache Simulator) ** * * ** ** ** Program Modified: 3/17/94 ** ** File Modified: 3/17/94 ** ** ** ** Author: William G. Smith ** Address: Electrical Engineering Department ** Naval Postgraduate School ** ** ** ** Monterey, CA 93940 ** ** ** ** Copyright 1994, William G. Smith ** ** Permission to use, copy, modify, and distribute this software and ** ** ** its documentation for any purpose and without fee is hereby granted ** ** provided that the above copyright notice appears in all copies. No ** ** ** modified version of this program should be redistributed without the ** ** authors consent. William G. Smith makes no warranty or ** representation, promise of guarantee, either expressed or implied, ** ** ** with respect to this software's ability to produce valid results. This program is provided "as is" any financial, personal or property ** ** damage caused by the use of this program is the responsibility of the ** ** ** ** user. ** ++ *****

/** ** Page 6-1 ** ** TimeEst.c ** ** ** ** ** Description: ** ** ** TimeEst.c contains all functions that relate to estimating the ** ** ** execution, and completion times of memory requests. ** ** ** Table of Contents ** ** ** ** Cover Page Page 6-1 ** List of TimeEst.c Function Declarations ... Page 6-2 ** ** UpdateTimeToExecute() Page 6-3 ** ** ** CalculateTimeEstimates() Page 6-5 ** ** ** ***** * * *

#include "Global.h"

4

Page 6-2 ** ** ** TimeEst.c ** ** ** ** ** List of TimeEst.c Function Declarations ** ** ** Description: ** ** ** ** This is a list of function declarations within the file scope ** ** ** of TimeEst.c ** ** *****

void UpdateTimeToExecute();/* Page6- 3 */void CalculateTimeEstimates();/* Page6- 5 */

```
******************
1+
                                                               Page 6-3
* *
                                                                          **
* *
                                  TimeEst.c
                                                                           **
**
                                                                           **
**
                             UpdateTimeToExecute
                                                                           **
++
                                                                           **
**
   Description:
                                                                           * *
**
                                                                           **
**
        UpdateTimeToExecute calculates the time to complete a memory
                                                                           **
** transfer given the MemoryRequest. The Memory Request could be a read
                                                                           **
   or write request in a buffer. UpdateTimeToExecute changes the
**
                                                                           **
   TimeToExecute field to the new value. TimeToexecute is calculated by
**
                                                                           ++
** first finding the number of WordsToBeTransfered. If the MemoryRequest
                                                                           ++
** is not being accessed then the TimeToExecute is simply the AccessTime
                                                                           **
** plus the TransferTime times one less then WordsToBeWritten. If the
                                                                           **
**
   MemoryRequest is in progress then the new TimeToExecute is dependent
                                                                           **
**
   on TOA, or TOD of the next word. MemoryWaitingFor dictates whether to
                                                                           **
**
   use the TOA, or TOD. If MemoryWaitingFor is equal to CacheUpdate then
                                                                           **
**
   the request has not actually begun transferring data. So the
                                                                           **
**
   TimeToExecute can be calculated as if the read request is not in
                                                                           **
**
   progress.
                                                                           **
**
                                                                           **
*************************
                                                                       +++*/
void UpdateTimeToExecute(MemoryRequest)
  MemoryRequestType *MemoryRequest;
   ť
  SizeType WordsToBeTransfered;
  if (MemoryRequest->Size>0)
     WordsToBeTransfered=WordAddress (MemoryRequest->Address
                                     +MemoryRequest->Size-1)
                        -WordAddress (MemoryRequest->Address) +WordSize;
     ł
  else
      WordsToBeTransfered=0;
      }
  WordsToBeTransfered/=WordSize;
   if (WordsToBeTransfered>(BlockSize/WordSize))
      WordsToBeTransfered=BlockSize/WordSize;
```

Say 1

```
*******
                                                            Page 6-4
                                                                        **
**
                                 TimeEst.c
                                                                        * *
                                                                        **
                            UpdateTimeToExecute
                                                                        * *
**
                                 continued
                                                                        **
                                                                        - -
          ****************
  if (WordsToBeTransfered>0)
     if (MemoryRequest->AccessInProgress==No)
        Ŧ
        MemoryRequest->TimeToExecute=MemoryAccessTime
                         +MemoryTransferTime*(WordsToBeTransfered-1);
        }
     else
        if (MemoryWaitingFor==MemoryWaitingForMemoryReadAccess ||
            MemoryWaitingFor==MemoryWaitingForMemoryReadTransfer)
           ł
           MemoryRequest->TimeToExecute=TOA-Time+MemoryTransferTime
                                      * (WordsToBeTransfered-1);
           }
        else if (MemoryWaitingFor==MemoryWaitingForMemoryWriteAccess ||
                MemoryWaitingFor==MemoryWaitingForMemoryWriteTransfer)
           ł
           MemoryRequest->TimeToExecute=TOD-Time+MemoryTransferTime
                                      *(WordsToBeTransfered-1);
           ł
        else if (MemoryWaitingFor==MemoryWaitingForCacheUpdate)
           MemoryRequest->TimeToExecute=MemoryAccessTime+MemoryTransferTime
                                      *(WordsToBeTransfered-1);
           ł
        else
           1
           printf("Error found in [UpdateTimeToExecute] MemoryRequest\n");
           printf("with access in progress while MemoryWaitingFor not\n");
           printf("reading or writing.");
           DiscrepancyFound=Yes;
           }
        }
     }
  else
     MemoryRequest->TimeToExecute=0;
     1
  3
```

/**	*************************	***
**	Page 6-5	**
**	TimeEst.c	**
**		**
**	CalculateTimeEstimates	**
**		**
**	Description:	**
**		**
**	CalculateTimeEstimates updates the CompletionTimeEstimates for	**
**	each request in both the read and write buffers. This funtion is	**
**	called when ever the CacheModel adds to the read or write buffers.	**
**	CalculateTimeEstimates must be called every time new data is entered	**
**	into the buffers. This is because all previous estimates did not take	**
**	into account the new data requested. This is because all previous	**
**	estimates did not take into account the new data requested.	**
**	CalculateTimeEstimates first orders all entries in both the ReadBuffer,	**
**	and the WriteBuffer by priority. Then CalculateTimeEstimates steps	**
**	though both buffers simultaneously. Each time picking the request that	**
**	has the highest priority, and adding the time to execute to the	**
**	TimeEstimate. The TimeEstimate becomes that requests	**
**	CompletionTimeEstimate. This process is repeated until all requests	**
**	have a new CompletionTimeEstimate. TimeToExecute for cache request is	**
**	updated before it is used to calculate the TimeEstimate.	**
**		**
***	***************************************	**/

**

.

void CalculateTimeEstimates()

ł

BufferSizeType	ReadIndex=0;
BufferSizeType	WriteIndex=0;
TimeType	TimeEstimate=Time;
TimeType	BlockTOAEstimate=BlockTOA;

Order(&ReadBuffer);
Order(&WriteBuffer);

```
**
                                                            Page 6-6
                                                                       **
**
                                TimeEst.c
                                                                       **
**
                                                                       **
**
                           CalculateTimeEstimates
                                                                       **
* *
                                                                       **
                                 continued
                                                                       **
       while (ReadIndex<ReadBuffer.Next || WriteIndex<WriteBuffer.Next)
     if (ReadIndex<ReadBuffer.Next && WriteIndex<WriteBuffer.Next)
        if (ReadBuffer.MemoryRequest[ ReadIndex ].Priority <=
            WriteBuffer.MemoryRequest[WriteIndex].Priority)
           UpdateTimeToExecute(& (ReadBuffer.MemoryRequest[ReadIndex]));
           if (TimeEstimate<BlockTOAEstimate) TimeEstimate=BlockTOAEstimate;
           TimeEstimate+=ReadBuffer.MemoryRequest[ReadIndex].TimeToExecute;
           ReadBuffer.MemoryRequest[ReadIndex].CompletionTimeEstimate=
              TimeEstimate;
           BlockTOAEstimate=TimeEstimate+BufferCacheAccessTime;
           ReadIndex++;
           }
        else
           UpdateTimeToExecute(&(WriteBuffer.MemoryRequest[WriteIndex]));
           TimeEstimate+=WriteBuffer.MemoryRequest[WriteIndex].TimeToExecute;
           WriteBuffer.MemoryRequest[WriteIndex].CompletionTimeEstimate=
              TimeEstimate:
           WriteIndex++;
           ł
        ł
     else if (ReadIndex<ReadBuffer.Next)</pre>
        UpdateTimeToExecute(& (ReadBuffer.MemoryRequest[ReadIndex]));
        if (TimeEstimate<BlockTOAEstimate) Ti _______stimate=BlockTOAEstimate;
        TimeEstimate+=ReadBuffer.MemoryRequest,ReadIndex].TimeToExecute;
        ReadBuffer.MemoryRequest[ReadIndex].CompletionTimeEstimate=
           TimeEstimate;
        BlockTOAEstimate=TimeEstimate+BufferCacheAccessTime;
        ReadIndex++;
        ł
     else if (WriteIndex<WriteBuffer.Next)</pre>
        UpdateTimeToExecute(&(WriteBuffer.MemoryRequest[WriteIndex]));
        TimeEstimate+=WriteBuffer.MemoryRequest[WriteIndex].TimeToExecute;
        WriteBuffer.MemoryRequest[WriteIndex].CompletionTimeEstimate=
           TimeEstimate;
        WriteIndex++;
        }
     }
  }
```

/***	***************************************	***
**	Page 7-0	**
**	Get.c	**
**		**
**	Part Of SACS 1.0	**
**	(StillAnother Cache Simulator)	**
**		**
**	Program Modified: 3/17/94	**
**	File Modified: 3/17/94	**
**		**
**	Author: William G. Smith	**
**	Address: Electrical Engineering Department	**
**	Naval Postgraduate School	**
**	Monterey, CA 93940	**
**		**
**	Copyright 1994, William G. Smith	**
**		**
**	Permission to use, copy, modify, and distribute this software and	**
**	its documentation for any purpose and without fee is hereby granted	**
**	provided that the above copyright notice appears in all copies. No	**
**	modified version of this program should be redistributed without the	**
**	authors consent. William G. Smith makes no warranty or	**
**	representation, promise of guarantee, either expressed or implied,	**
**	with respect to this software's ability to produce valid results.	**
**	This program is provided "as is" any financial, personal or property	**
**	damage caused by the use of this program is the responsibility of the	**
**	user.	**
**		**
****	***************************************	**/

15.

/**	***************************************	***
**	Page 7-1	**
**	Get.c	**
**		**
**	Description:	**
**		**
**	Get.c contains all functions that relate getting the next CPU	**
**	request. GetNextRequest is the only procedure called outside of this	**
**	file scope. It determines whether to take input from the keyboard or	**
**	an input file. It also checks the input data to see if it makes sense.	**
**	•	**
**	Table of Contents	**
**		**
**	Cover Page Page 7- 1	**
**	List of Get.c Function Declarations Page 7-2	**
**	GetNextRequest() Page 7-3	**
**	GetNextFileRequest() Page 7-5	**
**	GetNextKeyBoardRequest() Page 7-6	**
**		**
***	***************************************	**/

#include "Global.h"

** Page 7-2 ** ** Get.c ** ** ** ** List of Get.c Function Declarations ** ** ** ** Description: ** ** ** ** This is a list of function declarations within the file scope ** ** of "Get.c". ** ** ** /* Page 7- 3 */ /* Page 7- 5 */ void GetNextRequest(); GetNextFileRequest(): woid

VOIU	Getnextriferequest();	1	raye	/-	J	· /	
void	GetNextKeyBoardRequest();	/*	Page	7-	6	*/	

/** ** Page 7-3 ** ** Get.c ** ** ** ŕ ** GetNextRequest ** ** ** ** ****** Description: ** ** ** ** GetNextRequest gets the next simulated request from the CPU to ** cache (ie a Read or Write request). The request is checked to make ** ** ** sure it makes sense. If a request is not block alined, then ** ** GetNextRequest will split the request up and return portions of the ** request until all portions have been used, as if the user had made ** ** several different requests. ** ** **

void GetNextRequest()

{

static AddressType NextRequestAddress; static SizeType NextRequestSize=0; static RequestType NextRequest;

```
/*1
                    *********
                                                           Page 7-4
**
                                                                     **
**
                                 Get.c
                                                                      **
**
                                                                      **
**
                            GetNextRequest
                                                                      **
* *
                                                                      **
                              continued
                                                                      **
                       if (NextRequestSize>0)
     if (NextRequestSize<=BlockSize)</pre>
        Ł
        RequestSize=NextRequestSize;
        NextRequestSize=0;
        ł
     else
        RequestSize=BlockSize;
        NextRequestSize-=BlockSize;
     RequestAddress=BlockAddress(RequestAddress)+BlockSize;
     Request=NextRequest;
     ł
  else
     £
     if (KeyBoardIO)
        PauseForCommand();
        GetNextKeyBoardRequest();
     else
        ł
        GetNextFileRequest();
        ł
     if (BlockAddress(RequestAddress)!=
         BlockAddress(RequestAddress+RequestSize-1))
        ł
        NextRequestSize=RequestSize;
        RequestSize=(BlockAddress(RequestAddress)+BlockSize)-RequestAddress;
        NextRequestSize==RequestSize;
        NextRequestAddress=BlockAddress(RequestAddress)+BlockSize;
        NextRequest=Request;
        }
     }
  if (Request!=None)
     LastRequest=Request;
     NumberOfAccesses[Request]++;
     1
  }
```

```
**
                                                        Page 7-5
                                                                   **
**
                                Get.c
                                                                    **
* *
                                                                   **
**
                         GetNextFileRequest
                                                                   **
**
                                                                   **
**
   Description:
                                                                   **
**
                                                                    **
**
        GetNextFileRequest reads in one request, without doing any error
                                                                   **
**
                                                                   **
   checking.
**
                                                                   **
****/
void GetNextFileRequest()
  Ł
  char RequestChar=' ',
       Chr;
  Request=None;
  if (feof(DataFile)) EndOfDataFile=Yes;
  while (RequestChar!='r' && RequestChar!='w' && RequestChar!='E' &&
        EndOfDataFile==No && !feof(DataFile))
     fscanf(DataFile, "%c", &RequestChar);
  if (feof(DataFile) || RequestChar=='E') EndOfDataFile=Yes;
  if (EndOfDataFile==No)
     ł
     fscanf(DataFile,"%lX", &RequestAddress);
     fscanf(DataFile, "%u", &RequestSize);
     fscanf(DataFile, "%U", &TimeOfNextRequest);
     if (RequestChar=='r') Request=Read;
     if (RequestChar=='w') Request=Write;
     TimeOfNextRequest+=Time;
     while (RequestChar!='\n' && !feof(DataFile))
        fscanf(DataFile, "%c", &RequestChar);
     ł
  if (feof(DataFile)) EndOfDataFile=Yes;
  }
```

```
*******
/*******
**
                                          Page 7-6 **
* *
                       Get.c
                                                  **
**
                                                  **
* *
                    GetNextBoardKey
                                                  **
**
                                                  **
**
                                                  **
 Description:
                                                  **
**
**
     GetNextFileRequest reads in one request, without doing any error
                                                  **
**
  checking.
                                                  **
**
                                                  **
**********
```

void GetNextKeyBoardRequest()

ł

char chr;

```
printf("Please enter request type (r,w). ");
while (chr!='r' && chr!='w' && chr!='q')
{
    scanf("%c", &chr);
    }
    if (chr=='q') exit(0);
    if (chr=='r') Request=Read; else Request=Write;
    printf("Please enter Address ");
    scanf("%U", &RequestAddress);
    printf("Please enter size ");
    scanf("%u", &RequestSize);
    printf("Time until next request. ");
    fflush(stdin);
    scanf("%U", &TimeOfNextRequest);
```

TimeOfNextRequest+=Time;

/** ****** ** Page 8-0 ** ** Display.c ** ** ** ** Part Of SACS 1.0 ** ** (StillAnother Cache Simulator) ** ** ** ** Program Modified: 3/17/94 ** ** File Modified: 3/17/94 ** ** ** ** Author: William G. Smith ** ** Address: Electrical Engineering Department ** ** Naval Postgraduate School ** ** Monterey, CA 93940 ** ** ** ** Copyright 1994, William G. Smith ** ** ** ** Permission to use, copy, modify, and distribute this software and ** ** its documentation for any purpose and without fee is hereby granted ** ** provided that the above copyright notice appears in all copies. No ** ** modified version of this program should be redistributed without the ** ** ** authors consent. William G. Smith makes no warranty or ** representation, promise of guarantee, either expressed or implied, ** ** with respect to this software's ability to produce valid results. ** ** This program is provided "as is" any financial, personal or property ** ** damage caused by the use of this program is the responsibility of the ** ** user. ** ** **

*		Page	8- 1	
łr 🛛	Display.c			
•				
' D	escription:			
r				
ł	Display.c contains all display functions used within	SACS.		
ł				
ł	Table of Contents			
*		. .		
ł	Cover Page Page	8-1		
r	List of Cache.c Function Declarations Page	8-2		
r	DisplayTrace() Page	8-3		
•	DisplayCurrentRequest() Page	8-4		
*	DisplayWaitingFors() Page	8-5		
	DisplayBlock() Page	8-6		
-	DisplayBuffers() Page	8-7		
-	DisplayBuffer() Page	8- 8		
- +	DianlauRemosteBreakDown()	8-9		
- +	DisplayRequestsBreakDown()	8-11		
-	DISPIAYREQUESCHISCOGIAm()	0-11		
*	DisplayStallHistogram() Page	8-13		
*	· · ·	8-13		
*	DisplayCacheArguments() Page	8-15		
*	DisplayHelp() Page	8-17		
k		0 17		
*	DisplayTestingHeader() Page	8-18		
*		0 10		
*	PrintTime() Page	8-20		
t	PrintTimeCentered() Page	8-20		
r i	PrintScoreCentered() Page	8-20		
•	PrintAddress() Page	8-20		
ł	PrintCacheSize() Page	8-20		
ł	PrintSize() Page	8-20		
*	PrintSize2() Page	8-20		
*	PrintBufferSize() Page	8-21		
*	PrintPriority() Page	8-21		
ł	PrintA: Jociativity() Page	8-21		
۲	PrintHistogramIndex() Page	8-21		
ł –	2			
*	PrintBit() Page	8-22		
*	PrintPercent() Page	8-22		
*	PrintAveAccess() Page	8-22		

#include "Global.h"

/******	*******	*******	***	*****	***
**		Page	e	8- 2	* 1
**	Display.c	-			*1
**					*1
**	List of Display.c Function Declarations				*1
	intion.				**
** Descr	iption:				**
**	This is a list of function declarations within the	file sc	າກຄ		* 1
	isplay.c".		-PC		*1
**					* 1
******	***************************************	*******	***	*****	*,
void	<pre>DisplayTrace();</pre>	/* Pa	те	8-3	*.
void	<pre>DisplayCurrentRequest();</pre>			8-4	
void	<pre>DisplayWaitingFors();</pre>			8-5	
void	DisplayBlock();			8- 6	
void	<pre>DisplayBuffers();</pre>			8-7	
void	<pre>DisplayBuffer();</pre>			8-8	
void	DisplayRequestsBreakDown();	/* D=4	те	8- 9	*
void	DisplayRequestHistogram();			8-11	
			5-		
void	<pre>DisplayStallHistogram();</pre>			8-13	
ScoreType		/* Pa	ge	8-14	*
void	DisplayCacheArguments();	/* Pa	ge	8-15	*
void	DisplayHelp();	/* Pa	ge	8-17	*
void	<pre>DisplayTestingHeader();</pre>	/* Pa	ge	8-18	*,
void	<pre>PrintYesNo();</pre>	/* Pa	тe	8-19	*
void	<pre>PrintRequest();</pre>			8-19	
void	PrintReplacementPolicy();			8-19	
void	<pre>PrintWritePolicy();</pre>			8-19	
void	<pre>PrintWriteMissPolicy();</pre>			8-19	
void	<pre>PrintWaitingFor();</pre>	/* Pa	je j	8-19	*
void	<pre>PrintMemoryWaitingFor();</pre>		-	8-19	
void	<pre>PrintBlockWaitingFor();</pre>	/* Pa	ge	8-19	*.
void	<pre>PrintTime();</pre>	/* Pa	зе	8-20	*
void	<pre>PrintTimeCentered();</pre>	/* Pa			
void	PrintScoreCentered();	/* Pa			
void	PrintAddress();		-	8-20	
void	PrintCacheSize();			8-20	
void	<pre>PrintSize();</pre>	/* Pa			
void	PrintSize2();	/* Pa			
void	PrintBufferSize();	/* Pa			
void	PrintPriority();	/* Pa	~		
void	<pre>PrintAssociativity();</pre>	/* Pa			
void	<pre>PrintHistogramIndex();</pre>	/* Pa			
void	PrintBit();	/* Pa	те	8-22	*
void	PrintPercent();	/* Pa			
void	PrintAveAccess();	/* Pa		8-22	
+ U + U		/ Fa	90	0 44	

•

```
/****
* *
                                                    Page 8-3 **
* *
                            Display.c
                                                               **
**
                                                               **
* *
                           DisplayTrace
                                                               **
                                                               ++
**
        void DisplayTrace()
  ł
  SizeType Block0=Set(RequestAddress)*Associativity;
  SizeType BlockIndex;
  SizeType SubBlockIndex;
  system(ClearScreen);
  DisplayCurrentRequest();
  DisplayWaitingFors();
  printf("\n");
  printf(" Set Block Address ");
  for (SubBlockIndex=0; SubBlockIndex<NumberOfSubBlocks; SubBlockIndex++)</pre>
    printf(" V/D ");
  printf("\n");
  for (BlockIndex=Block0; BlockIndex<Block0+Associativity; BlockIndex++)</pre>
     DisplayBlock(BlockIndex);
  printf("\n");
  DisplayBuffers();
  }
```

```
/++
       **
                                                          Page 8-4
                                                                      ++
. .
                               Display.c
                                                                      **
                                                                      **
                         DisplayCurrentRequest
                                                                      * *
          ***********
                                                               *******
void DisplayCurrentRequest()
  £
  if (Request!=None) LastRequest=Request;
  if (LastRequest==None)
     RequestAddress=0;
     RequestSize=0;
     CacheHit=No;
     3
  if (Request!=None) LastRequest=Request;
  if (CacheWaitingFor!=Nothing)
     printf("\nCurrent Request:
                                 ");
     1
  else
     printf("\nLast Request:
                                 ");
     ł
  PrintRequest(LastRequest);
                                                ");
  printf("
                              Time:
  PrintTime(Time);
  printf("\nAddress:
                              ");
  PrintAddress(RequestAddress);
  printf("
                           Next Request Time: ");
  PrintTime(TimeOfNextRequest);
  printf("\nSize:
                              ");
  PrintSize2(RequestSize);
  if (MemoryWaitingFor==MemoryWaitingForMemoryReadAccess ||
      MemoryWaitingFor==MemoryWaitingForMemoryReadTransfer)
     £
                                                      ");
     printf("
                                    TOA:
     PrintTime(TOA);
  if (MemoryWaitingFor==MemoryWaitingForMemoryWriteAccess ||
      MemoryWaitingFor==MemoryWaitingForMemoryWriteTransfer)
     printf("
                                    TOD:
                                                      ");
     PrintTime(TOD);
     }
  printf("\n");
  }
```

void DisplayWaitingFors()

{
 for the formula of the fo

1. 1.

ł

```
**
                                                     Page 8-6 **
**
                            Display.c
                                                                **
**
                                                                **
* *
                           DisplayBlock
                                                                **
                                                               , **
**
       ************
                                                              4++/
void DisplayBlock(BlockIndex)
  SizeType BlockIndex;
  ł
  SizeType SubBlockIndex;
  if (BlockIndex%Associativity==0)
     PrintSize(BlockIndex/Associativity);
     ł
  else
     ł
    printf(" ");
     ł
  printf(" ");
  PrintSize(BlockIndex);
  printf(" ");
  PrintAddress(CacheBlockAddress[BlockIndex]);
  for (SubBlockIndex=0; SubBlockIndex<NumberOfSubBlocks; SubBlockIndex++)</pre>
     ł
    printf(" ");
    PrintBit (CacheValidBit [BlockIndex] [SubBlockIndex]);
    printf(" ");
     PrintBit(CacheDirtyBit[BlockIndex][SubBlockIndex]);
    printf(" ");
     }
  printf("\n");
```

and the second second second second

/ * * * * * * * * * * * * * * * * * * *	*********	*****	* * * *	****	***
**		Page	8-	7	**
**	Display.c	Ŧ			**
**					**
**	DisplayBuffers				**
**	-			٠	**
**************	*****	*****	* * * 1	****	**/

```
void DisplayBuffers()
```

ł

printf("Read Buffer "); DisplayBuffer(&ReadBuffer);

printf("\n");
printf("Write Buffer ");
DisplayBuffer(&WriteBuffer);

```
printf("\n");
printf("Block Buffer ");
DisplayBuffer(&BlockBuffer);
```

```
**
                                                      Page 8-8
                                                                **
**
                            Display.c
                                                                **
**
                                                                **
* *
                           DisplayBuffer
                                                                **
                                                                * *
                  void DisplayBuffer(PrintBuffer)
  BufferType *PrintBuffer;
  ł
  int R;
  printf("Address
                        Req. Block Priority");
                  Size
  printf(" Time Req. Comp. Time\n");
  for (R=0; R<PrintBuffer->Next; R++)
     -{
     printf("
                       ");
     PrintAddress(PrintBuffer->MemoryRequest[R].Address);
     printf(" ");
     PrintSize2(PrintBuffer->MemoryRequest[R].Size);
               ");
     printf("
     PrintSize2(PrintBuffer->MemoryRequest[R].RequiredSize);
     printf("
               ");
     PrintSize(PrintBuffer->MemoryRequest[R].Block);
               ");
     printf("
     PrintPriority(PrintBuffer->MemoryRequest[R].Priority);
     printf("
                ");
     PrintTimeCentered(PrintBuffer->MemoryRequest[R].TimeToExecute);
     printf("
                ");
     PrintTimeCentered(PrintBuffer->MemoryRequest[R].CompletionTimeEstimate);
     printf("\n");
     ł
```

- <u>-</u>

```
* *
                                                            Page 8-9
                                                                       **
* *
                               Display.c
                                                                        **
* *
                                                                        **
                          DisplayRequestBreakDown
                                                                       **
                                                                       **
        void DisplayRequestsBreakDown()
  ł
  ScoreType
     TotalNumberOfAccesses =NumberOfAccesses [Read] +NumberOfAccesses (Write),
     TotalNumberOfCacheHits=NumberOfCacheHits[Read]+NumberOfCacheHits[Write],
     TotalNumberOfBufferHits=NumberOfBufferHits[Read]+NumberOfBufferHits[Write];
  system(ClearScreen);
  printf("\n
                                         Requests Break Down\n");
                  ");
  printf("\n
  printf("
                       Number
                                   Number
                                               Number
                                                                         ");
  printf("\n
                  ");
  printf("Request
                         of
                                     of
                                                 of
                                                             Hit
                                                                     Miss ");
  printf("\n
                  ");
  printf(" Types
                                  Cache Hits Buffer Hits
                      Requests
                                                            Rates
                                                                     Rates");
  printf("\n");
                              ");
  printf("\n
                  Read
  PrintScoreCentered(NumberOfAccesses[Read]);
  printf("
               ");
  PrintScoreCentered(NumberOfCacheHits[Read]);
  printf("
              ");
  PrintScoreCentered(NumberOfBufferHits[Read]);
  if (NumberOfAccesses[Read]>0)
     printf("
                   ");
     PrintPercent (NumberOfCacheHits[Read] +NumberOfBufferHits[Read],
                 NumberOfAccesses[Read]);
                ");
     printf("
     PrintPercent((NumberOfAccesses[Read]-NumberOfCacheHits[Read]),
                  NumberOfAccesses [Read]);
     }
                              ");
  printf("\n
                  Write
  PrintScoreCentered(NumberOfAccesses[Write]);
               ");
  printf("
  PrintScoreCentered(NumberOfCacheHits[Write]);
  printf("
              ");
  PrintScoreCentered(NumberOfBufferHits[Write]);
   if (NumberOfAccesses[Write]>0)
      ł
     printf("
                   ");
     PrintPercent (NumberOfCacheHits [Write] + NumberOfBufferHits [Write],
                 NumberOfAccesses[Write]);
                ");
     printf("
     PrintPercent((NumberOfAccesses[Write]-NumberOfCacheHits[Write]),
                  NumberOfAccesses[Write]);
     }
```

```
**
                             Page 8-10
                                  **
**
               Display.c
                                  **
**
                                  **
            DisplayRequestBreakDown
**
                                  * *
               continued
                                  **
                                  **
   *********
                                 ***/
```

A B SCR.

```
printf("\n
                            ");
                Total
PrintScoreCentered(TotalNumberOfAccesses);
printf(" ");
PrintScoreCentered(TotalNumberOfCacheHits);
printf(" ");
PrintScoreCentered(TotalNumberOfBufferHits);
if (TotalNumberOfAccesses>0)
   £
  printf("
                 ");
  PrintPercent (TotalNumberOfCacheHits+TotalNumberOfBufferHits,
               TotalNumberOfAccesses);
              ");
  printf("
   PrintPercent (TotalNumberOfAccesses-TotalNumberOfCacheHits
                                    -TotalNumberOfBufferHits,
               TotalNumberOfAccesses);
   }
printf("\n");
```

}

DisplayRequestHistogram();

```
**
                                                    Page 8-11 **
**
                            Display.c
                                                               **
**
                                                               **
**
                       DisplayRequestHistogram
                                                               **
**
                                                               **
        void DisplayRequestHistogram()
  £
  SizeType TimeIndex;
  printf("\n
                                   Request Time Histogram");
                    ");
  printf("\n
  for (TimeIndex=0; TimeIndex<ScreenHistogramMaxIndex; TimeIndex++)</pre>
    printf("
                  ");
  print(" Ave ");
printf("\n ");
for /"";
  for (TimeIndex=0; TimeIndex<ScreenHistogramMaxIndex; TimeIndex++)</pre>
                  ");
    printf("
  printf("
                 Access");
  printf("\n
                    ");
  for (TimeIndex=0; TimeIndex<ScreenHistogramMaxIndex-1; TimeIndex++)</pre>
     ſ
     printf(" Time=");
     PrintSize2(TimeIndex);
     3
  printf(" Time>=");
  PrintSize2(TimeIndex);
  printf(" Total Time ");
```

```
************
/***
**
                                                            Page 8-12
                                                                        **
**
                                Display.c
                                                                        **
**
                                                                        **
**
                          DisplayRequestHistogram
                                                                        **
**
                                continued
                                                                        **
                                                                        **
**
        printf("\n
                 Read ");
  for (TimeIndex=0; TimeIndex<(ScreenHistogramMaxIndex-1); TimeIndex++)</pre>
     printf(" ");
     PrintScoreCentered(RequestTimeHistogram[Read][TimeIndex]);
  printf(" ");
  PrintScoreCentered(LastScreenHistogramScore(RequestTimeHistogram[Read]));
  printf(" ");
  PrintScoreCentered(TotalRequestTime[Read]);
  printf(" ");
  PrintAveAccess(TotalRequestTime[Read], NumberOfAccesses[Read]);
                  Write ");
  printf("\n
  for (TimeIndex=0; TimeIndex<(ScreenHistogramMaxIndex-1); TimeIndex++)</pre>
     £
     printf(" ");
     PrintScoreCentered(RequestTimeHistogram[Write][TimeIndex]);
     ٦
  printf(" ");
  PrintScoreCentered(LastScreenHistogramScore(RequestTimeHistogram[Write]));
  printf(" ");
  PrintScoreCentered(TotalRequestTime[Write]);
  printf(" ");
  PrintAveAccess(TotalRequestTime[Write],NumberOfAccesses[Write]);
                   Ideal ");
  printf("\n
  for (TimeIndex=0; TimeIndex<(ScreenHistogramMaxIndex-1); TimeIndex++)</pre>
     1
     printf(" ");
     PrintScoreCentered(RequestTimeHistogram[None][TimeIndex]);
  printf(" ");
  PrintScoreCentered(LastScreenHistogramScore(RequestTimeHistogram[None]));
  printf(" ");
  PrintScoreCentered(TotalRequestTime[None]);
  printf("\n");
   }
```

```
/**
  *****
* *
                                                            Page 8-13
                                                                       **
**
                                Display.c
                                                                       **
**
                                                                       ++
* *
                          DisplayStallHistogram
                                                                       * *
* *
                                                                       **
                       *********
                                                                   *****/
void DisplayStallHistogram()
  ł
  SizeType
                     TimeIndex:
  CacheWaitingForType StallIndex;
  system(ClearScreen);
  printf("\n\n
                                       Stall Time Histogram\n\n");
                            ");
  printf("
  for (TimeIndex=0;TimeIndex<ScreenHistogramMaxIndex-1;TimeIndex++)</pre>
     Ł
     printf(" Time=");
     PrintSize2(TimeIndex);
     }
  printf(" Time>=");
  PrintSize2(TimeIndex);
  printf(" Total\n");
  printf("\n");
  for (StallIndex=0;
       StallIndex<NumberOfCacheWaitingForsAvailable;</pre>
       StallIndex++)
     ł
     PrintWaitingFor(StallIndex);
     for (TimeIndex=0;TimeIndex<ScreenHistogramMaxIndex-1;TimeIndex++)</pre>
        -{
        printf(" ");
        PrintScoreCentered(StallTimeHistogram[StallIndex][TimeIndex]);
        ł
     printf(" ");
     PrintScoreCentered(LastScreenHistogramScore(StallTimeHistogram[StallIndex]));
     printf(" ");
     PrintScoreCentered(TotalStallTime[StallIndex]);
     printf("\n");
     }
```

/**************************************	*******	*****	***
**	Page	8-14	**
** Display.c	-		**
**			**
** LastScreenHistogramScore			**
**			**
*********************	********	*****	**/

ScoreType LastScreenHistogramScore(Histogram)

```
TimeType *Histogram;
{
TimeType TimeIndex;
ScoreType Sum=0;
for (TimeIndex=ScreenHistogramMaxIndex-1;
    TimeIndex<FileHistogramMaxIndex;
    TimeIndex++)
    Sum+=Histogram[TimeIndex];
return(Sum);
}</pre>
```

/********* *********** ** Page 8-15 ** * * Display.c ** * * ** ** DisplayCacheArguments ** ** void DisplayCacheArguments() ł system(ClearScreen); printf("\n"); Cache Arguments List"); printf(" printf("\n"); printf("\nCache Size: "); PrintCacheSize(CacheSize); "); printf(" printf("Read Forward: "); PrintYesNo(ReadForward); "); PrintSize(BlockSize); printf("\nBlock Size: "); printf(" printf("CPU Waits For Cache Writes: "); PrintYesNo(CPUWaitsForCacheWrites); "); PrintSize(SubBlockSize); printf("\nSubBlock Size: printf(" "); printf("Search Block Buffer: "); PrintYesNo(SearchBlockBuffer); printf("\nAssociativity: "); PrintAssociativity(Associativity); "); printf(" "); PrintYesNo(UpdateReadBuffer); printf("Update Read Buffer: printf("\nWord Size: "); PrintSize(WordSize); "); printf(" printf("Remove Read Duplicates: "); PrintYesNo(RemoveReadDuplicates); "); PrintTime(ReadCacheAccessTime); printf("\nRead Cache Access Time: printf(" "); printf("Remove Write Duplicates: "); PrintYesNo(RemoveWriteDuplicates); "); PrintTime(ReadCacheHitTime); printf("\nRead Cache Hit Time: printf(" "); "); PrintPriority(ReadPriority); printf("Read Priority: printf("\nRead Cache Miss Time: "); PrintTime(ReadCacheMissTime); printf(" "); printf("Write Priority: "); PrintPriority(WritePriority); printf("\nWrite Cache Access Time: "); PrintTime(WriteCacheAccessTime); printf(" "); printf("Read For Write Allocate: "); PrintPriority(ReadForWriteAllocatepriority); printf("\nWrite Cache Hit Time: "); PrintTime(WriteCacheHitTime); printf(" "); printf("Write Dirty Block Priority: "); PrintPriority(WriteDiruyBlockPriority); printf("\nWrite Cache Miss Time: "); PrintTime(WriteCacheMissTime); printf(" "); printf("No Priority: "); PrintPriority(NoPriority);

pri pri pri pri pri pri pri pri pri	DisplayCacl Cont: 	<pre>neAr(inue(***** "); "); "); ");</pre>	guments d
** ** pri pri pri pri pri pri pri pri pri pri	<pre>cont: .ntf("\nMemory Access Time: .ntf(" "); .ntf("Trace: .ntf(" \nMemory Transfer Time: .ntf(" "); .ntf("Check: .ntf("\nBuffer Cache Access Time: .ntf(" ");</pre>	inue **** "); "); "); ");	<pre>ed PrintTime(MemoryAccessTime); PrintYesNo(Trace); PrintTime(MemoryTransferTime);</pre>
** ** pri pri pri pri pri pri pri pri pri pri	<pre>cont: .ntf("\nMemory Access Time: .ntf(" "); .ntf("Trace: .ntf(" \nMemory Transfer Time: .ntf(" "); .ntf("Check: .ntf("\nBuffer Cache Access Time: .ntf(" ");</pre>	inue **** "); "); "); ");	<pre>ed PrintTime(MemoryAccessTime); PrintYesNo(Trace); PrintTime(MemoryTransferTime);</pre>
** ****** pri pri pri pri pri pri pri pri	<pre>ntf("\nMemory Access Time: ntf(" "); ntf("Trace: ntf("\nMemory Transfer Time: ntf(" "); ntf("Check: ntf("\nBuffer Cache Access Time: ntf(" ");</pre>	**** "); "); ");	<pre>PrintTime (MemoryAccessTime); PrintYesNo(Trace); PrintTime (MemoryTransferTime);</pre>
****** pri pri pri pri pri pri pri pri pri pri	<pre>ntf("\nMemory Access Time: ntf(" "); ntf("Trace: ntf("\nMemory Transfer Time: ntf(" "); ntf("Check: ntf("\nBuffer Cache Access Time: ntf(" ");</pre>	"); "); "); ");	<pre>PrintTime(MemoryAccessTime); PrintYesNo(Trace); PrintTime(MemoryTransferTime);</pre>
pri pri pri pri pri pri pri pri pri	<pre>ntf("\nMemory Access Time: ntf(" "); ntf("Trace: ntf("\nMemory Transfer Time: ntf(" "); ntf("Check: ntf("\nBuffer Cache Access Time: ntf(" ");</pre>	"); "); "); ");	<pre>PrintTime(MemoryAccessTime); PrintYesNo(Trace); PrintTime(MemoryTransferTime);</pre>
pri pri pri pri pri pri pri pri pri	<pre>ntf(""); ntf("Trace: ntf("\nMemory Transfer Time: ntf("""); ntf("Check: ntf("\nBuffer Cache Access Time: ntf(""");</pre>	"); "); ");	<pre>PrintYesNo(Trace); PrintTime(MemoryTransferTime);</pre>
pri pri pri pri pri pri pri pri	<pre>ntf("Trace: ntf("\nMemory Transfer Time: ntf("""); ntf("Check: ntf("\nBuffer Cache Access Time: ntf(""");</pre>	"); ");	<pre>PrintTime(MemoryTransferTime);</pre>
pri pri pri pri pri pri pri pri	<pre>ntf("\nMemory Transfer Time: ntf(""); ntf("Check: ntf("\nBuffer Cache Access Time: ntf(""");</pre>	"); ");	<pre>PrintTime(MemoryTransferTime);</pre>
pri pri pri pri pri pri pri	<pre>ntf(""); ntf("Check: ntf("\nBuffer Cache Access Time: ntf(""");</pre>	");	-
pri pri pri pri pri pri	<pre>ntf("\nBuffer Cache Access Time: .ntf(" ");</pre>		PrintYesNo(Check):
pri pri pri pri pri	.ntf("");	"):	,
pri pri pri pri			PrintTime (BufferCacheAccessTime)
pri pri pri			
pri pri	ntf("Test:	");	<pre>PrintYesNo(Test);</pre>
pri	ntf("\nRead Buffer Size:	");	PrintBufferSize (ReadBufferSize)
	<pre>ntf(" ");</pre>		
- pri	ntf("Key Board IO:	");	<pre>PrintYesNo(KeyBoardIO);</pre>
	ntf("\nWrite Buffer Size:	");	PrintBufferSize (WriteBufferSize
pri	.ntf("");		
pri	.rtf("Data File Name:	%s"	',DataFileName);
pri	<pre>ntf("\nBlock Replacement Policy:</pre>	");	
	PrintReplacementPolicy (BlockRepla		
pri	.ntf("");		
pri	ntf("Screen History Max Index:	");	
	PrintHistogramIndex(ScreenHistog	ramM	<pre>MaxIndex);</pre>
pri	ntf("\nWrite Policy	");	<pre>PrintWritePolicy(WritePolicy);</pre>
pri	<pre>.ntf(" ");</pre>		_
pri	<pre>.ntf("File History Max Index:</pre>	");	
	PrintHistogramIndex (FileHistogram	mMax	(Index);
pri	<pre>.ntf("\nWrite Miss Policy:</pre>	");	
-	PrintWriteMissPolicy(WriteMissPo	licy	7);

/*** *********** * * Page 8-17 ** * * Display.c * * ** ** ** DisplayHelp ** * * ** *********** void DisplayHelp() { system(ClearScreen); Help Menu printf(" "); printf("\n"); printf("\n [T] Trace Display: "); printf("\n Displays current request, status of memory, and contents "); printf("\n of buffers. "); printf("\n"); printf("\n [R] Results Display: "); Displays a break down of read and write cache hits, and "); printf("\n printf("\n buffer hits, including a timing analysis. "); printf("\n"); printf("\n [S] Stall Timing Display: "); printf("\n Displays a histogram of the time spent on each stall. "); printf("\n Stalls represent time delays in completing a request "); printf("\n"); "); printf("\n [C] Cache Arguments Display: printf("\n Displays input arguments to SACS. "); printf("\n"); printf("\n [G] Go: Go to end of run. "); printf("\n [G #] Go To: Go to Time #.
printf("\n [#] Step: Increment Time By #. "); "); printf("\n [-#] Back Step: Decrement Time By #. "); printf("\n [H] Help: Displays this help menu. "); printf("\n ");

```
/**
                              ******
**
                                            Page 8-18
                                                     **
                       Display.c
**
                                                      **
**
                                                     **
                    DisplayTestingHeader
++
                                                     **
**
                                                     * *
         **********
**
                                                   *****/
```

void DisplayTestingHeader()

{

```
printf("\n");
system(ClearScreen);
printf("\n\n");
printf("\n\n
                              ");
                          Testing SACS");
printf("
printf("\n\n
                              ");
printf("Total number of loads and stores tested %lu.",
        TotalNumberOfAccesses);
printf("\n\n
                             ");
printf("
                     Test Cases chosen ... ");
printf("\r.\n");
}
```

```
**
                                                         Page 8-19 **
* *
                              Display.c
                                                                    * *
* *
                                                                    **
* *
                        Print Enumeration Stings
                                                                    **
**
                                                                    * *
      *****
void PrintYesNo(Value)
  YesNoType Value;
  £
  printf("%s",YesNoString[Value]);
  ł
void PrintRequest(Value)
  RequestType Value;
  Ł
  printf("%s",RequestString[Value]);
  }
void PrintReplacementPolicy(Value)
  BlockReplacementPolicyType Value;
  {
  printf("%s", ReplacementPolicyString[Value]);
  }
void PrintWritePolicy(Value)
  WritePolicyType Value;
  -{
  printf("%s", WritePolicyString[Value]);
  }
void PrintWriteMissPolicy(Value)
  WriteMissPolicyType Value;
  ł
  printf("%s",WriteMissPolicyString[Value]);
  ł
void PrintWaitingFor(Value)
  CacheWaitingForType Value;
   Ŧ
  printf("%s",CacheWaitingForString[Value]);
void PrintMemoryWaitingFor(Value)
  MemoryWaitingForType Value;
  printf("%s",MemoryWaitingForString[Value]);
void PrintBlockWaitingFor(Value)
  BlockWaitingForType Value;
  printf("%s",BlockWaitingForString[Value]);
  }
```

```
**
                                                             Page 8-20 **
**
                                Display.c
                                                                         **
**
                                                                         **
**
                             Print Routines
                                                                         **
                                                                         **
           void PrintTime(Time)
   TimeType Time;
   Ł
   if
          (Time>=10000000) printf("%8lu", Time);
   else if (Time>=1000000 ) printf("%7lu ",Time);
   else if (Time>=100000 ) printf("%6lu ",Time);
   else if (Time>=10000 ) printf("%51u
                                         ", Time);
  else if (Time>=1000 ) printf("%4lu
else if (Time>=100 ) printf("%3lu
else if (Time>=10 ) printf("%2lu
olse
                                          ", Time);
                                           ",Time);
                                            ", Time);
                          printf("%1lu
                                             ",Time);
   else
   1
void PrintTimeCentered(Time)
   TimeType Time;
   {
  if
          (Time>=1000000) printf("%8lu",Time);
   else if (Time>=10000 ) printf("%7lu ",Time);
   else if (Time>=100 ) printf("%6lu ",Time);
                         printf("%5lu ",Time);
   else
   1
void PrintScoreCentered(Score)
   ScoreType Score;
   Ł
          (Time>=1000000) printf("%81u",Score);
   if.
   else if (Time>=10000 ) printf("%71u ",Score);
   else if (Time>=100 ) printf("%6lu ",Score);
   else
                         printf("%5lu ",Score);
   }
void PrintAddress (Address)
   AddressType Address;
   ł
   printf("%081X",Address);
   }
void PrintCacheSize(CacheSize)
   CacheSizeType CacheSize;
   printf("%08lu",CacheSize);
   3
void PrintSize(Size)
   SizeType Size;
   ł
  printf("%05u",Size);
void PrintSize2(Size)
   SizeType Size;
   ł
  printf("%02u", Size);
   }
```

```
******
/*****
**
                                                     Page 8-21 **
**
                            Display.c
                                                                **
**
                                                                **
**
                          Print Routines
                                                                **
                                                                **
**
                           continued
                                                                **
**
       *****
* *
void PrintBufferSize(BufferSize)
  BufferSizeType BufferSize;
  1
  printf("%02u",BufferSize);
  ł
void PrintPriority(Priority)
  PriorityType Priority;
  ł
  printf("%02u", Priority);
  ł
void PrintAssociativity(Associativity)
  AssociativityType Associativity;
  ł
  printf("%02u",Associativity);
  ł
void PrintHistogramIndex(HistogramIndex)
  HistogramIndexType HistogramIndex;
  ł
  printf("%04u",HistogramIndex);
```

ł

```
**
                                                    Page 8-22 **
                            Display.c
**
                                                              ++
**
                                                              **
• *
                         Print Routines
                                                              **
• •
                           continued
                                                              **
                                                              **
**
      ****
void PrintBit(Bit)
  YesNoType Bit;
  ł
  printf("%01u",Bit);
  }
void PrintPercent (Numerator, Denominator)
  ScoreType Numerator;
  ScoreType Denominator;
  £
  if (Denominator>0)
     -{
    printf("%6.21f",(100.0*Numerator)/Denominator);
    printf("%");
     ł
  else
     ł
    printf(" ");
     }
  ł
void PrintAveAccess(TotalTime, TotalNumberofAccesses)
  TimeType TotalTime;
  ScoreType TotalNumberofAccesses;
  £
  if (TotalNumberofAccesses>0)
     ł
    printf("%8.61f",(1.0*TotalTime)/TotalNumberofAccesses);
  else
     ł
                   ");
    printf("
     }
  }
```

******* /** ** Page 9-0 ** ** Record.c ** ** ** ** Part Of SACS 1.0 ** ** (StillAnother Cache Simulator) ** ** ** ** Program Modified: 3/17/94 ** ** File Modified: 3/17/94 ** ** ** ** Author: William G. Smith ** ** Address: Electrical Engineering Department ** ** Naval Postgraduate School * * ** Monterey, CA 93940 * * ** ** ** Copyright 1994, William G. Smith ** ** ** ** Permission to use, copy, modify, and distribute this software and ** ** its documentation for any purpose and without fee is hereby granted * * ** provided that the above copyright notice appears in all copies. No ** ** modified version of this program should be redistributed without the ** ** authors consent. William G. Smith makes no warranty or ** ** representation, promise of guarantee, either expressed or implied, * * ** with respect to this software's ability to produce valid results. ** This program is provided "as is" any financial, personal or property ** ** ** damage caused by the use of this program is the responsibility of the ** ** user. ** ** **

****** /* Page 9-1 ** ** Record.c ** ** ** ** ** Description: ** ** ** ** ** ** Record.c contains all functions that relate to the recording of ** ** ** time for requests, and waiting fors, as well as a procedure for saving ** ** the data in a file using a format that Matlab(TM) could read. ** ** ** Table of Contents ** ** ** Cover Page Page 9-1 List of Record.c Function Declarations Page 9-2 RecordRequest() Page 9-3 RecordStall() Page 9-5 ** ** ** ** ** ** ** ** ** RecordForMatlab() Page 9-7 ** ** ** *********** *****

#include "Global.h"

Page 9-2 ** ** ** Record.c ** ** ** ** List of Record.c Function Declarations ** ** ** ****** Description: ** ** ** ** This is a list of function declarations within the file scope ** ** of "Record.c". ** ** ** void RecordRequest(); void RecordStall(); void RecordForMatlab(); /* Page 9- 3 */ /* Page 9- 5 */ /* Page 9- 7 */

```
************
/**
                                                      Page 9-3 **
**
                                                               **
**
                             Record.c
                                                               **
**
                          Record Request
                                                               **
**
                                                               **
**
                                                               **
**
   Description:
                                                               **
**
                                                               **
**
       RecordRequest records the time spent on a particular request and
   stores the result in RequestTimeHistogram.
**
                                                               **
**
                                                               **
*****
void RecordRequest (Req)
  RequestType Req;
  Ł
  static TimeType LastTime=1;
static TimeType Lastdt=0;
  static RequestType LastReq=NumberOfRequestsAvailable;
        TimeType dt=Time-LastTime;
  if (Req==NumberOfRequestsAvailable)
```

```
Ł
  LastTime=1;
  Lastdt=0;
  LastReq=Req;
   ł
else if (Req==LastReq)
   TotalRequestTime[LastReq]-=Lastdt;
   if (Lastdt>FileHistogramMaxIndex-1) Lastdt=FileHistogramMaxIndex-1;
  RequestTimeHistogram[LastReq][Lastdt]--;
   1
else if (LastReq!=NumberOfRequestsAvailable)
   LastTime=Time;
  dt=0;
  NumberOfCacheHits[LastReq]+=CacheHit;
  NumberOfBufferHits[LastReq]+=BufferHit;
   }
```

LastReq=Req;

```
/**
                   ********
**
                                                     Page 9-4 **
**
                                                               **
                             Record.c
**
                                                               **
**
                          Record Request
                                                               **
**
                            continued
                                                               **
**
                                                               **
                if (Req!=NumberOfRequestsAvailable)
    TotalRequestTime[Req]+=dt;
    Lastdt=dt;
    if (dt>FileHistogramMaxIndex-1) dt=FileHistogramMaxIndex-1;
    if (Time>=LastTime)
       ł
       RequestTimeHistogram[Req][dt]++;
       ł
    else
       ł
       printf("\n\nError [RecordRequest] caculated a time less than 0");
       printf("\n\n
                   Time = "); PrintTime(Time);
       printf("\n\nLastTime = "); PrintTime(LastTime);
       printf("\n\n");
```

DiscrepancyFound=Yes;

}

}

```
**
                                                       Page 9-5 **
**
                             Record.c
                                                                 **
**
                                                                 **
**
                             RecordStall
                                                                 **
**
                                                                 **
**
                                                                 **
  Description:
**
                                                                 **
**
       RecordStall records the time spent on a particular waiting for and **
** stores the result in StallTimeHistogram.
                                                                 **
**
                                                                 **
void RecordStall(CurrentWaitingFor)
  CacheWaitingForType CurrentWaitingFor;
  Ł
  static TimeTypePastTime=1;static TimeTypePastdt=0;
  static CacheWaitingForType PastWaitingFor=None;
        TimeType
                         dt=Time-PastTime;
  if (CurrentWaitingFor==NumberOfCacheWaitingForsAvailable)
     Ł
     PastTime=1;
     Pastdt=0;
     PastWaitingFor=CurrentWaitingFor;
  else if (CurrentWaitingFor==PastWaitingFor)
     TotalStallTime[PastWaitingFor]-=Pastdt;
     if (Pastdt>FileHistogramMaxIndex-1) Pastdt=FileHistogramMaxIndex-1;
     StallTimeHistogram[PastWaitingFor][Pastdt]--;
  else if (PastWaitingFor!=NumberOfCacheWaitingForsAvailable)
     PastTime=Time;
     dt=0;
     ł
```

PastWaitingFor=CurrentWaitingFor;

```
******
/****
**
                                                     Page 9-6 **
**
                           Record.c
                                                              **
**
                                                              **
**
                           RecordStall
                                                              **
* *
                                                              **
                            continued
**
                                                              **
if (CurrentWaitingFor!=NumberOfCacheWaitingForsAvailable)
     ł
    TotalStallTime[CurrentWaitingFor]+=dt;
    Pastdt=dt;
    if (dt>Fi eHistogramMaxIndex-1) dt=FileHistogramMaxIndex-1;
    if (Time>=PastTime)
       StallTimeHistogram[CurrentWaitingFor][dt]++;
       }
    else
       {
       printf("\n\nError [RecordStall] calculated a time less than 0");
       printf("\n\n Time = "); PrintTime(Time);
       printf("\n\nPastTime = "); PrintTime(PastTime);
       printf("\n\n");
       DiscrepancyFound=Yes;
       }
    }
```

+ + Page 9-7 ** ** Record.c ++ * * * * ** RecordForMatlab * * ** Description: ** ** * * ** RecordForMatlab saves the RequestTimeHistogram, and ** ** StallTimeHistograms in a format that Matlab(TM) reconizes. ** ** ** void RecordForMatlab() { CacheWaitingForType StallIndex; Request Index; RequestType int Column, NumberOfColumns=2; HistogramIndexType HistogramIndex; FILE *MatlabOut; if ((MatlabOut=fopen("timing.m", "w"))==NULL) Ŧ printf('Can not open matlab output file."); ł for (RequestIndex=0; RequestIndex<NumberOfRequestsAvailable; RequestIndex++)</pre> 1 fprintf(MatlabOut, "%s=[", RequestString[RequestIndex]); fprintf(MatlabOut, " %08lu", RequestTimeHistogram[kequestIndex][0]); Column=1; for (HistogramIndex=1; HistogramIndex<FileHistogramMaxIndex;</pre> HistogramIndex++) Column++; if (Column>NumberOfColumns) Column=1; fprintf(MatlabOut,", \n "); else fprintf(MatlabOut, ", "); fprintf(MatlabOut, " %08lu", RequestTimeHistogram[RequestIndex][HistogramIndex]); } fprintf(MatlabOut,"];\n\n"); }

```
***************
/****
* *
                                                           Page 9-8 **
**
                               Record.c
                                                                     **
* *
                                                                     **
* *
                             RecordForMatlab
                                                                     **
* *
                               Continued
                                                                     **
+ +
                                                                     * *
      ····
  for (StallIndex=0;StallIndex<NumberOfCacheWaitingForsAvailable;StallIndex++)</pre>
     Ł
     fprintf(MatlabOut,"%s=[",CacheWaitingForString[StallIndex]);
     fprintf(MatlabOut, " %08lu", StallTimeHistogram[StallIndex][0]);
     Column=1;
     for (HistogramIndex=1;
         HistogramIndex<FileHistogramMaxIndex;</pre>
         HistogramIndex++)
        ł
        Column++;
        if (Column>NumberOfColumns)
           1
          Column=1;
           fprintf(MatlabOut, ", \n
                                                            ");
        else
           fprintf(MatlabOut,",");
           3
        fprintf(MatlabOut, " %08lu",
               StallTimeHistogram[StallIndex][HistogramIndex]);
        }
     fprintf(MatlabOut,"];\n\n");
     ł
  fclose(MatlabOut);
  }
```

/** ****** ********** ** Page 10- 0 ** ** Buffer.c ** ** ** ** Part Of SACS 1.0 ** * * (StillAnother Cache Simulator) ** ** ** ** ** Program Modified: 3/17/94 ** ** File Modified: 3/17/94 ** ** ** ** Author: William G. Smith ** ** Address: Electrical Engineering Department ** ** Naval Postgraduate School ** ** Monterey, CA 93940 ** ** ** ** Copyright 1994, William G. Smith ** ** ** Permission to use, copy, modify, and distribute this software and ** ** ** its documentation for any purpose and without fee is hereby granted ** ** provided that the above copyright notice appears in all copies. No ** modified version of this program should be redistributed without the ** authors consent. William G. Smith makes no warranty or ** ** representation, promise of guarantee, either expressed or implied, ** ** with respect to this software's ability to produce valid results. ** This program is provided "as is" any financial, personal or property ** ** damage caused by the use of this program is the responsibility of the ** ** ** ** user. ** ** /*********** Page 10- 1 ** ** Buffer.c ** ** ** ** ** ** Description: ** ** ** Buffer.c contains all functions that relate to the management of ** ** the Read, Write, and Block Buffers. ** ** ** ** ** Table of Contents ** ** ** Cover Page Page 10- 1 ** ** List of Cache.c Function Declarations Page 10-2 ** ** ** Push() Page 10-3 Pop() Page 10- 4 ** ** ** ChangeTopMemoryRequest() Page 10- 5 ** Append() Page 10-6 ** ** View() Page 10-7 ** ** ** Clear() Page 10- 8 ** ** ** Order() Page 10- 9 Splice() Page 10-10 ** n 7 Search() Page 10-12 ** ** UpdatingReadBuffer() Page 10-13 ** ** RemoveZeroSizes() Page 10-15 ** ** NoRequestsLeft() Page 10-16 ** ** ** ** *****

#include "Global.h"

```
**
                                 Page 10- 2 **
**
                  Buffer.c
                                          **
**
                                          **
        List of Buffer.c Function Declarations
**
                                          **
                                          **
**
** Description:
                                          **
**
                                          **
**
    This is a list of functions declarations within the file scope
                                          **
                                          **
** of "Buffer.c".
**
                                          **
*****
```

void	Push();	/*	Page	10- 3	*/
MemoryRequestType	Pop();	/*	Page	10- 4	*/
void	ChangeTopMemoryRequest();	/*	Page	10- 5	*/
void	Append();	/*	Page	10- 6	*/
MemoryRequestType	View();	/*	Page	10- 7	*/
void	Clear();	/*	Page	10- 8	*/
void	Order();	/*	Page	10- 9	*/
void	<pre>Splice();</pre>	/*	Page	10-10	*/
YesNoType	Search();	/*	Page	10-12	*/
YesNoType	<pre>UpdatingReadBuffer();</pre>	/*	Page	10-13	*/
void	RemoveZeroSizes();	/*	Page	10-15	*/
YesNoType	NoRequestsLeft();	/*	Page	10-16	*/

```
**
                                                   Page 10- 3 **
                            Buffer.c
**
                                                             **
**
                                                             **
**
                              Push
                                                              **
**
                                                              **
** Description:
                                                              **
**
                                                              **
**
     Push adds a new record to the top of the buffer.
                                                              **
**
                                                             **
void Push(Buffer, MemoryRequest)
  BufferType *Buffer;
  MemoryRequestType *MemoryRequest;
  {
  BufferSizeType i;
  if (Buffer->Full)
     CacheWaitingFor=Buffer->WaitingForFlag;
     }
  else
     for (i=Buffer->Next; i>0; i--)
       Buffer->MemoryRequest[i]=Buffer->MemoryRequest[i-1];
    Buffer->Next++;
    Buffer->MemoryRequest[0]=*MemoryRequest;
     if (Buffer->Next>Buffer->Max) Buffer->Full=Yes;
    Buffer->Empty=No;
     if (CacheWaitingFor==Buffer->WaitingForFlag) CacheWaitingFor=Nothing;
     }
  }
```

```
**
                                                    Page 10- 4 **
**
                            Buffer.c
                                                              **
**
                                                              **
**
                              Pop
                                                              **
**
                                                              **
**
                                                              **
  Description:
**
                                                              **
**
     Pop removes a record from the top of the buffer, and returns it to
                                                              **
**
  the caller of the function.
                                                              **
**
                                                              **
MemoryRequestType Pop(Buffer)
  BufferType *Buffer;
  ł
                  MemoryRequest;
  MemoryRequestType
  BufferSizeType i;
  if (Buffer->Empty || Buffer->Next==0)
     -{
    printf("\n\n Tryed to Pop an empty buffer!\n\n");
    exit(1);
     }
  else
     ł
     MemoryRequest=Buffer->MemoryRequest[0];
     for (i=0; i<Buffer->Next; i++)
       Buffer->MemoryRequest[i]=Buffer->MemoryRequest[i+1];
    Buffer->Next--;
     if (Buffer->Next==0) Buffer->Empty=Yes;
    Buffer->Full=No;
     }
  return (MemoryRequest);
  }
```

```
**
                                 Page 10- 5 **
**
                  Buffer.c
                                        **
**
                                        **
              ChangeTopMemoryRequest
**
                                        **
**
                                        **
** Description:
                                        **
**
                                        **
**
   Push adds a new record to the top of the buffer.
                                        **
**
                                        **
*****
```

```
void ChangeTopMemoryRequest(Buffer, MemoryRequest)
```

```
BufferType *Buffer;
MemoryRequestType *MemoryRequest;
{
    if (Buffer->Empty==No && Buffer->Next>0)
      {
      Buffer->MemoryRequest[0]-*MemoryRequest;
      }
else
      {
      printf("\n\n Tryed to Pop an empty buffer!\n\n");
      exit(1);
      }
}
```

```
***********
                                    Page 10- 6 **
**
                   Buffer.c
                                           **
**
**
                                           **
**
                    Append
                                           **
                                           **
**
** Description:
                                           **
                                           **
**
   Append adds a new record to the bottom of the buffer.
**
                                           **
                                           **
**
*****
```

void Append(Buffer, MemoryRequest)

}

BufferType *Buffer; MemoryRequestType *MemoryRequest;

```
{
if (Buffer->Full)
{
    CacheWaitingFor=Buffer->WaitingForFlag;
}
else
{
    Buffer->MemoryRequest[Buffer->Next]=*MemoryRequest;
    Buffer->Next++;
    if (Buffer->Next>Buffer->Max) Buffer->Full=Yes;
    Buffer->Empty=No;
    if (CacheWaitingFor==Buffer->WaitingForFlag) CacheWaitingFor=Nothing;
    }
```

```
Page 10- 7 **
**
**
                    Buffer.c
                                           **
**
                                           **
**
                     View
                                           **
**
                                           * *
** Description:
                                           **
**
                                           * *
**
                                           * *
    View returns a copy of the top record in the buffer without
** altering the buffer.
                                           **
**
                                           * *
*****
```

MemoryRequestType View(Buffer)

BufferType *Buffer;

{

MemoryRequestType MemoryRequest;

```
if (Buffer->Empty)
    {
    printf("\n\n Tryed to View an empty buffer!\n\n");
    exit(1);
    }
else
    {
    MemoryRequest=Buffer->MemoryRequest[0];
    }
```

```
return(MemoryRequest);
```

ł

/****************	*********	****
**	Page 10- 8	**
** Buffer.c	-	**
**		**
** Clear		**
**		**
** Description:		**
**		**
* Clear removes all entrees in the buffer.		**
**		**
***************************************	********	***/

void Clear(Buffer)

BufferType *Buffer;

{
Buffer->Next=0;
Buffer->Full=No;
Buffer->Empty=Yes;
}

```
*************
                                                     Page 10- 9 **
                            Buffer.c
                                                                **
                                                                **
                             Order
                                                                **
                                                                * *
                                                                **
  Description:
                                                                **
                                                                * *
      Order sorts all of the entries in the buffer by priority such
                                                                **
  that the highest priority (lowest priority number) is at the top.
                                                                **
         oid Order (Buffer)
 BufferType *Buffer;
  ł
 MemoryRequestType TmpMemoryRequest;
 YesNoType
            Change=Yes;
 BufferSizeType
                 i;
 while (!(Buffer->Empty) && Change)
    Change=No;
    for (i=Buffer->Next-1; i>0; i--)
       if (Buffer->MemoryRequest[i].Priority<
          Buffer->MemoryRequest[i-1].Priority)
         Ł
         TmpMemoryRequest=Buffer->MemoryRequest[i];
         Buffer->MemoryRequest[i]=Buffer->MemoryRequest[i-1];
         Buffer->MemoryRequest[i-1]=TmpMemoryRequest;
         Change=Yes;
         }
       }
    }
  ł
```

/***** ++ Page 10-10 ** * * Buffer.c ** ** ** Splice ** ** ** ** Description: ** ** ** ** Splice is buffer utility that takes a one byte memory request and ** ** enters it into a buffer if the buffer does not already have the byte. ** ** Splice will first searchthe ReadBuffer for the byte if it can't find a ** ** request in the buffer that contains the byte then it will search for a ** ** memory request that has data from the same block. If one is found ** ** then the request is modified to include the new read byte request. ** ** If no suitable request can be found then Splice will add a one byte ** ** memory request to the Buffer. ** ** ** ***** void Splice(Buffe:,Address,RequiredSize,Block,Priority) BufferType *Buffer; AddressType Address; SizeType RequiredSize; SizeType Block; PriorityType Priority; { BufferSizeType BufferIndex; YesNoType FoundByte=No; AddressType FrontAddress; AddressType BackAddress; AddressType CurrentBlockAddress=BlockAddress(Address); SizeType NextSize; MemoryRequestType MemoryRequest; = Address; MemoryRequest.Address MemoryRequest.Size = 1; MemoryRequest.RequiredSize = 0; MemoryRequest.Block = Block; MemoryRequest.Priority = Priority; = No; = 0; MemoryRequest.AccessInProgress MemoryRequest.TimeToExecute MemoryRequest.CompletionTimeEstimate = 0; if (RequiredSize>0) MemoryRequest.RequiredSize=1;

```
********
/ * *
**
                                                                        **
                                                             Page 10-11
• •
                                 Buffer.c
                                                                         **
                                                                         **
                                  Splice
                                                                         **
* *
                                 continued
                                                                         **
                                                                         ++
                  if (!(Buffer->Empty))
     for (BufferIndex=0; BufferIndex<Buffer->Next; BufferIndex++)
        if (BlockAddress(Buffer->MemoryRequest[BufferIndex].Address) ==
            CurrentBlockAddress)
           £
           NextSize=1;
           FrontAddress=Buffer->MemoryRequest[BufferIndex].Address;
           BackAddress =FrontAddress;
           while (FoundByte==No && NextSize<=BlockSize &&
                 NextSize<=(Buffer->MemoryRequest[BufferIndex].Size+1))
              if (BackAddress==Address)
                 if (NextSize>Buffer->MemoryRequest[BufferIndex].Size)
                   Buffer->MemoryRequest[BufferIndex].Size=NextSize;
                 if (RequiredSize>0)
                   Buffer->MemoryRequest[BufferIndex].RequiredSize=NextSize;
                 if (Buffer->MemoryRequest[BufferIndex].Priority>Priority)
                   Buffer->MemoryRequest[BufferIndex].Priority=Priority;
                 FoundByte=Yes;
              if (FrontAddress==Address &&
                 Buffer->MemoryRequest [BufferIndex].AccessInProgress==No)
                 Buffer->MemoryRequest[BufferIndex].Size=NextSize;
                 if (RequiredSize>0)
                     Buffer->MemoryRequest[BufferIndex].RequiredSize++;
                 if (Buffer->MemoryRequest[BufferIndex].Priority>Priority)
                     Buffer->MemoryRequest[BufferIndex].Priority=Priority;
                 FoundByte=Yes;
                 1
              NextSize++;
              if (NextSize>Buffer->MemoryRequest[BufferIndex].Size)
                 FrontAddress--;
              BackAddress++;
              if (BlockAddress(FrontAddress)!=CurrentBlockAddress)
                 FrontAddress+=BlockSize;
              if (BlockAddress(BackAddress) !=CurrentBlockAddress)
                 BackAddress-=BlockSize;
           if (Buffer->MemoryRequest[BufferIndex].Size==BlockSize &&
              Buffer->MemoryRequest [BufferIndex].AccessInProgress==No)
              Buffer->MemoryRequest[BufferIndex].Address=RequestAddress;
              Buffer->MemoryRequest[BufferIndex].RequiredSize=RequestSize;
              }
           }
        }
  if (FoundByte==No) Append (Buffer, & MemoryRequest);
  }
```

```
* *
                                                         Page 10-12 **
* *
                               Buffer.c
                                                                    **
* *
                                                                    **
**
                                Search
                                                                    **
                                                                    **
* *
**
                                                                    **
   Description:
* *
                                                                    **
        Search checks a buffer to see if it contains a byte addressed by
                                                                    **
**
                                                                    **
**
   Address.
                                                                    **
* *
    *****
* * *
                                                                  ****/
YesNoType Search (Buffer, Address)
                *Buffer;
  BufferType
  AddressType
                Address;
  ł
  BufferSizeType BufferIndex;
  AddressType ByteAddress;
               CurrentBlockAddress=BlockAddress(Address);
  AddressType
              NoBytes;
  SizeType
  YesNoType
              FoundByte=No;
  if (!(Buffer->Empty))
     for (BufferIndex=0; BufferIndex<Buffer->Next; BufferIndex++)
        if (BlockAddress(Buffer->MemoryRequest[BufferIndex].Address)==
           CurrentBlockAddress)
           £
          ByteAddress=Buffer->MemoryRequest[BufferIndex].Address;
           for (NoBytes=0;
               NoBytes<Buffer->MemoryRequest[BufferIndex].Size;
               NoBytes++)
             ł
             if (ByteAddress==Address) FoundByte=Yes;
             ByteAddress++;
             if (BlockAddress(ByteAddress)!=CurrentBlockAddress)
                ByteAddress-=BlockSize;
             }
           }
        }
     }
  return (FoundByte);
   ł
```

/**	***************************************	***
**	Page 10-13	**
**	Buffer.c	**
**		**
**	UpdatingReadBuffer	**
**		**
**	Description:	**
**	-	**
**	UpdatingReadBuffer takes a byte of data provided by a CPU write	**
**	request and checks to see if it is needed in the read buffer. If the	**
**	byte is needed then the MemoryRequest is modified so that the byte	**
**	is no longer in the request.	**
**		**
***	*****************	**/

```
YesNoType UpdatingReadBuffer(Address)
```

AddressType Address;

{

```
AddressTypeByteAddress;AddressTypeCurrentBlockAddress = BlockAddress(Address);BufferSizeTypeBufferIndex;YesNoTypeFoundByte= No;
```

```
/*
                                         *****
* *
                                                              Page 10-14
                                                                          * *
* *
                                  Buffer.c
                                                                          * *
**
                                                                          * *
**
                             UpdatingReadBuffer
                                                                          * *
                                 continued
                                                                          * *
         if (!(ReadBuffer.Empty))
     for (BufferIndex=0; BufferIndex<ReadBuffer.Next; BufferIndex++)</pre>
        if (BlockAddress(ReadBuffer.MemoryRequest[BufferIndex].Address) ==
               CurrentBlockAddress
            && Read. Sfer.MemoryRequest[BufferIndex].AccessInProgress==No)
           if (ReadBuffer.MemoryRequest[BufferIndex].Size>0)
              ByteAddress=ReadBuffer.MemoryRequest[BufferIndex].Address +
                                                                      - 1;
                          ReadBuffer.MemoryRequest[BufferIndex].Size
              if (ByteAddress==Address)
                 ReadBuffer.MemoryRequest[BufferIndex].Size--;
                 if (ReadBuffer.MemoryRequest[BufferIndex].RequiredSize>
                     ReadBuffer.MemoryRequest[BufferIndex].Size)
                     ReadBuffer.MemoryRequest[BufferIndex].RequiredSize=
                        ReadBuffer.MemoryRequest[BufferIndex].Size;
                 FoundByte=Yes;
                 }
              }
           if (ReadBuffer.MemoryRequest[BufferIndex].Size>0)
              if (ReadBuffer.MemoryRequest[BufferIndex].Address==Address)
                 ReadBuffer.MemoryRequest[BufferIndex].Address++;
                 if (BlockAddress(ReadBuffer.MemoryRequest[BufferIndex].Address)
                     !=CurrentBlockAddress)
                    ReadBuffer.MemoryRequest[BufferIndex].Address-=BlockSize;
                 if (ReadBuffer.MemoryRequest[BufferIndex].Size >0)
                     ReadBuffer.MemoryRequest[BufferIndex].Size--;
                 if (ReadBuffer.MemoryRequest[BufferIndex].RequiredSize>0)
                     ReadBuffer.MemoryRequest(BufferIndex).RequiredSize--;
                 FoundByte=Yes;
                 ł
              }
           }
        }
     }
  RemoveZeroSizes(&ReadBuffer);
  return (FoundByte);
   }
```

```
**
                                                    Page 10-15 **
**
                            Buffer.c
                                                              **
**
                                                              **
**
                          RemoveZeroSizes
                                                              **
**
                                                              **
** Description:
                                                              **
**
                                                              **
**
       RemoveZeroSizes removes all entrees that have a zero size from
                                                              **
**
  the buffer.
                                                              **
**
                                                              **
***********
void RemoveZeroSizes(Buffer)
  BufferType *Buffer;
  ſ
  BufferSizeType i=0;
  BufferSizeType j=0;
  while (j<Buffer->Next)
     {
     if (Buffer->MemoryRequest[j].Size==0 &&
        !Buffer->MemoryRequest[j].AccessInProgress)
       Ł
       j++;
       Buffer->Full=No;
       ł
     else
       ł
       Buffer->MemoryRequest[i]=Buffer->MemoryRequest[j];
       1++;
       j++;
       }
     }
  Buffer->Next=i;
  if (Buffer->Next==0) Buffer->Empty=Yes;
  }
```

T. C.

```
**
                                   Page 10-16 **
**
                   Buffer.c
                                          **
**
                                          **
**
                 NoRequestsLeft
                                          **
**
                                          **
** Description:
                                          **
**
                                          **
**
    NoRequestsLeft returns Yes if there are no more requests left
                                          **
** in the buffer.
                                          **
**
                                          **
*****
```

```
YesNoType NoRequestsLeft(Buffer)
```

** Page 11- 0 ** ** Array.c ** ** ** ** Part Of SACS 1.0 ** ** ** (StillAnother Cache Simulator) ** ** ** Program Modified: 3/17/94 ** ** File Modified: 3/17/94 ** ** ** ** Author: William G. Smith ** ** ** Address: Electrical Engineering Department ** ** Naval Postgraduate School ** ** Monterey, CA 93940 ** ** * * Copyright 1994, William G. Smith ** ** ** ** Permission to use, copy, modify, and distribute this software and ** ** its documentation for any purpose and without fee is hereby granted ** ** provided that the above copyright notice appears in all copies. No ** ** modified version of this program should be redistributed without the ** ** authors consent. William G. Smith makes no warranty or ** ** representation, promise of quarantee, either expressed or implied. ** ** with respect to this software's ability to produce valid results. ** ** This program is provided "as is" any financial, personal or property ** ** damage caused by the use of this program is the responsibility of the ** ** ++ user. ** ** **1

/**	************************	***				
**	Page 11- 1	**				
**	Array.c	**				
**		**				
**	Description:	**				
**		**				
**	Array.c contains all functions that relate to definition and	**				
**	freeing, or allocation, and deallocation of arrays.	**				
**		**				
**	Table of Contents	**				
**		**				
**	Cover Page Page 11- 1	**				
**	List of Array.c Function Declarations Page 11- 2	**				
**	DefineArray1D() Page 11- 3	**				
**	DefineArray2D() Page 11- 4	**				
**	FreeArray1D() Page 11- 5	**				
**	FreeArray2D() Page 11- 6	**				
**		**				
***	***************************************					

Page 11- 2 ** ** ** Array.c ** ** ** ** List of Array.c Function Declarations · ** ** ** Description: ** ** ** ** This is a list of function declarations within the file scope ** ** of "Array.c". ** ** ** /* Page 11- 3 */ /* Page 11- 4 */ /* Page 11- 5 */ int *DefineArraylD(); int **DefineArray2D(); void FreeArray1D(); void FreeArray2D(); /* Page 11- 6 */

/** ******************* ** Page 11- 3 ** ** Array.c ** ** ** ** DefineArray1D ** ****** Description: ** ** ** ** DefineArray1D allocates memory large enough for a 1 dimensional ** ** array of length Xmax, where each element has "size" bytes. ** ** ** int *DefineArray1D(Xmax, size) unsigned Xmax; unsigned size; ł int *Array; Array=(int*) calloc(Xmax,size); return(Array);

```
***********
**
                                                 Page 11- 4 **
**
                           Array.c
                                                           **
**
                                                           **
**
                        DefineArray2D
                                                           **
**
                                                           **
** Description:
                                                           **
**
                                                           **
**
      DefineArray2D allocates memory large enough for a 2 dimensional
                                                           **
**
                                                           **
  array Xmax, by Ymax, where each element has "size" bytes.
**
                                                           **
int **DefineArray2D(Xmax,Ymax,size)
 unsigned Xmax;
 unsigned Ymax;
 unsigned size;
 ł
 int **Array;
 unsigned x;
 Array=(int**) calloc(Xmax,size);
 for (x=0; x<Xmax; x++) Array[x]=(int*) calloc(Ymax,size);</pre>
 return(Array);
```

/***	***************************************	***
* *	Page 11- 5	**
**	Array.c	**
**		**
**	FreeArray1D	**
**		**
**	Description:	**
* *		**
* *	FreeArray1D deallocates the memory assigned to the 1 dimensional	**
* *	array.	**
**		**
1	************************************	**/

void FreeArray1D(Array,Xmax)

int *Array;
{
free(Array);
}

```
**
                                Page 11- 6 **
**
                  Array.c
                                        **
**
                                        **
**
                                        **
                 FreeArray2D
**
                                        **
** Description:
                                        **
**
                                        **
**
                                        **
    FreeArray2D deallocates the memory assigned to the 2 dimensional
                                        **
** array.
**
                                        **
```

. . . .

void FreeArray2D(Array, Xmax, Ymax)

int **Array; unsigned Xmax; unsigned Ymax;

{

unsigned x;

for (x=0; x<Xmax; x++) free(Array[x]);</pre>

free(Array);

/***** ** Page 12- 0 ** ** TestSACS.c ** ** ** ** Part Of SACS 1.0 ** ** ** (StillAnother Cache Simulator) ** ** ** ** Program Modified: 3/17/94 ** ** File Modified: 3/17/94 ** ** ** ** Author: William G. Smith * * ** Address: Electrical Engineering Department ** ** Naval Postgraduate School ** ** Monterey, CA 93940 ** ++ ** ** Copyright 1994, William G. Smith ** ** ** Permission to use, copy, modify, and distribute this software and ** ** its documentation for any purpose and without fee is hereby granted ** ** ** provided that the above copyright notice appears in all copies. No ** ** modified version of this program should be redistributed without the ** ** authors consent. William G. Smith makes no warranty or representation, promise of guarantee, either expressed or implied, ++ ** ** ** with respect to this software's ability to produce valid results. This program is provided "as is" any financial, person- or property ** ** ** ** damage caused by the use of this program is the responsibility of the ** ** user. ** ++

/**	******	r * * *
**	Page 12- 1	**
**	TestSACS.c	**
**	Description:	**
**	TestSACS randomly creates instructions and writes them to	**
**	"SACS.Dat". The instructions are generated by first choosing	**
**	NoTestCases. The Number of test cases to be used will always	**
**	be less than MaxNoTestCases. Then the TestCaseChoosen is picked	**
**	from TestCases. TestCases represent different possible ways in	**
**	which an address trace could procede. PredictedNoRead, HitsInTest,	**
**	and PredictedNoWriteHitsInTest, tells TestSACS how many hits it can	**
**	expect because, it used a specific test.	**
**		**
**	Example:	**
**	main()	**
**		**
**	t	**
**	unsigned long int NoLoadHits;	**
**	unsigned long int NoLoadRequests;	**
**		**
**	TestSACS(NumberOfRequests, NumberOfHits);	**
**		**
**	printf("\n\nNumber of read hits=%ul", NoReadHits);	**
**	printf("\n\nNumber of read requests=%ul", NoReadRequests);	**
**	printf("\n\nNumber of write hits=%ul",NoWriteHits); printf("\n\.Number of write requests=%ul",NoWriteRequests);	**
**	princi ((n(invalue)) of write requests=sur , nowriteRequests);	**
**	}	**
**	1	**
**	Table of Contents	**
**		**
**	Cover Page Page 12- 1	**
**	List of definitions Page 12- 2	**
**	List of TestSACS.c Function Declarations Page 12- 3	**
**	TestCases Page 12-4	**
**	PredictedNoReadHits Page 12- 5 PredictedNoWriteHits Page 12- 5	**
**	ChangeArguments() Page 12- 5	**
**	TestSACS() Page 12- 8	**
**	CreateInstructionSets() Page 12- 9	**
**	Creating One Instruction at a Time Page 12-10	**
**	ShufflingInstructionSets() Page 12-12	**
**	CanBeSwitched() Page 12-14	**
**	WriteInstructionSet() Page 12-15	**
**		**
***	***************************************	**/

#include<time.h>

#include "Global.h"

** Page 12- 2 ** ** TestSACS.c ** ** ** ** Description: ** ** ** ** ** List of definitions. ** ** #define MaxNoOfTestCases 3 /* Can be changed without other changes. */ #define NoTestCaseChoices 64 /* // Need to change TestCases, and */
#define NoLoadStoresInTestCases 7 /* \\ PredictedNoHitsInTest */ #define lrand() ((unsigned long) ((rand()*0x1000l+rand())*0x1000l+rand()))

/**************************************	*******
**	Page 12-3 **
** TestSACS.c	- **
**	**
** List of TestSACS.c Function Declarations	**
**	* **
** Description:	**
**	**
** This is a list of functions declarations within the	e file scope **
** of "TestSACS.c".	**
**	**
***************************************	******
<pre>void ChangeArguments();</pre>	/* Page 12- 6 */
void TestSACS();	/* Page 12- 8 */
<pre>void CreateInstructionSets();</pre>	/* Page 12- 9 */
<pre>void ShufflingInstructionSets();</pre>	/* Page 12-12 */
YesNoType CanBeSwitched();	/* Page 12-14 */
<pre>void WriteInstructionSet();</pre>	/* Page 12-15 */

/**	***************************************	***
**	Page 12- 4	**
**	TestSACS.c	**
**		**
**	TestCases	**
**		**
**	Description:	**
**	-	**
**	Loading Test Cases, the each number is an indexe for an array of	**
**	BlockAddressChoices.	**
**		**
***	***********	**/

int TestCases[NoTestCaseChoices][NoLoadStoresInTestCases]=
 {

/**************************************	******	*****	***
**	Page	12- 5	**
** TestSACS.c	_		**
**			**
<pre>** PredictedNoReadHits, and PredictedNoWriteHits</pre>			**
**			**
** Description:			**
**			**
** No Hits Predicted for each test case.			**
**			**
***************************************	******	*****	**/

يدركهييككن وموائبتها كفسابكم عتسانيان بالألف يلاذعنا البارات أطفانات

int PredictedNoReadHitsInTest[NoTestCaseChoices]=

ł 6, 5, 5, 4, 5, 4, 4, 3, 5, 4, 4, 3, 4, 3, 3, 2, 5, 4, 4, 3, 4, 3, 3, 2, 4, 3, 3, 2, 3, 2, 2, 1, 5, 4, 4, 3, 4, 3, 3, 2, 4, 3, 3, 2, 3, 2, 2, 1, 4, 3, 3, 2, 3, 2, 2, 1, 3, 2, 2, 1, 2, 1, 1, 0

};

int PredictedNoWriteHitsInTest[NoTestCaseChoices]=

};

/** ** Page 12- 6 ** ** TestSACS.c ** ** ** ** ChangeArguments ** ** ** ****** Description: ** ** ** ** ChangeArguments, change the global variables in SACS that the ** ** ** user can change. ** ** void ChangeArguments() £ SizeType WordSizeLimit **= 8;** = 4; WordsPerSubBlock SizeType NumberOfSubBlocksLimit = 4; SizeType SizeType NumberOfBlocksLimit = 32; AssociativityType AssociativityLimit = 8; = 8; BufferSizeType BufferSizeLimit TimeType TimeLimit = 8; WordSize = (rand()%(WordSizeLimit-1))+1; SubBlockSize = WordSize*((rand()%WordsPerSubBlock)+1); = SubBlockSize BlockSize *((rand()%NumberOfSubBlocksLimit)+1); = (rand() %AssociativityLimit) +2; Associativity CacheSize = BlockSize*Associativitv* ((rand()%NumberOfBlocksLimit)+1); ReadCacheAccessTime = rand()%TimeLimit; ReadCacheHitTime = rand()%TimeLimit; ReadCacheMissTime = rand()%TimeLimit; WriteCacheAccessTime = rand() %TimeLimit; WriteCacheHitTime = rand()%TimeLimit; WriteCacheMissTime = rand()%TimeLimit; MemoryAccessTime = rand()%TimeLimit; MemoryTransferTime = rand()%TimeLimit; BufferCacheAccessTime = rand()%TimeLimit; ReadBufferSize = (rand()%BufferSizeLimit)+1; WriteBufferSize = (rand()%BufferSizeLimit)+1; BlockReplacementPolicy = rand()%NumberOfReplacementPoliciesAvailable; WritePolicy = rand()%NumberOfWritePoliciesAvailable; WriteMissPolicy = rand()%NumberOfWriteMissPoliciesAvailable; = rand()%Unknown; ReadForward **CPUWaitsForCacheWrites** = rand()%Unknown; SearchBlockBuffer = rand()%Unknown; UpdateReadBuffer = rand()%Unknown; RemoveReadDuplicates = rand()%Unknown; RemoveWriteDuplicates = rand()%Unknown; = (rand()%(NoPriority-1))+1; ReadPriority = (rand()%(NoPriority-1))+1; WritePriority ReadForWriteAllocatePriority = (rand()%(NoPriority-1))+1; WriteDirtyBlockPriority = (rand()%(NoPriority-1))+1;

/***	*************************	***
**	Page 12- 7	**
**	TestSACS.c	**
**		**
**	ChangeArguments	**
**	continued	**
**		**
**	Description:	**
**		**
**	Ensuring that the new arguments are valid combinations.	**
**		**
***	***************************************	**/

if (SearchBlockBuffer==No) RemoveReadDuplicates=No; if (UpdateReadBuffer ==Yes) WordSize=SubBlockSize;

```
**
                                                       Page 12- 8 **
**
                                                                  **
                            TestSACS.c
**
                                                                  **
**
                                                                  **
                             TestSACS
**
                                                                  **
**
                                                                  **
   Description:
**
                                                                  **
**
                                                                  **
       TestSACS will create a test set, shuffle the instructions, and
**
   write them out to "SACS.Dat".
                                                                  **
                                                                  **
**
void TestSACS(NumberOfRequests, NumberOfHits)
  ScoreType *NumberOfRequests;
  ScoreType *NumberOfHits;
  {
  char
            Request
                              [MaxNoOfTestCases*NoTestCaseChoices+1];
  AddressType DataAddress
                              [MaxNoOfTestCases*NoTestCaseChoices+1];
                              [MaxNoOfTestCases*NoTestCaseChoices+1];
  SizeType
            Size
  TimeType
             TimeUntilNextRequest[MaxNoOfTestCases*NoTestCaseChoices+1];
             Imax=0;
  int
  DisplayTestingHeader();
  CreateInstructionSets (Request, DataAddress, Size, TimeUntilNextRequest,
                      &Imax,
                     NumberOfRequests, NumberOfHits);
  ShufflingInstructionSets (Request, DataAddress, Size, TimeUntilNextRequest,
                        Imax);
  rewind(DataFile);
  WriteInstructionSet(Request, DataAddress, Size, TimeUntilNextRequest,
                    Imax);
  rewind(DataFile);
  EndOfDataFile=No;
```

** Page 12- 9 ** ** TestSACS.c ** ** ** ** ** CreateInstructionSets * * ** ** Description: ** ** ** ** The instructions are created from a set of test cases. The ** ** the number of predicted hits for each case is stored in ** * * **PredictedNoHitsInTest.** CreateInstructionsSets randomly chooses the ** ** NoOfTestCases to be used, and randomly selects the individual ** ** TestCases. The BlockAddressChoices for each test case is also chosen ** ** randomly. The DataAddress, and Size of each instuction is chosen ** ** randomly such that they are within the block chosen. The NoLoadHits ** ** ** is predicted by summing up all of the PredictedNoHitsInTest. ** ** void CreateInstructionSets(Request, DataAddress, Size. TimeUntilNextRequest, Imax. NumberOfRequests, NumberOfHits) char *Request; AddressType *DataAddress; SizeType *Size; TimeType *TimeUntilNextRequest; int *Imax; ScoreType *NumberOfRequests; *NumberOfHits; ScoreType { MaxTimeUntilNextRequest = 101; TimeType AddressType BlockAddressChoices[NumberOfRequestsAvailable]; SizeType SetChosen; int TestCaseIndex; int LoadIndex: int NoOfTestCases; int TestCaseChosen; int i, j, k; time t t; /* srand((unsigned) time(&t)); */ /* Uncomment to randomize each test run */ /* otherwise every test run will be */ /* identical. Leaving the seed */ /* commented out allows any errors */ /* found by -test to be revisited. */ NumberOfRequests[Read]=0; NumberOfRequests[Write]=0; NumberOfHits [Read]=0; NumberOfHits [Write]=0;

```
*********
**
                                                           Page 12-10 **
**
                              TestSACS.c
                                                                      **
**
                                                                      **
**
                                                                      **
                         CreatedInstrutionSets
**
                                                                      **
                               Continued
**
                                                                      * *
** Description:
                                                                      **
**
                                                                      **
**
        Creating one instruction at a time.
                                                                      **
**
                                                                      **
  *Imax=0;
  NoOfTestCases=rand()%MaxNoOfTestCases+1;
  for (TestCaseIndex=0; TestCaseIndex<NoOfTestCases; TestCaseIndex++)</pre>
     TestCaseChosen=rand()%NoTestCaseChoices;
     SetChosen=rand()%NumberOfSets;
     BlockAddressChoices[Read] =
                   ( ( (lrand()/(NoOfTestCases*NumberOfSets*BlockSize))
                      *NoOfTestCases+TestCaseIndex)
                   *NumberOfSets + SetChosen) * BlockSize;
     BlockAddressChoices[Write]=BlockAddressChoices[Read];
     if (rand()%2)
        BlockAddressChoices[Write]=
                   ( ( (lrand() / (NoOfTestCases*NumberOfSets*BlockSize))
                       *NoOfTestCases+TestCaseIndex)
                      *NumberOfSets + SetChosen) * BlockSize;
     if (BlockAddress(BlockAddressChoices[Read])!=BlockAddressChoices[Read])
        printf("Read is not a BlockAddress");
     if (BlockAddress(BlockAddressChoices[Write])!=BlockAddressChoices[Write])
        printf("Write is not a BlockAddress");
     if (Set(BlockAddressChoices[Read])!=SetChosen)
        printf("Read is not a good Set");
     if (Set(BlockAddressChoices[Write])!=SetChosen)
        printf("Write is not a good Set");
     if (BlockAddressChoices[Read]==BlockAddressChoices[Write])
        printf("%4dE",TestCaseChosen);
     else
        printf("%4dN",TestCaseChosen);
     if (TestCaseIndex%15==14) printf("\n");
```

```
/*******
               ************
**
                                                             Page 12-11
                                                                        **
**
                               TestSACS.c
                                                                         **
**
                                                                         **
**
                          CreatedInstrutionSets
                                                                         **
**
                                Continued
                                                                         **
**
                                                                         **
      if (BlockAddressChoices[Read]==BlockAddressChoices[Write])
        NumberOfHits[Read] +=PredictedNoReadHitsInTest[TestCaseChosen];
        NumberOfHits[Write]+=PredictedNoWriteHitsInTest[TestCaseChosen];
        LoadIndex=0;
        while (TestCases[TestCaseChosen][LoadIndex]==Write &&
               WriteMissPolicy!=WriteAllocate
                                                         22
               LoadIndex<NoLoadStoresInTestCases)
           NumberOfHits[Write]--;
           LoadIndex++;
        if (TestCases[TestCaseChosen][0]==Read && TestCaseChosen!=0)
           NumberOfHits[Write]++;
        if (TestCases[TestCaseChosen][0]==Write &&
            WriteMissPolicy==WriteAllocate)
           NumberOfHits[Read]++;
        }
     else
        ł
        NumberOfHits[Read] +=PredictedNoReadHitsInTest[TestCaseChosen];
        if (WriteMissPolicy==WriteAllocate)
           NumberOfHits[Write]+=PredictedNoWriteHitsInTest[TestCaseChosen];
        }
     for (LoadIndex=0; LoadIndex<NoLoadStoresInTestCases; LoadIndex++)</pre>
        if (TestCases[TestCaseChosen][LoadIndex]==Read)
           Request[*Imax]='r';
           NumberOfRequests [Read] ++;
           1
        else
           Request[*Imax]='w';
           NumberOfRequests[Write]++;
           }
        DataAddress[*Imax] =
           BlockAddressChoices[TestCases[TestCaseChosen][LoadIndex]];
        Size[*Imax]=lrand()%BlockSize+1;
        if (Size[*Imax]<BlockSize)</pre>
           DataAddress[*Imax] += lrand()%(BlockSize-Size[*Imax])+1;
        TimeUntilNextRequest[*Imax]=lrand()%MaxTimeUntilNextRequest;
         (*Imax)++;
         }
       }
    }
```

/**	***************************************	***
**	Page 12-12	**
**	TestSACS.c	**
**		**
**	ShufflingInstructionSets	**
**		**
**	Description:	**
**	-	**
**	Shuffling Instruction Sets.	**
**		**
***	***************************************	**/

void ShufflingInstructionSets(Request, DataAddress,

Size, TimeUntilNextRequest, Imax)

```
char
            *Request;
AddressType *DataAddress;
SizeType
            *Size;
            *TimeUntilNextRequest;
TimeType
int
             Imax;
ł
int
             Jump;
char
             RequestTemp;
AddressType AddressTemp;
SizeType
             SizeTemp;
TimeType
             TimeTemp;
int i, j, k;
```

```
******
/***************************
**
                                                              Page 12-13
                                                                         **
* *
                                TestSACS.c
                                                                          **
F #
                                                                          **
**
                          ShufflingInstructionSets
                                                                          ++
**
                                continued
                                                                          **
**
                      *********
  for (i=1; i<Imax; i++)</pre>
     ł
     Jump=Yes;
     for (j=i; j>0 && Jump==Yes; j--)
        ł
        if (BlockAddress(DataAddress[j])==BlockAddress(DataAddress[j-1]))
           Jump=No;
        if ((rand()%(Associativity*NoLoadStoresInTestCases))==0)
           Jump=No; /* Gives Uniform distrabution. */
        if (Jump==Yes)
           Jump=CanBeSwitched(DataAddress, j, Imax);
        if (Jump==Yes)
           i
           RequestTemp=Request[j-1];
           Request[j-1]=Request[j];
           Request[j]=RequestTemp;
           AddressTemp=DataAddress[j-1];
           DataAddress[j-1]=DataAddress[j];
           DataAddress[j]=AddressTemp;
           SizeTemp=Size[j-1];
           Size[j-1]=Size[j];
           Size[j]=SizeTemp;
           TimeTemp=TimeUntilNextRequest[j-1];
           TimeUntilNextRequest[j-1]=TimeUntilNextRequest[j];
           TimeUntilNextRequest[j]=TimeTemp;
           }
        }
```

}

```
Page 12-14 **
**
                                                                       **
**
                             CanBeSwitched
                                                                       **
**
                                                                       **
**
   DESCRIPTION:
                                                                       **
**
                                                                       **
**
        Can InstructionAddress[i] be switched with Instruction[i-1].
                                                                       **
**
   If so return Yes, else return No.
                                                                       **
* *
   *****
YesNoType CanBeSwitched (DataAddress, Io, Imax)
  unsigned long int *DataAddress;
  int
                   IO;
                   Imax;
  int
   Ł
  int
                   i,j;
  YesNoType
                   Jump=Yes;
                   NoJumped;
  YesNoType
  YesNoType
                   JumpedBefore;
  unsigned long int AddressJumped[100];
  Jump=Yes;
  NoJumped=1;
  AddressJumped[0]=BlockAddress(DataAddress[I0]);
   i=Io-2;
  while (i>=0 && NoJumped<Associativity &&
         BlockAddress (DataAddress [i]) !=BlockAddress (DataAddress [Io-1]))
      Ł
     JumpedBefore=No;
     for (j=0; j<NoJumped; j++)</pre>
        if (AddressJumped[j]==BlockAddress(DataAddress[i])) JumpedBefore=Yes;
     if (JumpedBefore==No && NoJumped<Associativity)
        AddressJumped[NoJumped++]=BlockAddress(DataAddress[i]);
     1--;
   if (NoJumped>=Associativity) Jump=No;
   NoJumped=1;
   AddressJumped[0]=BlockAddress(DataAddress[Io-1]);
   i=Io+1;
   while (i<Imax && NoJumped<Associativity &&
         BlockAddress(DataAddress[i])!=BlockAddress(DataAddress[I0]))
      {
      JumpedBefore=No;
      for (j=0; j<NoJumped; j++)</pre>
        if (AddressJumped[j]==BlockAddress(DataAddress[i])) JumpedBefore=Yes;
      if (JumpedBefore==No && NoJumped<Associativity)
        AddressJumped[NoJumped++]=BlockAddress(DataAddress[i]);
      i++;
   if (NoJumped>=Associativity) Jump=No;
   return(Jump);
   }
```

```
. . . . . . . . . . . . . .
**
                                                            Page 12-15 **
**
                               TestSACS.c
                                                                       **
                                                                       **
**
                                                                       **
**
                           WriteInstructionSet
                                                                       **
* *
                                                                       **
**
   Description:
**
                                                                       **
**
        Write SACS.Dat one line at a time.
                                                                       **
**
                                                                       **
void WriteInstructionSet(Request,
                       DataAddress,
                       Size,
                       TimeUntilNextRequest,
                       Imax)
   char
              *Request;
   AddressType *DataAddress;
              *Size;
   SizeType
              *TimeUntilNextRequest;
   TimeType
   int
              Imax;
   Ł
   int i;
   for (i=0; i<Imax; i++)</pre>
      1
     fprintf(DataFile,"%c "
                            ,Request[i]);
     fprintf(DataFile,"%081X ",DataAddress[i]);
     fprintf(DataFile,"%2u ", Size[i]);
fprintf(DataFile,"%1u", TimeUntilNextRequest[i]);
      fprintf(DataFile,"\n");
      }
   fprintf(DataFile,"End Of Trace\n\n");
   fprintf(DataFile,"If any instructions follow\n");
   fprintf(DataFile, "they were not used for the\n");
   fprintf(DataFile, "last run.
                                            \n");
   fprintf(DataFile, "\n");
   }
```

/** Page 13- 0 ** ** ** Checking.c ** ** ** ** Part Of SACS 1.0 ** ** (StillAnother Cache Simulator) ** ** ** ** ** Program Modified: 3/17/94 ** ** File Modified: 3/17/94 ** ** ** ** Author: William G. Smith * * ** Address: Electrical Engineering Department * * ** Naval Postgraduate School ** ** Monterey, CA 93940 ** ** ** ** Copyright 1994, William G. Smith ** * * ** ** Permission to use, copy, modify, and distribute this software and ** ** its documentation for any purpose and without fee is hereby granted ** ** provided that the above copyright notice appears in all copies. No ** ** modified version of this program should be redistributed without the ** ** authors consent. William G. Smith makes no warranty or representation, promise of guarantee, either expressed or implied, ** ** with respect to this software's ability to produce valid results. ** ** ** ** This program is provided "as is" any financial, personal or property damage caused by the use of this program is the responsibility of the ** ** ** ** user. ** **

	Baaa 10 1	**
**	Page 13-1	**
••	Checking.c	**
**	Description	**
**	Description:	**
**	Charking a containe all of the functions that valate to enner	÷.
* *	Checking.c contains all of the functions that relate to error checking. Note that an error could be raised anywhere. The error	*
**	mesage will contain the procedure name in square brackets. This	**
* *	section contains the functions spicifically designed to check variable	**
* *	to see if they are consitant with each other, and if they are within	**
**	set boundarys.	**
**	set boundarys.	**
**	Table of Contents	*1
* *	Table of concents	**
* *	Cover Page Page 13- 1	* 1
* *	List of Cache.c Function Declarations Page 13- 2	**
**	Checking() Page 13- 3	*
* *	Checking()	* 1
* *	PrintConstError() Page 13-11	* 1
**	CheckingForValuesOutOfBounds() Page 13-12	* 1
**	PrintTimeBoundaryError(); Page 13-15	* 1
**	PrintScoreBoundaryError(); Page 13-16	* 1
* *	PrintSizeBoundaryError(); Page 13-17	**
**	PrintEnumBoundaryError(); Page 13-18	**
**	CheckingForInconsistencies() Page 13-19	* 1
* *	PrintTotalTimeError() Page 13-21	*
**	PrintTotalScoreError() Page 13-22	*
* *	CheckingPredictions() Page 13-23	*1
**	PrintScorePredictionError() Page 13-24	**
**	PrintTimePredictionError() Page 13-25	*
**		*
 .	*****************	

1

#include "Global.h"

** Page 13- 2 ** ** Checking.c ** ** ** ** List of Checking.c Function Declarations ** ** ** ** ** Description: ** ** ** This is a list of function declarations within the file scope ** ** of "Checking.c". ** ** ** /* Page 13- 3 */ void Checking(); void CheckingConstants(); /* Page 13- 4 */ void CheckingConstants(); void PrintConstError(); void CheckingForValuesOutOfBounds(); void PrintTimeBoundaryError(); void PrintScoreBoundaryError(); void PrintSizeBoundaryError(); void PrintEnumBoundaryError(); void CheckingForInconsistencies(); void PrintTotalTimeError(); /* Page 13-11 */ /* Page 13-12 */ /* Page 13-15 */ /* Page 13-16 */ /* Page 13-17 */ /* Page 13-18 */ /* Page 13-19 */ void PrintTotalTimeError(); void PrintTotalScoreError(); /* Page 13-21 */ /* Page 13-22 */ /* Page 13-23 */ /* Page 13-24 */ void CheckingPredictions(); void PrintScorePredictionError(); void PrintTimePredictionError(); /* Page 13-25 */

** Page 13- 3 ** ** Checking.c ** ** ** ** Checking ** ** * ** ** Description: ** ** ** ** Checking checks the global variables to insure that constants ** ** remain constant, and Values are in bounds, als that there are no ** ** ** inconsistencies. ** * * ***** void Checking()

ৰণ্য বিষয় গ

ł

CheckingConstants(No); CheckingForValuesOutOfBounds(); CheckingForInconsistencies();

ł

***************************************	***
Page 13- 4	**
Checking.c	**
-	**
CheckingConstants	**
•	**
Description:	**
	**
Checking global constants to insure that they do not change,	**
unless they are being Reset.	**
	**
***************************************	**/

void CheckingConstants(Reset)

YesNoType Reset;

ł

	CacheSizeType	CacheSizeCopy;
static	SizeType	BlockSizeCopy;
static	SizeType	SubBlockSizeCopy;
static	AssociativityType	AssociativityCopy;
static	SizeType	WordSizeCopy;
static	TimeType	ReadCacheAccessTimeCopy;
static	TimeType	ReadCacheHitTimeCopy;
static	TimeType	ReadCacheMissTimeCopy;
static	TimeType	WriteCacheAccessTimeCopy;
static	TimeType	WriteCacheHitTimeCopy;
static	TimeType	WriteCacheMissTimeCopy;
	TimeType	MemoryAccessTimeCopy;
	TimeType	MemoryTransferTimeCopy;
static	TimeType	BufferCacheAccessTimeCopy;
	BufferSizeType	ReadBufferSizeCopy;
static	BufferSizeType	WriteBufferSizeCopy;
		BlockReplacementPolicyCopy;
	WritePolicyType	WritePolicyCopy;
	WriteMissPolicyType	WriteMissPolicyCopy;
	YesNoType	ReadForwardCopy;
	YesNoType	CPUWaitsForCacheWritesCopy;
	YesNoType	SearchBlockBufferCopy;
	YesNoType	UpdateReadBufferCopy;
	YesNoType	RemoveReadDuplicatesCopy;
static	YesNoType	RemoveWriteDuplicatesCopy;
	PriorityType	ReadPriorityCopy;
	PriorityType	WritePriorityCopy;
	PriorityType	ReadForWriteAllocatePriorityCopy;
	PriorityType	WriteDirtyBlockPriorityCopy;
static	PriorityType	NoPriorityCopy;
static	YesNoType	CheckCopy;
	11	Var Daard 100 and
	YesNoType	KeyBoardIOCopy;
static	cnar	*DataFileNameCopy;
	Ristogramindermo	CorponilistogramMayIndexConv.
	HistogramIndexType	ScreenHistogramMaxIndexCopy;
static	HistogramIndexType	FileHistogramMaxIndexCopy;

1	************************************		
**		Page 13- 5	**
**	Checking.c		**
**			**
**	CheckingConstants		**
**	continued		**
**			**
	******		++/

static SizeType	NumberOfBlocksCopy;
static SizeType	NumberOfSubBlocksCopy;
static SizeType	NumberOfSetsCopy;
static AddressType	*CacheBlockAddressCopy;
static TimeType	*LastCacheBlockAccessTimeCopy;
static SizeType	*CacheNextBlockCopy;
static YesNoType	<pre>**CacheValidBitCopy;</pre>
static YesNoType	<pre>**CacheDirtyBitCopy;</pre>
static TimeType	<pre>**RequestTimeHistogramCopy;</pre>
static TimeType	<pre>**StallTimeHistogramCopy;</pre>
static TimeType	*TotalRequestTimeCopy;
static TimeType	<pre>*TotalStallTimeCopy;</pre>
static ScoreType	<pre>*NumberOfAccessesCopy;</pre>
static ScoreType	*NumberOfCacheHitsCopy;
static ScoreType	*NumberOfBufferHitsCopy;
static ScoreType	*PredictedNumberOfAccessesCopy;
	*PredictedNumberOfHitsCopy;
static ScoreType	rieuroceunumerornicscopy,
static FILE	*DataFileCopy;

/ * * * * * * * * * * * * * * * * * * *	**************************	****************	***
**		Page 13- 6	**
**	Checking.c	-	**
**	•		**
**	CheckingConstants		**
* *	continued		**
**			**
******	************	******	**/

if (Reset)

£

CacheSizeCopy BlockSizeCopy SubBlockSizeCopy AssociativityCopy WordSizeCopy

ReadCacheAccessTimeCopy ReadCacheHitTimeCopy ReadCacheMissTimeCopy WriteCacheAccessTimeCopy WriteCacheHitTimeCopy WriteCacheMissTimeCopy

MemoryAccessTimeCopy MemoryTransferTimeCopy BufferCacheAccessTimeCopy

ReadBufferSizeCopy WriteBufferSizeCopy

BlockReplacementPolicyCopy WritePolicyCopy WriteMissPolicyCopy ReadForwardCopy **CPUWaits**ForCacheWritesCopy SearchBlockBufferCopy UpdateReadBufferCopy RemoveReadDuplicatesCopy RemoveWriteDuplicatesCopy

ReadPriorityCopy WritePriorityCopy ReadForWriteAllocatePriorityCopy = ReadForWriteAllocatePriority; WriteDirtyBlockPriorityCopy NoPriorityCopy

CheckCopy

KeyBoardIOCopy DataFileNameCopy

ScreenHistogramMaxIndexCopy FileHistogramMaxIndexCopy

- = CacheSize;
- = BlockSize;
- = SubBlockSize;
 - = Associativity;
- = WordSize;
- = ReadCacheAccessTime;
- = ReadCacheHitTime;
- = ReadCacheMissTime;
- = WriteCacheAccessTime;
- = WriteCacheHitTime;
- = WriteCacheMissTime;
- = MemoryAccessTime;
- = MemoryTransferTime;
- = BufferCacheAccessTime;
- = ReadBufferSize;
- writeBufferSize;
- = BlockReplacementPolicy;
- = WritePolicy;
- = WriteMissPolicy;
- = ReadForward;
- = CPUWaitsForCacheWrites;
- = SearchBlockBuffer;
- = UpdateReadBuffer;
- = RemoveReadDuplicates;
- = RemoveWriteDuplicates;
- = ReadPriority;
- = WritePriority;
- = WriteDirtyBlockPriority;
- = NoPriority;
- = Check;
- = KeyBoardIO;
- = DataFileName;
- = ScreenHistogramMaxIndex;
- = FileHistogramMaxIndex;

/***	*********	*****	*******	***
**			Page 13- 7	**
**	C	hecking.c		**
**				**
**	CheckingConstants			**
**	continued			**
**		*****	*********	
				,
	NumberOfBlocksCopy	= NumberOfBlocks;		
	NumberOfSubBlocksCopy	= NumberOfSubBlocks;		
	NumberOfSetsCopy	= NumberOfSets;		
	CacheBlockAddressCopy	= CacheBlockAddress;		
	LastCacheBlockAccessTimeCopy	= LastCacheBlockAccessTime	;	
	CacheNextBlockCopy	<pre>= CacheNextBlock;</pre>		
	CacheValidBitCopy	<pre>= CacheValidBit; = CacheDirtyBit;</pre>		
	CacheDirtyBitCopy	= CachebirtyBit;		
	RequestTimeHistogramCopy	= RequestTimeHistogram;		
	StallTimeHistogramCopy	= StallTimeHistogram;		
	TotalRequestTimeCopy	<pre>= TotalRequestTime;</pre>		
	TotalStallTimeCopy	<pre>= TotalStallTime;</pre>		
	NumberOfAccessesCopy	= NumberOfAccesses;		
	NumberOfCacheHitsCopy	= NumberOfCacheHits;		
	NumberOfBufferHitsCopy	= NumberOfBufferHits;		
	PredictedNumberOfAccessesCopy		s;	
	PredictedNumberOfHitsCopy	<pre>= PredictedNumberOfHits;</pre>		
	DataFileCopy	= DataFile;		
	pacar record			

/********	***********	* * *	****	***	**
**	Pa	ge 🛛	13-	8	**
**	Checking.c	-			**
**	-				**
**	CheckingConstants				**
**	continued				**
**					**
********	*****	***	****	***	*/

if (!(Reset))

ł

if(CacheSizeCopy	!=	CacheSize)
	<pre>PrintConstError("CacheSize");</pre>		
if(BlockSizeCopy	!=	BlockSize)
•	<pre>PrintConstError("BlockSize");</pre>		
if(SubBlockSizeCopy	!=	SubBlockSize)
(<pre>PrintConstError("SubBlockSize");</pre>	•	·····
if?	AssociativityCopy	1=	Associativity)
(PrintConstError("Associativity")		
if(WordSizeCopy		WordSize)
T T (<pre>"OldSizecopy PrintConstError("WordSize");</pre>	•	norabize,
if(ReadCacheAccessTimeCopy	1=	ReadCacheAccessTime)
TT (PrintConstError ("ReadCacheAccess	 Trim	
if/	ReadCacheHitTimeCopy		ReadCacheHitTime)
T T (PrintConstError("ReadCacheHitTim		
: = /	ReadCacheMissTimeCopy != Rea		
ττ (PrintConstError("ReadCacheMissTin	uca mo#) •
			WriteCacheAccessTime)
τι (WriteCacheAccessTimeCopy PrintConstError("WriteCacheAcces		
: = /			WriteCacheHitTime)
TT (WriteCacheHitTimeCopy PrintConstError("WriteCacheHitTi		
11(WriteCacheMissTimeCopy		WriteCacheMissTime)
	PrintConstError("WriteCacheMissT		
if(MemoryAccessTimeCopy		MemoryAccessTime)
	PrintConstError("MemoryAccessTim		
if(MemoryTransferTimeCopy	(==	MemoryTransferTime)
	PrintConstError("MemoryTransferT		
if(BufferCacheAccessTimeCopy	1 22	BufferCacheAccessTime)
	PrintConstError("BufferCacheAcce		
if(ReadBufferSizeCopy		ReadBufferSize)
	PrintConstError("ReadBufferSize"		
if(WriteBufferSizeCopy		WriteBufferSize)
	PrintConstError("WriteBufferSize		
if(BlockReplacementPolicyCopy	!=	BlockReplacementPolicy)
	PrintConstError("BlockReplacemen		
if(WritePolicyCopy	1 38	WritePolicy)
	<pre>PrintConstError("WritePolicy");</pre>		
if(WriteMissPolicyCopy		WriteMissPolicy)
	PrintConstError("WriteMissPolicy		
if(ReadForwardCopy	!=	ReadForward)
	<pre>PrintConstError("ReadForward");</pre>		
if(CPUWaitsForCacheWritesCopy		CPUWaitsForCacheWrites)
	PrintConstError("CPUWaitsForCach		
if(SearchBlockBufferCopy		<pre>SearchBlockBuffer)</pre>
	PrintConstError("SearchBlockBuff		
if(UpdateReadBufferCopy		UpdateReadBuffer)
	PrintConstError("UpdateReadBuffe	r")	;

** Page 13- 9 ** * * Checking.c ** ** ** ** CheckingConstants ** ** ** continued ** ** if(RemoveReadDuplicatesCopy != RemoveReadDuplicates) PrintConstError("RemoveReadDuplicates"); if(RemoveWriteDuplicatesCopy != RemoveWriteDuplicates) PrintConstError("RemoveWriteDuplicates"); if(ReadPriorityCopy != ReadPriority) PrintConstError("ReadPriority"); != WritePriority) if(WritePriorityCopy PrintConstError("WritePriority"); if(ReadForWriteAllocatePriorityCopy != ReadForWriteAllocatePriority) PrintConstError("ReadForWriteAllocatePriority"); if(WriteDirtyBlockPriorityCopy != WriteDirtyBlockPriority) PrintConstError("WriteDirtyBlockPriority"); if(NoPriorityCopy != NoPriority) PrintConstError("NoPriority"); if(CheckCopy != Check) PrintConstError("Check"); if(KeyBoardIOCopy != KeyBoardIO) PrintConstError("KeyBoardIO"); if (DataFileNameCopy != DataFileName) PrintConstError("DataFileName"); if(ScreenHistogramMaxIndexCopy != ScreenHistogramMaxIndex) PrintConstError("ScreenHistogramMaxIndex"); if(FileHistogramMaxIndexCopy != FileHistogramMaxIndex) PrintConstError("FileHistogramMaxIndex");

/** ***************************** * * Page 13-10 * * Checking.c * * ** * * ** CheckingConstants ** * * ** continued * * != NumberOfBlocks) if (NumberOfBlocksCopy PrintConstError("NumberOfBlocks"); != NumberOfSubBlocks) if (NumberOfSubBlocksCopy PrintConstError("NumberOfSubBlocks"); != NumberOfSets) if (NumberOfSetsCopy PrintConstError("NumberOfSets"); != CacheBlockAddress) if(CacheBlockAddressCopy PrintConstError("CacheBlockAddress"); if(LastCacheBlockAccessTimeCopy != LastCacheBlockAccessTime) PrintConstError("LastCacheBlockAccessTime"); != CacheNextBlock) if(CacheNextBlockCopy PrintConstError("CacheNextBlock"); != CacheValidBit) if(CacheValidBitCopy PrintConstError("CacheValidBit"); if(CacheDirtyBitCopy != CacheDirtyBit) PrintConstError("CacheDirtyBit"); != RequestTimeHistogram) if (RequestTimeHistogramCopy PrintConstError("RequestTimeHistogram"); != StallTimeHistogram) if (StallTimeHistogramCopy PrintConstError("StallTimeHistogram"); if (TotalRequestTimeCopy != TotalRequestTime) PrintConstError("TotalRequestTime"); if(TotalStallTimeCopy != TotalStallTime) PrintConstError("TotalStallTime"); != NumberOfAccesses) if (NumberOfAccessesCopy PrintConstError("NumberOfAccesses"); != NumberOfCacheHits) if (NumberOfCacheHitsCopy PrintConstError("NumberOfCacheHits"); if (NumberOfBufferHitsCopy != NumberOfBufferHits) PrintConstError("NumberOfBufferHitsCopy"); if (PredictedNumberOfAccessesCopy != PredictedNumberOfAccesses) PrintConstError("PredictedNumberOfAccesses"); if (PredictedNumberOfHitsCopy != PredictedNumberOfHits) PrintConstError("PredictedNumberOfHits"); if(DataFileCopy != DataFile) PrintConstError("Datafile"); ł

```
Page 13-11 **
Checking.c **
PrintConstError **
```

roid PrintConstError(VariableName)

char *VariableName;

{

```
printf("\n\nError in [CheckingConstants]");
printf(" \n%s did not remain constant.\n", VariableName);
exit(0);
```

************************* /** ********** ** Page 13-12 ** * * ** Checking.c ** ** ** CheckingForValuesOutOfBounds ** ** ** ** ** Description: ** ** ** CheckingForValuesOutOfBounds checks all bounded global variables ** ** to see if they fall within their prescribed boundaries. ** ** ** void CheckingForValuesOutOfBounds() TimeType MaxTime =1000000001; ScoreType MaxScore=1000000001; BlockIndex; SubBlockIndex; SizeType SizeType SizeType SetIndex; RequestType RequestIndex; CacheWaitingForType StallIndex; if (Time<0 || Time>MaxTime) PrintTimeBoundaryError("Time", Time, 01, MaxTime); if (CacheWaitingFor<Nothing</pre> [] CacheWaitingFor>NumberOfCacheWaitingForsAvailable) PrintEnumBoundaryError("CacheWaitingFor", CacheWaitingFor, Nothing, NumberOfCacheWaitingForsAvailable); if (MemoryWaitingFor<NothingTwo</pre> || MemoryWaitingFor>NumberOfMemoryWaitingForsAvailable) PrintEnumBoundaryError("MemoryWaitingFor", MemoryWaitingFor, NothingTwo, NumberOfMemoryWaitingForsAvailable); if (BlockWaitingFor<NothingThree || BlockWaitingFor>NumberOfBlockWaitingForsAvailable) PrintEnumBoundaryError("BlockWaitingFor", BlockWaitingFor, NothingThree, NumberOfBlockWaitingForsAvailable); if (CacheHit<No || CacheHit>Unknown) PrintEnumBoundaryError("CacheHit", CacheHit, No, Unknown); if (CacheBusy<No || CacheBusy>Yes) PrintEnumBoundaryError("CacheBusy", CacheBusy, No, Yes); if (Request<None || Request>NumberOfRequestsAvailable) PrintEnumBoundaryError("Request", Request, None,NumberOfRequestsAvailable); if (LastRequest<None</pre> || LastRequest>NumberOfRequestsAvailable) PrintEnumBoundaryError("LastRequest", Request, None, NumberOfRequestsAvailable);

```
/++
                      **
                                                               Page 13-13 **
**
                                                                           **
                                  Checking.c
                                                                           **
                         CheckingForValuesOutOfBounds
                                                                           **
**
                                                                           **
**
                                  continued
                                                                           **
               if ( RequestSize<0
     [] RequestSize>BlockSize)
     PrintSizeBoundaryError("RequestSize", RequestSize, 0, BlockSize);
  if ( RequestBlockNumber<0
     || RequestBlockNumber>=NumberOfBlocks)
     Ł
     PrintSizeBoundarvError("RequestBlockNumber", RequestBlockNumber,
                             0, NumberOfBlocks);
     }
  if ( TimeOfNextRequest<0
      || TimeOfNextRequest>MaxTime)
     PrintT meBoundaryError ("TimeOfNextRequest", TimeOfNextRequest,
                            01, MaxTime);
  for (SetIndex=0; SetIndex<NumberOfSets; SetIndex++)</pre>
     if ( CacheNextBlock[SetIndex]<0</pre>
        || CacheNextBlock[SetIndex]>=NumberOfBlocks)
        PrintSizeBoundaryError("CacheNextBlock", CacheNextBlock[SetIndex],
                               0, NumberOfBlocks);
   for (BlockIndex=0; BlockIndex<NumberOfBlocks; BlockIndex++)</pre>
     for (SubBlockIndex=0; SubBlockIndex<NumberOfSubBlocks; SubBlockIndex++)</pre>
        if ( CacheValidBit[BlockIndex][SubBlockIndex]<0</pre>
            || CacheValidBit[BlockIndex][SubBlockIndex]>1)
           PrintEnumBoundaryError("CacheValidBit",
                                  CacheValidBit [BlockIndex] [SubBlockIndex],
                                  0, 1);
        if ( CacheDirtyBit[BlockIndex][SubBlockIndex]<0</pre>
            || CacheDirtyBit[BlockIndex][SubBlockIndex]>1)
           PrintEnumBoundaryError("CacheDirtyBit",
                                  CacheDirtyBit[BlockIndex][SubBlockIndex],
                                  0,1);
        }
      }
   for (RequestIndex=0; RequestIndex<NumberOfRequestsAvailable; RequestIndex++)</pre>
      if ( TotalRequestTime[RequestIndex]<0</pre>
         || TotalRequestTime[RequestIndex]>Time)
        PrintTimeBoundaryError("TotalRequestTime",
                                TotalRequestTime[RequestIndex],
                               01, Time);
```

```
**
                                                     Page 13-14 **
**
                             Checking.c
                                                                **
**
                                                                **
++
                     CheckingForValuesOutOfBounds
                                                                **
**
                             continued
                                                                **
**
                                                                **
      for (StallIndex=0;
      StallIndex<NumberOfCacheWaitingForsAvailable;</pre>
      StallIndex++)
     if ( TotalStallTime[StallIndex]<0</pre>
       // TotalStallTime[StallIndex]>Time)
       PrintTimeBoundaryError("TotalStallTime",
                          TotalStallTime[StallIndex],
                          01, Time);
  if ( TotalNumberOfAccesses<0
     || TotalNumberOfAccesses>MaxScore)
    PrintScoreBoundaryError("TotalNumberOfAccesses", TotalNumberOfAccesses,
                         01, MaxScore);
  if ( TOA<0
     || TOA>MaxTime)
     PrintTimeBoundaryError("TOA", TOA, 01, MaxTime);
  if ( TOD<0
     // TOD>MaxTime)
     PrintTimeBoundaryError("TOD", TOD, 01, MaxTime);
  }
```

************ ** Page 13-15 ** ** Checking.c ** ** ** ++ PrintTimeBoundaryError ** ** void PrintTimeBoundaryError(VariableName, Value, LowLimit, HighLimit) char *VariableName; TimeType Value; TimeType LowLimit; TimeType HighLimit; £ printf("\n\nError found in [CheckingForValuestOutOfBounds]"); printf(" \n%s is out of prescribed bounds.", VariableName); printf("\n\n The value was"); PrintTime(Value); The low limit was "); printf(" \n PrintTime(LowLimit); printf(" \n The high limit was "); PrintTime(HighLimit); printf("\n\n"); DiscrepancyFound=Yes;

}

*********** /*** ********* ** Page 13-16 ** ** Checking.c ** ** ** ** PrintScoreBoundaryError ** * * ** void PrintScoreBoundaryError (VariableName, Value, LowLimit, HighLimit) *VariableName; char ScoreType Value; ScoreType LowLimit; ScoreType HighLimit; { printf("\n\nError found in [CheckingForValuestOutOfBounds]"); printf(" \n%s is out of prescribed bounds.",VariableName); The value was"); printf("\n\n PrintScoreCentered(Value); printf(" \n The low limit was"); PrintScoreCentered(LowLimit); The high limit was "); printf(" \n PrintScoreCentered(HighLimit); printf("\n\n"); DiscrepancyFound=Yes;

** Page 13-17 ** ** Checking.c ** ** ** ** PrintSizeBoundaryError ** ** ** ***** void PrintSizeBoundaryError(VariableName, Value, LowLimit, HighLimit) char *VariableName; SizeType Value; SizeType LowLimit; SizeType HighLimit; ł printf("\n\nError found in [CheckingForValuestOutOfBounds]"); printf(" \n%s is out of prescribed bounds.", VariableName); printf("\n\n The value was"); PrintSize(Value); printf(" \n The low limit was"); PrintSize(LowLimit); printf(" \n The high limit was"); PrintSize(HighLimit); printf("\n\n"); DiscrepancyFound=Yes;

/** ********* ** Page 13-18 ** ** Checking.c ** ** ** PrintEnumBoundaryError ** ** ** ** ***** void PrintEnumBoundaryError (VariableName, Value, LowLimit, HighLimit) char *VariableName; int Value; int LowLimit; int HighLimit; £ printf("\n\nError found in [CheckingForValuestOutOfBounds]"); printf(" \n%s is out of prescribed bounds.", VariableName); printf("\n\n The value was"); printf("%d",Value); printf(" \n The low limit was"); printf("%d",LowLimit); printf(" \n The high limit was "); printf("%d",HighLimit); printf("\n\n"); DiscrepancyFound=Yes;

30.0

ς.

1997 F. 199

void CheckingForInconsistencies()

£

CacheWaitingForType CacheWaitingForIndex; RequestType RequestIndex; TimeType TotalTime;

ScoreType SumOfAccesses; HistogramIndexType HistogramIndex;

ScoreType PredictedNumberOfWordsReadFromMemory;

TotalTime=0;

```
for (CacheWaitingForIndex=Nothing;
        CacheWaitingForIndex<NumberOfCacheWaitingForsAvailable;
        CacheWaitingForIndex++)
        TotalTime+=TotalStallTime[CacheWaitingForIndex];
```

ŧ

```
if (TotalTime!=Time)
    PrintTotalTimeError(Time, TotalTime, "Stalls");
```

```
/**
* *
                                                            Page 13-20 **
* *
                                Checking.c
                                                                       **
• •
                                                                       **
* *
                        CheckingForInconsistencies()
                                                                       **
                                                                       **
TotalTime=0;
  for (RequestIndex=Nothing;
       RequestIndex<NumberOfRequestsAvailable;
       RequestIndex++)
     TotalTime+=TotalRequestTime[RequestIndex];
  if (TotalTime!=Time)
     PrintTotalTimeError(Time, TotalTime, "Requests");
  for (RequestIndex=Read;
       RequestIndex<NumberOfRequestsAvailable;</pre>
       RequestIndex++)
     {
     SumOfAccesses = 0;
     for (HistogramIndex=0;
          HistogramIndex<FileHistogramMaxIndex;</pre>
          HistogramIndex++)
        SumOfAccesses+=RequestTimeHistogram[RequestIndex][HistogramIndex];
     if (SumOfAccesses!=NumberOfAccesses[RequestIndex])
        PrintTotalScoreError(NumberOfAccesses[RequestIndex],
                            SumOfAccesses,
                            RequestString[RequestIndex]);
     }
  if (CacheWaitingFor==Nothing && ReadBuffer.Empty==Yes &&
      UpdateReadBuffer==No && SearchBlockBuffer==No &&
      RemoveReadDuplicates==Yes && WriteMissPolicy==WriteAround )
     PredictedNumberOfWordsReadFromMemory=
        (NumberOfAccesses [Read]
         -NumberOfCacheHits[Read]
         -NumberOfBufferHits[Read])*BlockSize/WordSize;
     if (PredictedNumberOfWordsReadFromMemory!=
         TotalNumberOfWordsReadFromMemory)
        PrintTotalScoreError (PredictedNumberOfWordsReadFromMemory,
                            TotalNumberOfWordsReadFromMemory,
                            "Read Misses");
     }
  }
```

/** ** Page 13-21 ** ** Checking.c ** ** ** ** PrintTotalTimeError ** ** ** ***** void PrintTotalTimeError(TimeValue, TotalTimeValue, VariableName) TimeType TimeValue; TimeType TotalTimeValue; char *VariableName; ł printf("\n\nError found in [CheckingForInconsistencies] the total sum"); printf(" \nof %s times does not equal the actual time.", VariableName); printf("\n\n Total time was equal to ... "); PrintTime(TimeValue); printf(" \n The sumation of %s", VariableName);
printf(" \n times was"); PrintTime(TotalTimeValue); printf("\n\n"); DiscrepancyFound=Yes;

************ ** Page 13-22 ** ** Checking.c ** ** ** ** PrintTotalScoreError ** ** ** void PrintTotalScoreError(TotalScoreValue, SumScoreValue, VariableName) ScoreType TotalScoreValue; ScoreType SumScoreValue; char *VariableName; ł printf("\n\nError found in [CheckingForInconsistencies] the total for"); printf(" \n%s does not equal the summation.", VariableName); printf("\n\n Total number of %s accesses", VariableName); printf("\n\n Total number of %s accesses", '
printf(" \n was equal to"); PrintScoreCentered(TotalScoreValue); printf(" \n The sumation of %s request histogram", VariableName); PrintScoreCentered(SumScoreValue); printf("\n\n"); DiscrepancyFound=Yes;

```
***********
/***
**
                                                              Page 13-23
                                                                          **
**
                                  Checking.c
                                                                          ++
.
                                                                          **
                             CheckingPredictions
                                                                          **
                                                                          ++
**
                               *****
void CheckingPredictions()
   ł
  if (PredictedNumberOfAccesses[Read]!=NumberOfAccesses[Read])
     PrintScorePredictionError (PredictedNumberOfAccesses [Read],
                               NumberOfAccesses [Read],
                               "Read Accesses");
  if (PredictedNumberOfAccesses[Write]!=NumberOfAccesses[Write])
     PrintScorePredictionError (PredictedNumberOfAccesses [Write],
                              NumberOfAccesses[Write],
                              "Write Accesses");
   if (DiscrepancyFound==No)
      if (PredictedNumberOfHits[Read] != NumberOfCacheHits[Read]
                                      + NumberOfBufferHits[Read] &&
         BlockReplacementPolicy==LRU
                                                                22
         SearchBlockBuffer==Yes && RemoveReadDuplicates==Yes)
        PrintScorePredictionError (PredictedNumberOfHits [Read],
                                  NumberOfCacheHits[Read]
                                  +NumberOfBufferHits[Read],
                                  "Read Hits");
      if (PredictedNumberOfHits[Write] != NumberOfCacheHits[Write]
                                       + NumberOfBufferHits[Write] &&
         BlockReplacementPolicy==LRU && WriteMissPolicy==WriteAllocate &&
         WritePolicy==WriteThrough)
        PrintScorePredictionError (PredictedNumberOfHits [Write],
                                  NumberOfCacheHits[Write]
                                  +NumberOfBufferHits[Write],
                                  "Write Hits");
      }
```

** Page 13-24 ** ** Checking.c ** ** ** ** ** PrintPredictionError ** ** ***** void PrintScorePredictionError (PredictedValue, ActualValue, VariableName) ScoreType PredictedValue; ScoreType ActualValue; char *VariableName; ł printf("\n\nError found in [CheckingPredictions] when trying to predict %s", VariableName); printf("\n\n The predicted value was ... "); PrintScoreCentered(PredictedValue); printf(" \n The actual value was "); PrintScoreCentered(ActualValue); printf("\n\n"); DiscrepancyFound=Yes; }

** Page 13-25 ** * * Checking.c ** ** ** ** PrintTimePredictionError ** ** ** ***** void PrintTimePredictionError(PredictedValue, ActualValue, RequestName, ProcedureName) TimeType PredictedValue; TimeType ActualValue; *RequestName; char char *ProcedureName; ł printf("\n\nError found in [%s] when trying to predict time to complete %s", ProcedureName, RequestName); printf("\n\n The predicted value was ... ");

PrintScoreCentered(PredictedValue);

printf(" \n The actual value was ");
PrintScoreCentered(ActualValue);

printf("\n\n");

DiscrepancyFound=Yes;

BIBLIOGRAPHY

- 1. Jouppi, N.P., "Improving Direct-Mapped Cache Performance by the Addition of a Small Fully-Associative Cache and Prefetch Buffers," *The 17th Annual Symposium on Computer Architecture*, IEEE Computer Society Press, p. 364-373, May, 1990.
- 2. Hill, M. D., Aspects of Cache Memory and Instruction Buffer Performance. Ph.D. Thesis, University of California, Berkeley, 1987.
- 3. Smith, A. J., "Bibliography and Readings on CPU Cache Memories," Computer Architecture News v. 14-1, p. 22-42, January 1986.
- 4. Smith, A. J., "Second Bibliography on Cache Memories," v. 19-4, p. 154-182, June 1991.

INITIAL DISTRIBUTION LIST

1.	Defense Technical Information Center Cameron Station Alexandria, VA 22304-6145	2
2.	Dudley Knox Library, Code 52 Naval Postgraduate School Monterey, CA 93943	2
3.	Chairman, Code EC Electrical and Computer Engineering Department Naval Postgraduate School Monterey, CA 93943	1
4.	Douglas J. Fouts, Code EC/Fs Electrical and Computer Engineering Department Naval Postgraduate School Monterey, CA 93943	2
5.	Shridhar B. Shukla, Code EC/Sh Electrical and Computer Engineering Department Naval Postgraduate School Monterey, CA 93943	1
6.	Amr M. Zaky, Code CS/Za Computer Science Department Naval Postgraduate School Monterey, CA 93943	1
7.	Diane Beckman PO Box 252 James Town, NY 14702	3