



DEINTERLEAVER TECHNOLOGY FOR FUTURE ELECTRONIC SUPPORT MEASURES (ESM) SYSTEMS

BY J. DARREN PARKER SHIP DEFENSE SYSTEMS DEPARTMENT

DECEMBER 1992

Approved for public release; distribution is unlimited.





5 27

10

93

NAVAL SURFACE WARFARE CENTER DAHLGREN DIVISION

Dahlgren Virginia 22448-5000



DEINTERLEAVER TECHNOLOGY FOR FUTURE ELECTRONIC SUPPORT MEASURES (ESM) SYSTEMS

BY J. DARREN PARKER SHIP DEFENSE SYSTEMS DEPARTMENT

DECEMBER 1992

Approved for public release; distribution is unlimited.

NAVAL SURFACE WARFARE CENTER DAHLGREN DIVISION Dahlgren, Virginia 22448-5000

FOREWORD

This report documents concepts and ongoing research related to the processing functions that future electronic support measures (ESM) systems will perform. Specifically, the focus of the report is on pre-filtering, sorting, and deinterleaving the pulse data generated by the ESM receivers. The identification function is not discussed. The author acknowledges the significant contributions of Mike Garner (F23) and John Miniuk (F21) to this work.

This report was reviewed by Sam Stello, Electronic Warfare Systems Integration Branch, Tom W. Kimbrell, Head, Electronic Warfare Systems Integration Branch, and Richard Lee, Head, Electronic Warfare Systems Division.

Approved for:

T. C. Pendergraft, Head / Ship Defense Systems Department

NTIS	GEA&I
DT1C '	rM 🔲
haon	enned 🗍
hu E	15 (. ⁻ - ⁻ - m
Ayaz	lability Codes
	Avail and/or
187	Sphelal
1	
	1 1
11	i 1

a - i wat many many f

ABSTRACT

The precision electronic support measures (ESM) systems of the future must operate in dense environments of emitters that have agility in several parameters. A deinterleaving system that would be capable of processing the pulse data generated by a future precision ESM receiver is described at the block diagram level. To be effective in a dense environment of agile emitters, the deinterleaving system will need adaptable pulse data filters to eliminate the data from friendly emitters, a processor dedicated to sorting the pulse data from new and high-priority emitters by angle-of-arrival and frequency, and sophisticated, multiparameter deinterleaving algorithms. A summary of research related to ESM processing is given.

CONTENTS

Page

INTRODUCTION 1
PROPOSED DEINTERLEAVER STRUCTURE 1
SUMMARY OF RELATED RESEARCH
SPECIFIC ESM PROCESSORS 10
DISTRIBUTED ARRAY PROCESSORS 12
KNOWLEDGE-BASED ESM PROCESSING
USING INTRAPULSE MEASUREMENTS AS A SORTING PARAMETER 14
MISCELLANEOUS TOPICS 14
CONCLUSIONS 14
REFERFNCES 15
DISTRIBUTION

4,

•

ILLUSTRATIONS

<u>Figure</u>	I I	Page
1	DEINTERLEAVER FOR PRECISION ESM SYSTEM	. 2
2	PROPOSED DEINTERLEAVING SYSTEM FOR A CHANNELIZED ESM RECEIVER	. 4
3	BLOCK DIAGRAM OF A PDW FILTER CHIP	. 5
4	PARAMETER WINDOW USING BOTH MAXIMUM AND MINIMUM	. 7
5	PARAMETER WINDOW USING ONLY MEDIAN	. 8
6	AGILE RF DEINTERLEAVER STRUCTURE	. 9

vi

INTRODUCTION

The precision electronic support measures (ESM) systems of the future must operate in a dense environment of agile emitters. Current emitters can stagger or jitter pulse repetition intervals (PRIs). They can be agile in radio frequency (RF) on a pulse-to-pulse basis and agile in pulse amplitude (PA) and pulse width (PW) on a dwell-to-dwell basis. They can also use pulse compression techniques. Future emitters may extend their capabilities to include agility in PA and PW on a pulse-to-pulse basis. Consequently, the deinterleavers of the future must be able to reconstruct the pulse trains from emitters that can have random PRIs and can be agile in RF, PW, and PA on a pulse-to-pulse basis. This will require future deinterleavers to use intrapulse measurements and robust multiparameter deinterleaving algorithms.

The ESM system's receivers generate a packet of digital data, which is called a pulse descriptor word (PDW), for every pulse detected. A PDW contains all of the measurements made on a pulse, which includes azimuth (AZ), elevation (EL), RF, PW, PA, time-of-arrival (TOA), and possibly intrapulse modulations. In a dense environment, the ESM system's processors (deinterleavers, emitter identification, emitter trackers, etc.) would be overloaded if every PDW were processed. Therefore, the ESM system will need an adaptable PDW filter that can block the PDWs from friend'y and low priority emitters (many of which will be agile in several parameters), so that the PDWs from new emitters and threats can be processed quickly.

A block diagram for a deinterleaver that could provide the performance required by a future ESM system is presented. Also, a summary of research related to ESM processing is given.

PROPOSED DEINTERLEAVER STRUCTURE

One approach to achieving the required ESM deinterleaver performance is to combine an adaptable PDW filter bank, an angle-of-arrival (AOA) clustering device, an RF histogramming device, and robust multiparameter deinterleaving algorithms. A block diagram of this type of deinterleaving system is shown in Figure 1. The inputs to the deinterleaving system are the PDWs generated by the ESM sensor. The outputs are the re-constructed pulse trains from every emitter in the environment that are sent to the identification (ID) processor.

The first stage of the deir terleaving system (Figure 1) is the PDW filter bank. The purpose of this bank is to block PDWs from friendly and low-priority emitters, so PDWs from high-priority emitters can be closely tracked and new emitters can be identified quickly. Each



filter will have the capability to automatically allow a group of PDWs to pass periodically, so that tracks on all emitters can be maintained. The period and the number of PDWs passed can be controlled for each filter independently. When PDWs are passed, an emitter number tag can be appended to the PDWs to eliminate redundant sorting. The filter bank can configure each of its filters to block PDWs according to a combination of stable parameters. For instance, precision AOA alone could be used to block all of the PDWs from all of the emitters on a given ship. Similarly, a combination of AOA and RF could be used to block the PDWs from an emitter with a stable RF or one with agility in RF over a band (i.e., bandwidths up to 500 MHz). Combinations of other parameters (including PW and PA) may also be used to filter PDWs from agile emitters. When using AOA as a PDW filter parameter, both AZ and EL are considered. Therefore, a filter that is designated to block PDWs from a particular AZ and EL will allow PDWs from emitters at that AZ but with different ELs to pass. Each filter's AOA window can be adjusted as the emitter moves in angle by using information from the emitter's track file that is maintained outside the deinterleaving system.

The optimal implementation of the PDW filter will depend on the type of receivers used in the ESM system. Most of the PDW filters that have been implemented were designed for use with Instantaneous Frequency Measurement (IFM) receivers that typically have PDW output rates slow enough for the PDW filter to process the PDWs one at a time. For a future ESM system that uses a channelized receiver, the PDW output rates will probably be so fast that the PDW filter will not be able to process the data if it is input along a single path.

The receiver type that has traditionally been used in ESM systems is the IFM. A single IFM can measure the frequency of signals over a wideband (i.e., 2 GHz) by measuring the difference between the input signal and a delayed version of the input signal. Its simplicity is its major advantage, but it has great difficulty detecting simultaneous signals. The IFM receiver will typically either ignore the weaker of the two simultaneous signals or provide a corrupted frequency measurement. The channelized receiver is much more complex and, consequently, expensive than the IFM receiver. It uses many narrow-band receivers that give the channelized receiver a high probability of intercept (POI) for simultaneous signals. The optimal implementation of the PDW filter for a channelized ESM system would be Application Specific Integrated Circuit (ASIC) chips that are small and simple enough to be incorporated into each channel, so the inherent parallel structure of the channelizer can be exploited. A single processor would require that all of the PDWs generated in all channels be combined and sent down a single path to the processor performing the PDW filter function. Therefore, if the PDW filter were implemented as a single processor, the throughput of the system would be lower than the same system with PDW filters in each channel.

A simplified block diagram of a channelized ESM system that uses the proposed deinterleaving system is given in Figure 2, which shows the receiver having N channels. The RF, PW, PA, and TOA are measured in the receiver channels labeled "RECV CHAN" in the figure. The AOA is measured in the phase interferometer channels labeled "AOA CHAN" in the figure. In Figure 2, the label "K" over the line leaving the phase interferometer antenna array is intended to illustrate that the outputs of each of the K antennae are inputs to each AOA channel. The AOA is measured in each AOA channel from the phase differences between the antenna outputs. For this figure, AOA refers to AZ only. If the ESM system measures EL as well, another phase interferometer must be included in the system. A PDW assembler circuit to combine all the measurements made on each pulse is labeled "PDW Assm" in the figure. A PDW filter chip follows each PDW assembler, so the PDWs from friendly emitters can be removed immediately. This will require each PDW filter chip to have enough memory cells for the maximum number of emitters to be filtered, but each must be simple enough to be placed in each channel. Two pulses arriving simultaneously within the same channel will cause a corrupted frequency measurement. Special frequency measurement techniques, which are beyond the scope of this report, will be required to handle this case.

A block diagram of a PDW filter chip is shown in Figure 3. At the top of the figure, the PDW from the PDW assembler is shifted into a buffer. The parameters that are needed for comparison with the cells in memory are extracted and sent to each cell. Each cell is represented in this figure by a column of windows (a window being a range of acceptable values for a parameter), each of which is denoted with the label "WIN." Cells are formed for emitters that have been identified by the ESM system as low priority emitters. Each cell will have windows for each parameter that can be used to characterize that particular emitter. The control logic block, shown at the bottom of the figure, performs logic operations on the results of the comparisons, so each cell can be configured to sort on any combination of parameters. Note that the vertically aligned dots in the figure are intended to indicate that each cell can be configured with windows for any number of parameters; however, only windows for AZ, EL, and PT are shown in Figure 3. The horizontally aligned dots in the figure dots in the figure dots in the figure of the figure indicate that the total number of





4



cells used at any given time will depend on the total number of emitters the system desires to filter. For example, a cell that filters PDWs from an RF stable emitter could use AZ, EL, RF, and PW and a cell that filters PDWs from an RF agile emitter could use just AZ and EL or perhaps AZ, EL, and PW. It is noted that PW is not a good sorting parameter when used alone because multipath can cause corrupted PW measurements. However, PW may provide better sorting when used in conjunction with other parameters. If there are emitters in the environment with stable PRIs, expected TOA could be used along with the other sorting parameters. The control logic block, at the bottom of Figure 3, determines if the input PDW matches any of the cells. If a match occurs, the PDW is sent to a buffer since it corresponds to a low-priority emitter. If no match occurs, the PDW is sent directly to the AOA clustering device. The emitter identification function of the ESM system will cue the PDW filter to create a new cell if an emitter is identified as a low-priority emitter. The emitter tracking function of the ESM system will initialize timers that are included in the control logic block (Figure 3). A timer for each cell will be set to allow PDWs to be passed to the emitter.

The windows shown in Figure 3 can be implemented in two ways. One implementation, which is illustrated in Figure 4, requires storing both a maximum and a minimum value to define the acceptable region for the parameter. Then, the measured parameter must be compared to both the maximum and minimum values and logic operations must be performed to determine if the measured value is less than the maximum and greater than the minimum. The other implementation, which is illustrated in Figure 5, requires storing only the median value between the maximum and minimum. Then, the measured value is compared to the median value to the required number of most significant bits to obtain the desired resolution.¹

The second and third stages of the deinterleaving system (Figure 1) consist of an AOA clustering device and an RF histogramming device, respectively. The AOA clustering device clusters all PDWs by AOA. This is the logical first step in the pulse sorting process since this parameter is the only one that will be stable on a pulse-to-pulse basis for all emitters in the environment. A state-of-the-art ESM sensor can measure AZ and EL to accuracies on the order of tenths of a degree which will enable the AOA clustering device to separate most platforms. After the PDWs have been clustered by AOA, the RF histogramming device clusters the PDWs from stable RF emitters. These stable RF PDWs are then sent to a stable RF deinterleaving algorithm. The PDWs from agile RF emitters will be scattered by the histogramming device, and these PDWs will be sent directly to an agile RF deinterleaving algorithm.

The optimal implementation for both the AOA clustering device and the RF histogramming device is probably a Content Addressable Memory (CAM), which is a memory that simultaneously compares the input to all memory cells and generates pointers to all matching cells. A CAM that is commercially available is the Coherent Processor (CP),¹ which has 4096 cells of 32-bit CAM. Each cell also has a processing element that could be used to count the number of PDWs falling into each cell. Programs that can completely simulate the CP are available, so bench-marks can be run to determine if implementing one's processing algorithms on the CP will be practical. The Associative Processor, which was developed by IBM, performs the same function as a CAM and was developed specifically for ESM pulse data sorting.² This





processor is discussed in greater detail in the next section (SUMMARY OF RELATED RESEARCH).

The deinterleaving function of the system, as shown in Figure 1, is performed in two separate algorithms operating in parallel; one deinterleaver operates on stable RF PDWs only, and the other operates on agile RF PDWs. This arrangement makes it possible to deinterleave the PDWs from simple emitters quickly. The stable RF deinterleaver forms a two-dimensional array from the stable RF PDWs and uses all of the available parameters to deinterleave them. The array will contain a one-dimensional array of vectors; each vector will contain all the measured parameters for a received pulse at a particular TOA. Intrapulse parameters will be used only if necessary due to their pulse train complexity. Any residue will be sent to the agile RF deinterleaver. The agile RF deinterleaver forms a three-dimensional array from the agile RF PDWs and the residue from the stable RF deinterleaver. The array will contain a twodimensional array of vectors; one vector for each discrete TOA and each RF, as illustrated in Figure 6. Like the stable RF deinterleaver, the agile RF deinterleaver will use all of the available parameters to deinterleave the PDWs, and it will use the intrapulse parameters only if necessary. In Figure 6, the intrapulse measurements, which are shown as secondary sort parameters, are frequency modulation (FM), phase mod ration (PM), and unintentional modulation (UM). The residue from the agile RF deinterleaver will be maintained in memory for several seconds, so emitters with very slow PRIs can be detected. The performance of both deinterleaving algorithms (especially the agile RF deinterleaving algorithm) will depend on the ESM system's ability to maintain accurate TOA tags over a span of several se-S.



AGILE RF DEINTERLEAVER INPUT PDW MATRIX

FIGURE 6. AC'LE RF DEINTERLEAVER COUCTURE

SUMMARY OF RELATED RESEARCH

A summary of research published in the open literature concerned with improving the performance of ESM processors is given. This summary is provided because much of this research may be practical for ruture ESM deinterleaving systems.

SPECIFIC ESM PROCESSORS

Four ESM processors are described:

<u>SADIE ESM Signal Processor</u>---Kellet describes the ESM signal processor developed by Racal Defence called SADIE.³ This processor was designed based on the assumption that most of received pulses have been previously characterized, so extensive processing should be reserved for complex emitters. The SADIE consists of a segregator, an analyzer, a monitor, and a control processor; it has already been used in ship, air, and ground ESM systems.

The segregator is the most important part of the system. It can use all of the measured pulse parameters; e.g., RF, PW, AOA, Modulation Flags, TOA, and PA. The key component of the segregator is the extended WAM (EWAM), which is implemented on ASIC chips. It stores mean and tolerance for comparisons. Many EWAMs operate in parallel on each parameter. Control logic determines the combinations of matches that are acceptable. The EWAM chip is based on 2.5-micron CMOS technology and performs several billion bit comparisons per second. The segregator can also use expected TOA in the matching process. It allows for 0,1, or 2 missing pulses and accounts for scan bursts as well. Each EWAM can operate on its own after being initialized.

The analyzer is the deinterleaver and operates on pulses that do not match the parameters stored in the segregator. The monitor detects changes in the pulse environment. The control processor takes outputs from the analyzer and the monitor to update an emitter track file. It configures the segregator so that a scan analysis can be performed.

<u>IBM's Associative Comparator (AC) Chip</u>---Hanna describes the AC chip developed by IBM Federal Systems Division.² Each AC chip has 32 comparison cells; each cell consists of a pair of upper and lower limits. It can perform 32 two-parameter comparisons in 1.6 microseconds, 16 two-parameter comparisons in 1 microsecond, and 8 two-parameter comparisons in 0.5 microseconds where each parameter is 16 bits. This gives the AC chip a minimum throughput of 625,000 pulses per second. Hanna states that this throughput is adequate for IFM type ESM receivers, but channelized, micro-scan, or acoustic-optical type ESM receivers will require compare times less than 100

nanoseconds. Any cell can be independently enabled/disabled, or all cells can be globally enabled/disabled. Multiple AC chips can be cascaded to compare more parameters and/or to have more cells.

IBM developed an ESM processor that uses AC chips to sort and filter incoming pulses.⁴ It uses three AC chips, which gives the processor a total of 96 comparison cells. Each comparison cell can either accept or reject matching pulses. The pulses that are accepted are sent to the main memory of the ESM processor along with a number that identifies the matching cell. New cells are created for pulses that do not match any of the current cells.

IBM made improvements to the ESM processor by improving the AC chip.⁵ The next generation chip was called the Advanced Associative Comparator (AAC), and it was incorporated on a module called the Pulse Sort Module (PSM). The AAC chip can compare an input to 128 cells in 2 microseconds. The input can be two 16-bit, one 16-bit and two 8-bit, or four 8-bit parameters. The PSM consists of a pulse processor and a cell processor. The pulse processor uses four AACs to compare incoming pulse data to 512 cells in memory. When a match occurs, the data and an ID number are passed to the cell processor. If no match occurs, a new ID number is formed, and the data, the new ID number, and a new pulse flag are sent to the cell processor. When the cell processor receives a new ID flag, it performs a 2D histogram in AOA and RF on the data. The cell processor has 8 analysis channels to perform PRI analysis and parameter averaging. Each analysis channel has enough memory for 156 pulses.

<u>Anaren's ESM Processor</u>---Anaren developed an ESM system capable of operating in signal densities of one million pulses per second without any frequency, amplitude, or spacial filtering.⁶ The receiver generates 55-bit PDWs that are sent to a Pulse Controller (PC). The PC forms a 2D histogram using bearing and frequency and has 4 Mbytes of memory. It takes less than one microsecond to map a pulse's bearing and frequency to a cell on the histogram. The Emitter Processor (EP) is linked to the PC through a bidirectional bus. The EP searches the memory map of the PC looking for clusters and performs PRI and scan analysis on the clusters it finds. If the EP obtains poor results, it retrieves more pulse data from the memory map and repeats the analysis. The algorithms used by the EP are written in Fortran 77, but the author states that plans for future improvements include converting the algorithms to Ada. This ESM processor was simulated during development using the techniques developed by Hollands.⁷

<u>AN/SLQ-32(v) Inner Processor (IP)</u>---The IP of the AN/SLQ-32(v) performs the initial deinterleaving functions of sorting the incoming PDWs into pulse trains.⁸ This document is the only one referenced that is not published in the open literature. It uses AOA (bearing only) and RF as sorting parameters. When a PDW is received, the IP tries to match its AOA and RF with cells stored in memory. If it finds a match, the IP increments the counter for that cell. When the count reaches a threshold, the IP informs the CPU of a new emitter so the PDWs corresponding to this cell can be analyzed for identification

of the emitter. However, before reporting this new cell as a new emitter, the IP first checks the adjacent AOA bins. If the same RF bin is found in an adjacent AOA bin, the IP assumes it is the same emitter and removes the older cell from memory. The IP attempts this same correlation using the next two adjacent bins if the amplitude of the pulse is below a threshold or if the AOA bin is at the bow or stern of the ship. When the IP receives a PDW that does not match any cells in memory, it forms a new cell. No received PDW is reported to the CPU until the count threshold for that cell is reached. Also, a timer is used to remove cells for which no PDWs have been received in a given amount of time.

DISTRIBUTED ARRAY PROCESSORS

Parallel processors have been applied to a variety of fields, and they will be required or future ESM systems that will operate in very dense environments. Transputers are a Single Instruction Multiple Data (SIMD) type of parallel processor architecture, and they seem to be particularly well suited to ESM processing. The research of Roberts, Merrifield, and Beton in applying transputers to ESM processing is discussed.

Roberts discusses the use of the Mil-DAP as a processor for an airborne radar and describes the next-generation processor called the MSI DAP.⁹ Both consist of many 1-bit Processing Elements (PEs) with each PE connected to its 4 neighbors. MSI DAP has 4096 PEs in 64 by 64 lattice with each PE containing 16 Kbytes of memory. Mil-DAP has an array of 32 by 32 PEs with each having 8 or 16 Kbytes of memory. Each PE has a 1-bit adder and 3 registers. Any word length can be used because all operations are built up bit wise. The Mil-DAP was used as the processor on an airborne radar with several operating modes. The measures of performance were the data input time, the times to compute FFTs and CFARs, and time to resolve ambiguities in range and doppler. It was determined that the Mil-DAP processed data fast enough to have 20- to 25-percent dead time between data inputs.

Merrifield investigated the use of the Mil-DAP for ESM applications.¹⁰ He reports that ESM-related benchmarks demonstrate that the Mil-DAP can perform real-time processing. The Mil-DAP can be programmed either at the bit level with an assembler language or by using an extended version of Fortran developed for this processor. The Mil-DAP was programmed to sort ESM pulse data into chains and to compare the chains. The processing functions were divided into association and recognition functions. The association process forms pulse chains and maintains a database of received pulses. The recognition process performs the ID and maintains a database of active emitters. The parameters used by the association function include RF, PW, AOA, and TOA. The recognition function uses all of these to compute PRI; the researchers plan to add scan analysis at a later time. The rate of change of the number of emitters in the environment affects the performance because reformatting of the databases contained in each PE is time consuming. Merrifield states that special-purpose hardware is needed to perform

associations of simple emitters before the input to the Mil-DAP associator. He also states that performing PRI analysis using histograms of TOA differences is slow on this type of SIMD machine.

Beton discusses the performance achieved by ESM processing algorithms implemented on an array of transputers.¹¹ The ESM processing algorithms were originally written in PASCAL on a Vax computer and then, were translated to OCCAM, which is a language designed for implementing parallelized algorithms. The ESM processor functions were broken into three parts: a deinterleaver, a merger, and an emitter identification. Beton did not implement a pulse filter prior to the deinterleaver, but stated that the deinterleaver would have a maximum input rate of 10⁵ pulses per second after front-end filtering. The deinterleaver function required the highest throughput and was implemented on 40 processors. Beton stated that the transputer implementation of the deinterleaver performed 350 times faster than the Vax version. He did not determine if the transputer implemented ESM processor could achieve real-time performance.

KNOWLEDGE-BASED ESM PROCESSING

A area of research that seems to promise major improvements over current ESM processors is the application of knowledge-based (also called expert systems) algorithms to deinterleaving. The work of Cussons, Feltman, and Self is discussed.

Cussons is researching knowledge-based processing for deinterleaving, merging, and ID.¹² Admiralty Research Establishment (ARE) contributed to the SEAVIEW knowledge-based emitter ID processor. Its most important characteristic is its ability to reverse a hypothesis that is proven false. The information released by the reversed hypothesis is available for the creation of new hypotheses. Cussons plans to use this same knowledge-based architecture for deinterleaving and pulse chain merging. Also, he plans to develop real-time implementations of all three processors. Initial research indicates that a transputer implementation is most likely one for real-time applications.

Feltman is researching transputer implementations of knowledge-based deinterleaving and merging.¹³ He states that conventional, algorithmic type deinterleavers can already be implemented on transputers for real-time applications, but knowledge-based deinterleavers implemented on transputers are a little slow for real-time. However, he expects the next-generation transputers to be fast enough for real-time applications of knowledge-based deinterleavers. Feltman predicts that the processors of ESM systems developed in the near future will consist of a prefilter implemented in hardware, an algorithmic deinterleaver implemented on a Multiple Instruction Multiple Data (MIMD)-type parallel processor, and a knowledge-based merger and ID implemented on an MIMD-type parallel processor. Then, in the future, replacing the algorithmic deinterleaver with a knowledge-based deinterleaver will be practical.

The work of Self has resulted in an ESM processor implemented in ADA.¹⁴ Self is continuing research to incorporate expert system techniques, to develop a multiprocessor implementation, and to develop an ASIC implementation of the preprocessor.

USING INTRAPULSE MEASUREMENTS AS A SORTING PARAMETER

Another area of research that holds promise for ESM processor improvements is the use of intrapulse measurement data for deinterleaving pulse trains. Danielsen has investigated a deinterleaver that operates on a pulse-by-pulse basis and relies exclusively on intrapulse measurements¹⁵ He reports that using this technique alone does not provide adequate deinterleaver performance. Agg continued this research by adding TOA analysis after the intrapulse measurement sorter.¹⁶ Agg reported a significant improvement in performance, but this deinterleaver could not handle the case of two identical emitters along the same line of bearing. He speculates that a deinterleaver using intrapulse measurements as a sorting parameter will be easier to implement in real-time than a knowledge-based approach.

MISCELLANEOUS TOPICS

A general discussion of microprocessor applications to electronic warfare (EW) and methods to evaluate the performance of a particular processor are given by Lemley.¹⁷ Hollands discussed a software package he developed in Fortran 77 that can simulate and evaluate the performance of an ESM processor.⁷ It models the interfaces between hardware and software components of the processor to evaluate the real-time performance.

CONCLUSIONS

Future ESM systems will need highly sensitive receivers in order to maintain a high probability of detection for threat emitters. This will make these ESM systems vulnerable to processor overload due to the large number of nonthreatening emitters in the environment. A block diagram of an deinterleaver that would allow a sensitive ESM system to operate in a dense environment was presented. Also, a summary of recent research that has potential applications to ESM data processing was given.

REFERENCES

1. Coherent Research, Inc., Sales Literature for Coherent Processor Products. 1 Adler Drive, East Syracuse, NY 13057, 315-433-1010.

2. Craig A. Hanna, "The Associative Comparator: Adds New Capabilities to ESM Signal Processing," Defense Electronics, February 1984, pp. 51-62.

3. A.G. Kellet, "SADIE - A High Performance ESM Signal Analysis Processor," IEE Colloquim on Signal Processing for ESM Systems, April 1988, London UK, pp. 7/1 - 7/3.

4. Craig A. Hanna, Joseph A. Cirucci, and David R. Prunty, "VLSI Application to ESM Processing," IBM Technical Directions, Vol. 13 No. 1 1987, IBM Federal Systems Division, Owego, NY, PP. 32-36.

5. Stephen C. Smith and Michael P. Beakes, "The Pulse Sort Module: VLSI Technology in the ESM System," 1BM Technical Directions, Vol. 13 No. 1 1987, IBM Federal Systems Division, Owego, NY. pp. 37-42.

6. R.S. Andrews, "ESM Processing Using 3-Dimensional Memory Mapping and Adaptive Pattern Formation Algorithms," Conference Proceedings - Military Microwaves '84, Oct 1984, London England, pp. 27-36.

7. P. Hollands, M.A., "Use of Simulation Methods as a Design Tool in the Development of an ESM Processing System." IEE Procs, Vol. 132, Pt F, No. 4, July 1985, pp. 292-297.

8. AN/SLQ-32(v) DTU/DFC/Presorter Inner Processor Functional Description.

9. J.B.G. Roberts, P. Simpson, B.C. Merrifield, and J.F. Cross, "Signal Processing Applications of a Distributed Array Processor," IEE Proceedings, Vol. 131, Pt F, No. 6, October 1984, pp. 603-609.

10. B.C. Merrifield, J.B.G. Roberts, P. Simpson, A. Stanley, "Real Time Applications of DAP," ICS 88, International Conference on Supercomputing Proceedings, Supercomputing '88, pp. 54-62, May 1988, Boston MA.

11. R.D. Beton, S.P. Turner, C. Upstill, "Hybrid Architecture Paradigms in a Radar ESM Data Processing Application," Microprocessors and Microsystems, Vol 13 No. 3, April 1989, pp. 160-164.

12. S. Cussons, J. Roe, and A. Feltham, "Knowledge Based Signal Processing for Radar ESM Systems," ESM Division, Admiralty Research Establishment, Portsdown, Cosham, Hants.

13. A.M Feltman, Admiralty Research Establishment, Portsdown, Cosham, UK, "Real-Time ESM Signal Processing with Transputers," Conference Title: IEE Colloquium on "The Transputer and Signal Processing,' Digest No. 1990/042, p.5/1-3, Conference Date: 05 Mar 1990, Conference Loc: London, UK.

14. A.G. Self, MEL Defense Systems Ltd., Stittsville, Ontario, Canada, "A New Ada-based ESM Processor," Journal of Electronic Defense, Feb. 1991, Vol.14, No.2, p.49-51,55.

15. P.L. Danielsen, D.A. Agg, N.R. Burke, Smith Associates Limited, Guildford, UK; "The Application of Pattern Recognition Techniques to ESM Data Processing," Conference Title: IEE Colloquium on 'Signal Processing for ESM Systems' Digest No. 1988/62 p.6/1-4, Conference Date: 26 Apr 1988, Conference Loc: London, UK.

16. D.A. Agg, Smith Associates Ltd., Guildford, UK, "The Development of an ESM Data Processing Scheme Based on Pattern Recognition Techniques," Conference Title: IEE Colloquium on 'Electronic Warfare Systems' Digest No. 1991/009, p.5/1-4, Conference Date: 14 Jan 1991, Conference Loc: London, UK.

17. L.W. Lemley, "Computers/Processors (for Electronic Warfare)," NRL Report 8247, August 15, 1978, Naval Research Laboratory, Washington, D.C. 20375-5000.

DISTRIBUTION

	Copies		<u>Copies</u>
DEFENSE TECHNICAL INFORMATION		ATTN CODE 06D21	I
CENTER	12	CODE 06D23	i
CAMERON STATION		CODE 06D24	L
ALEXANDRIA, VA 22304-6145		PMS 400B	
		COMMANDER	
ATTN TECHNICAL LIBRARY	1	NAVAL SEA SYSTEMS COMMAND	
ONT-0215 CDR WALLACE		2531 NATIONAL CITY	
DIRECTOR		BLDG 3	
OFFICE OF NAVAL TECHNOLOGY		WASHINGTON DC 20362-5160	
800 N QUINCY ST			
AKLINGTON, VA 22217-5000		ATTN MICHAEL CALA	1
ATTN DIRECTOR OF RESEARCH	I	CENTER FOR NAVAL ANALYSES	
US NAVAL ACADEMY		PO BOX 10208	
ANNAPOLIS, MD 21402		ALEXANDRIA, VA 22302	
ATTN TECHNICAL LIBRARY	1	ATTN JEWC/DVP	1
JOHN HOPKINS UNIVERSITY		COMMANDER	
APPLIED PHYSICS LABORATORY		JOINT ELECTRONIC WARFARE CENTER	
11000 JOHNS HOPKINS RD		SAN ANTONIO, TX 78243-5000	
LAUREL, MD 20707			
		ATTN CODE 5023	1
ATTN TECHNICAL LIBRARY	1	COMMANDER	
SUPERINTENDENT		NAVAL AIR DEVELOPMENT CENTER	
NAVAL POST GRADUATE SCHOOL		JOHNSVILLE	
MONTEREY, CA 93940		WARMINSTER, PA 18974	
ATTN CODE 804	1	ATTIN JOHN MONTGOMERY	1
COMMANDING OFFICER		COMMANDER	
NAVAL WEAPONS SUPPORT CENTER		NAVAL RESEARCH LABORATORY	
CRANE, IN 47522-5030		TACTICAL EW DIVISION	
		WASHINGTON DC 20375-5000	
ATTN CODE 7500	1		
COMMANDING OFFICER		ATTN TECHNICAL LIBRARY	1
NAVAL OCEAN SYSTEMS CENTER		COMMANDER	
SAN DIEGO, CA 02152		NAVAL AIR WEAPON CENTER	
		CHINA LAKE, CA 93555-6001	

₽-] i,

c

.

.

<u>Co</u>	pies		<u>Copies</u>
ATTN TECHNICAL LIBRARY	l	INTERNAL DISTRIBUTION	
COMMANDER			
NAVAL SECURITY GROUP COMMAND		٨	4
3801 NEBRASKA AVE NW		B	4
WASHINGTON DC 20303		D 32/D1.str	
			1
ATTRACTINICAL FIDDADY			1
ATTN TECHNICAL LIDRART	1	D	l
COMMANDER		D25	1
NAVAL AIR WARFARE CENTER		D4	L
WEAPONS DIVISION		Е	1
POINT MUGU, CA 93042-5000		E231	10
		E232	2
ATTN SIGNT/EW	1	E281	
COMMANDING GENERAL	•	15261 F	
MADINE CORDS DESEADCH		E01	1
DEVELODMENT AND ACCHIEVELON			l
DEVELOPMENT AND ACQUISITION			l
COMMAND		F07/DORSEY	l
QUANTICO, VA 22134-5080		F0X	1
		F10	4
ATTN TECHNICAL LIBRARY	l	F20	5
DIRECTOR		F21	20
DEFENSE ADVANCED RESEARCH		F72	
PROJECTS AGENCY		1 22	1
2701 N EAIDEAV IND		123 1234	
ADDNOVAN VA 2000) 1714		124	1
ARLINGTON, VA 22203-1714		F30	3
		F40	2
ATTN W44	1	1741	2
DIRECTOR		F42	2
NATIONAL SECURITY AGENCY		F43	1
9800 SAVAGE RD		F50	2
FORT MEADE, MD 20755-6000		G	1
		G52	
A TTN TECHNICAL SUDDORT COOLD	,	052	1
ATTN TECHNICAL SUPPORT UROUP	1	J	1
DIRECTOR		K	l
NAVAL TECHNICAL INTELLIGENCE		N	1
COMMAND		N05/GASTON	l
4301 SUITLAND RD		N20/HENDERSON	1
WASHINGTON DC 20390		N22	1
		N24	1
ATTN GIFT AND EXCHANGE DIVISION	4	N25	1
LIBRARY OF CONGRESS		N70	2
WASHINGTON DC 20548		N74/GUDEP	
		D	1
A TTNE HERCHE VANIE A NININGUE SAA		IX	1
	I		
VIRGINIA FOLYTECHNIC INSTITUTE AND			
STATE UNIVERSITY			
DEPARTMENT OF ELECTRICAL			
ENGINEERING			
BLACKSBURG, VIRGINIA 24061-0111			

Form Approved **REPORT DOCUMENTATION PAGE** OMB No 0704-0188 Public reporting burden for this collection of information is estimated to average 1 hour per response, including the sime for reviewing instructions, rearching explicit data sources gathering and maintaining the data needed, and completing and revewic 2 the collection of information. Send comments regarding this burden estimate or one other aspect of this Galection of Information, Including suggestions for reducing this burler, to Wahington Headquarter Server, Directorate for Information And Report. 1215 Jefferion Davis Highway, Suite 1204, Arlington, VA 22202 4302, and to the Office of Management and Rudget, Paperwork Reduction Project (0704-0188), Washington, DC 20503 1. AGENCY USE ONLY (Leave blank) 2. REPORT DATE 3. REPORT TYPE AND DATES COVERED December 1992 4. TITLE AND SUBTITLE 5. FUNDING NUMBERS Deinterleaver Technology for Future Electronic Support Measures (ESM) Systems 6. AUTHOR(S) J. Darren Parker 7. PERFORMING ORGANIZATION NAME(S) AND ADDRESS(ES) 8. PERFORMING ORGANIZATION REPORT NUMBER Naval Surface Warfare Center NSWCDD/MP-92/547 Dahlgren Division (F21) Dahlgren, VA 22448-5000 10. SPONSORING/MONITORING AGENCY REPORT NUMBER 9. SPONSORING/MONITORING AGENCY NAME(S) AND 11. SUPPLEMENTARY NOTES 12b. DISTRIBUTION CODE 12a. DISTRIBUTION/AVAILABILITY Approved for public release; distribution is unlimited. 13. ABSTRACT (Maximum 200 words) The precision electronic support measures (ESM) systems of the future must operate in dense environments of emitters that have agility in several parameters. A deinterleaving system that would be capable of processing the pulse data generated by a future precision ESM receiver is described at the block diag im level. To be effective in a dense environment of agile emitters, the deinterleaving system will need adaptable pulse data filters to eliminate the data from friendly emitters, a processor dedicated to sorting the pulse data from new and high-priority emitters by angle-of-arrival and frequency, and sophisticated, multiparameter delaterleaving algorithms. A summary of research related to ESM processing is given. 14. SUBJECT TERMS 15. NUMBER OF PAGES 27 Electronic Warfare (EW)

Deinterleaving	Radar Signal Processing		16. PRICE CODE	
17. SECURITY CLASSIFICATION OF REPORT	18. SECURITY CLASSIFICATION OF THIS PAGE TINCLASSIFICT)	19. SECURITY CLASSIFICATION OF ABSTRACT	20. LIMITATION OF ABSTRACT	
NSN 7540-01-280-5500		Lowona on the	Andard Form 298 (Rev. 2, 89)	

GENERAL INSTRUCTIONS FOR COMPLETING SF 298

The Report Documentation Page (RDP) is used in announcing and cataloging reports. It is important that this information be consistent with the rest of the report, particularly the cover and its title page. Instructions for filling in each block of the form follow. It is important to stay within the lines to meet optical scanning requirements.

Block 1. Agency Use Only (Leave blank).	Block 12a. Distribution/Availability Statement.		
Block 2. <u>Report Date</u> . Full publication date including day, month, and year, if available (e.g. 1 Jan 88). Must cite at least the year.	availability to the public. Enter additional limitations or special markings in all capitals (e.g. NOFORN, REL, ITAR).		
Block 3. <u>Type of Report and Dates Covered</u> . State whether report is interim, final, etc. If applicable, enter inclusive report dates (e.g. 10 Jun 87 - 30 Jun 88). Block 4. <u>Title and Subtitle</u> . A title is taken from the part of the report that provides the most meaningful and complete information. When a report is prepared in more than one volume, repeat the primary title, add	 DOD - See DoDD 5230.24, "Distribution Statements on Technical Documents." DOE - See authorities. NASA - See Handbook NHB 2200.2 NTIS - Leave blank 		
volume number, and include subtitle for the specific volume. On classified documents enter the title classification in parentheses.	Block 12b. <u>Distribution Gode</u> .		
Block 5. <u>Funding Numbers</u> . To include contract and grant numbers; may include program element number(s), project number(s), task number(s), and work unit number(s). Use the following labels:	DOD - Leave blank. DOE - Enter DOE distribution categories from the Standard Distribution for Unclassified Scientific and Technical Reports.		
C - Contract PR - Project G - Grant TA - Task	NASA - Leave blank. NTIS - Leave blank.		
PE - Program WU - Work Unit Element Accession No.	Block 13. <u>Abstract</u> . Include a brief (Maximum 200 words) factual summary of the most significant information contained in the report.		
BLOCK 6. <u>Author(s)</u> . Name(s) of person(s) responsible for writing the report, performing the research, or credited with the content of the report. If editor or compiler, this should follow the name(s).	Block 14 . <u>Subject Terms</u> . Keywords or phrases identifying major subjects in the report.		
Block 7. Performing Organization Name(s) and address(es). Self-explanatory.	Block 15. <u>Number of Pages</u> . Enter the total number of pages.		
Block 8. Performing Organization Report Number, Enter the unique alphanumeric report number(s)	Block 16, <u>Price Code</u> . Enter appropriate price code (i \VTIS only)		
assigned by the organization performing the report.	Block 1719, <u>Security Classifications</u> . Self- explanatory. Enter U.S. Security Classification in		
Address(es). Self-explanatory.	UNCLASSIFIED). If form contains classified information, stamp classification on the top and		
Block 10. Sponsoring/Monitoring Agency Report Number. (If Known)	bottom of this page.		
Block 11. <u>Supplementary Notes</u> . Enter information not included elsewhere such as: Prepared in cooperation with; Trans. of; To be published in When a report is revised, include a statement whether the new report supersedes or supplements the older report.	completed to assign a limitation to the austract. Enter either UL (unlimited or SAR (same as report). An entry in this block is necessary if the abstract is to be limited. If blank, the abstract is assumed to be unlimited.		