

AD-A250 504



MENTATION PAGE

Form Approved
OMB No. 0704-0188

2

is estimated to average 1 hour per response, including the time for reviewing instructions, searching existing data sources, gathering and reviewing the collection of information. Send comments regarding this burden estimate or any other aspect of this collection of information, including suggestions for reducing this burden, to Washington Headquarters Services, Directorate for Information Operations and Reports, 1215 Jefferson Davis Highway, Suite 1204, Arlington, VA 22202-4302, and to the Office of Management and Budget, Paperwork Reduction Project (0704-0188), Washington, DC 20503.

1. REPORT DATE April 2, 1992		3. REPORT TYPE AND DATES COVERED Final, Jan. 1, 1990-Dec. 31, 1991	
4. TITLE AND SUBTITLE Fault Tolerant Parallel Computing in Orthogonal Shared-Memory and Related Architectures (4)		5. FUNDING NUMBERS 61102F 23041A2	
6. AUTHOR(S) Niraj K. Jha and Isaac D. Scherson		8. PERFORMING ORGANIZATION REPORT NUMBER	
7. PERFORMING ORGANIZATION NAME(S) AND ADDRESS(ES) Princeton University Princeton, NJ 08544		10. SPONSORING/MONITORING AGENCY REPORT NUMBER AFOSR-90-0144	
9. SPONSORING/MONITORING AGENCY NAME(S) AND ADDRESS(ES) Air Force Office of Scientific Research Building 410, Bolling Air Force Base D.C. 20332-6448		11. SUPPLEMENTARY NOTES DTIC ELECTE MAY 19 1992 G D	
12a. DISTRIBUTION/AVAILABILITY STATEMENT Approved for public release; distribution unlimited.		12b. DISTRIBUTION CODE UL	
13. ABSTRACT (Maximum 200 words) The aim of the research summarized in this final report was to investigate a class of orthogonal shared-memory architectures and interconnection networks, and to obtain generalized methods for implementing algorithm-based fault tolerance (ABFT) on multiprocessor architectures. We proposed a theory based on orthogonal graphs to represent many well-known interconnection networks such as the binary m-cube, spanning-bus meshes, multistage interconnection networks, etc. A previously proposed multiprocessor architecture called the Orthogonal Multiprocessor (OMP) is also a special case of this method. The simplicity of the graph construction rules permits us to characterize and understand the differences and similarities among networks like the SW-banyan, the baseline network, among others. This opens the way for discovering new structures by studying different possible combinations of the parameters which define orthogonal graphs. In the area of ABFT, we proposed general synthesis-for-fault-tolerance methods for multiprocessor architectures based on dependence graphs. Integrating fault tolerance during synthesis allows us to reduce the overheads considerably. At the same time it allows us to attack problems which could not be treated in any general way before. Most of the existing ABFT techniques can be obtained by our method. No such method has been presented before. We next proposed methods for designing ABFT systems with an optimal number of checks using randomized algorithms, where no known deterministic method could provide optimality. We successfully applied the randomized method to the problems of s-error detectability, s-error diagnosability and easy diagnosis. We then proposed a design method for fault detectable/locatable ABFT systems and presented bounds on the different parameters used in such a system. We considered the application of ABFT techniques to massively parallel systems. We presented a low-overhead, high fault-coverage ABFT scheme for FFT networks. We finally presented fault-detecting/locating schedules for computations DAG's implemented on multiprocessor systems.			
14. SUBJECT TERMS Algorithm-based fault tolerance, orthogonal graphs		15. NUMBER OF PAGES 16	
17. SECURITY CLASSIFICATION OF REPORT unclassified		16. PRICE CODE	
18. SECURITY CLASSIFICATION OF THIS PAGE unclassified		17. SECURITY CLASSIFICATION OF ABSTRACT unclassified	
19. SECURITY CLASSIFICATION OF ABSTRACT unclassified		20. LIMITATION OF ABSTRACT UL 5008	

92-12950



FAULT TOLERANT PARALLEL COMPUTING IN ORTHOGONAL SHARED-
MEMORY AND RELATED ARCHITECTURES

Niraj K. Jha* and Isaac D. Scherson**

* Dept. of Electrical Engineering, Princeton University, Princeton, NJ 08544

** Dept. of Information and Computer Science, Univ. of California, Irvine, CA 92717

April 2, 1992

Final Technical Report for Period Jan. 1, 1990 - Dec. 31, 1991 for Grant AFOSR-90-
0144

Approved for public release: distribution unlimited

Prepared for

Air Force Office of Scientific Research
Building 410,
Bolling AFB,
D.C. 20332-6448



Handwritten checkmark and various stamps and markings on the right side of the page, including a large 'A-1' handwritten label.

FINAL TECHNICAL PROGRESS REPORT

Abstract

The aim of the research summarized in this final report was to investigate a class of orthogonal shared-memory architectures and interconnection networks, and to obtain generalized methods for implementing algorithm-based fault tolerance (ABFT) on multiprocessor architectures.

We proposed a theory based on orthogonal graphs to represent many well-known interconnection networks such as the binary m-cube, spanning-bus meshes, multistage interconnection networks, etc. A previously proposed multiprocessor architecture called the Orthogonal Multiprocessor (OMP) is also a special case of this method. The simplicity of the graph construction rules permits us to characterize and understand the differences and similarities among networks like the SW-banyan, the baseline network, among others. This opens the way for discovering new structures by studying different possible combinations of the parameters which define orthogonal graphs.

In the area of ABFT, we proposed general synthesis-for-fault-tolerance methods for multiprocessor architectures based on dependence graphs. Integrating fault tolerance during synthesis allows us to reduce the overheads considerably. At the same time it allows us to attack problems which could not be treated in any general way before. Most of the existing ABFT techniques can be obtained by our method. No such method has been presented before. We next proposed methods for designing ABFT systems with an optimal number of checks using randomized algorithms, where no known deterministic method could provide optimality. We successfully applied the randomized method to the problems of s-error detectability, s-error diagnosability and easy diagnosis. We then proposed a design method for t-fault detectable/locatable ABFT systems and presented bounds on the different parameters used in such a system. We considered the application of ABFT techniques to massively parallel systems. We presented a low-overhead, high fault-coverage ABFT scheme for FFT networks. We finally presented fault-detecting/locating schedules for computations DAG's implemented on multiprocessor systems.

A Summary of Overall Progress

This section summarizes the progress made with the help of the Grant AFOSR-90-0144 awarded by Air Force Office of Scientific Research jointly to the principal investigators, Niraj K. Jha and Isaac Scherson. We give below a brief account of the research accomplished during the two years for which funding was given.

Eleven conference and six journal papers (all in IEEE Transactions) have been written acknowledging this grant. Among the journal papers, one has been published, one accepted for publication, one has been revised, one is under review, and two are about to be submitted in the near future. One of the conference papers won the Best Paper Award at the International Conference on Parallel Processing, 1990. Some other papers have been presented/accepted at prestigious conferences like the IEEE International Symposium on Fault Tolerant Computing. The acceptance rates at many of these conferences is as low as 20%. Copies of the papers are also being sent with this report. The research work can be broken up into two areas: (1) Construction and fault diagnosis of interconnection networks (IN's), and (2) Algorithm-Based Fault Tolerance (ABFT) techniques for parallel processing architectures.

A. Construction and Fault Diagnosis of INs

In a Best-Paper-Award winning paper [1] and its journal version [2], we showed how an orthogonal graph-based representation of a class of interconnection networks can be obtained. The proposed theory is applicable to many well-known interconnection networks such as the binary m-cube and spanning-bus meshes. Orthogonal graphs were also used for the construction of multistage interconnection networks. We provided connectivity and placement rules and showed that these yielded a large number

of well-known networks. We had previously proposed a multiprocessor architecture called the Orthogonal Multiprocessor (OMP) (this architecture was also independently proposed by a group at USC). In OMP, access is defined by either rows or columns, hence the name. It was successfully applied to many vector processing problems. OMP is a particular case of the generalized theory based on orthogonal graphs that was developed in [1]. Mapping of orthogonal graphs as switching networks leads to the generation of multistage interconnection networks (MIN's). The simplicity of the graph construction rules permits the description of well-known networks as well as the understanding of their differences and similarities. These networks include the SW-banyan, the baseline network, among others. The importance of this approach lies in the fact that hypercube-like machine equivalences can be easily stated. Routing in orthogonal graphs is shown to reduce to the *node covering* problem in bipartite graphs. We believe that by studying different possible combinations of the parameters which define orthogonal graphs, new structures may be discovered. Of particular importance is its applicability to the study of reliable systems. A systematic methodology might be found which yields the desired degree of fault tolerance based on formal parameters that define the multiprocessing system.

We extended the previous work done in [1, 2] in [3]. We showed that a very simple relaxation of the omega graph (a particular case of orthogonal graphs) construction rule leads to an interesting class of shared-memory systems. Because this rule can be interpreted as the composition of omega graphs of different dimensions, the resulting graphs are called multidimensional orthogonal graphs. A design methodology was proposed for the implementation of the interconnection network required by a functional shared-memory system. The methodology results in the definition of the type of

multistage network which connects a number of processors, on one side, to a larger number of memory modules on the output side. The network is consistent with the constraint that all processors gain conflict-free access to the bank of memory modules for different access modes. We feel that more work on mapping scalable algorithms onto these shared memory systems may well lead to the automatic generation of special-purpose feasible systems.

In [4] we showed how to embed binary trees in orthogonal graphs. This is important since binary trees are common in computational algorithms. From the embedding procedure, an isomorphic binary tree is generated with a node labeling order similar to the traversal order of a breadth-first spanning tree. In the case of orthogonal graphs describing multidimensional access memory configurations, the embedded isomorphic tree can be traversed with only two link modes.

In [5] we looked at the problem of routing between any two nodes of an orthogonal graph. This problem can be reduced to a node covering problem in the bipartite coverage graph. A minimum cover results in the shortest path. In general, the minimum node cover problem is NP-complete. However, because of the regular pattern of edges for the bipartite graph for the orthogonal graphs, a minimum cover can be found in time polynomial in the number of bit-nodes of the bipartite graph. So the complexity is only quadratic in the logarithm of the number of nodes in the original orthogonal graph.

A key step in providing network reliability and fault tolerance in MIN's is the detection and location of faulty elements in it. In previous methods, the test results are distributed among all processors. This requires a host processor to collect all test

results and diagnose the system for faulty elements based on the syndrome. However, such a centralized scheme requires the host processor and the bus to be a hardcore (i.e. their failure makes the scheme useless). Furthermore, in a system with no host, one processor has to be dedicated just for fault diagnosis. In [6] a distributed on-line fault diagnosis method for a multi-path MIN, the Augmented Shuffle Exchange Network (ASEN), is presented. Such networks depend on an effective diagnosis scheme to perform fault tolerant routing. The test patterns applied in this method can be applied asynchronously, which means that a processor can apply its tests whenever it is not busy. Thus, the system performance is not degraded by this method.

B. ABFT Techniques for Multiprocessor Architectures

Algorithm-based fault tolerance (ABFT) is a low-overhead fault tolerance scheme for high-speed parallel processing systems. To minimize the effect of erroneous data in such systems, ABFT schemes employ concurrent error detection. In other words, erroneous data are detected concurrently with normal operation. ABFT systems are also useful for concurrent fault location, once errors produced by a fault have been detected. The data produced by an ABFT system are encoded at the system level. The encoded data are then used to verify that the system is fault-free using a set of "checks".

While many ABFT schemes exist for obtaining fault tolerant implementations of particular algorithms on particular architectures, not much has been done on obtaining a generalized method. In [7, 8] we proposed a general synthesis-for-fault-tolerance approach to attack this problem. In this approach, rather than adding fault tolerance features after the system has been synthesized, we add these features during the syn-

thesis process itself. This allows us to reduce the hardware and time overhead required for fault tolerance considerably. This method is based on dependence graphs which are extensively used in the design of VLSI array processors. Most of the existing ABFT schemes presented by previous researchers can be obtained by our method. Thus our method unifies existing results. At the same time, it provides a framework for attacking problems which were not even considered in much detail before. For example, our method can be used to obtain ABFT schemes for non-linear problems, whereas most of the previous methods have limited themselves to linear problems only.

An ABFT system is said to be t -fault (error) detectable/diagnosable if simultaneous faults in t or fewer processors (simultaneous errors in t or fewer data elements) can be detected/located at run-time. Such systems are typically modeled by a tripartite graph consisting of processor, data and check nodes. In [9] we provide bounds on the various parameters needed to design such systems. We also give a design method which uses a composition technique for deriving complex ABFT systems from simpler unit systems. For the design of t -fault detectable systems, we allow sharing of data, whereas the previous method does not. Another advantage of our method is that the checks are uniform, i.e. all the checks have the same parameters. This can considerably ease the design of the checks as well as make the hardware and time overhead incurred by the different checks the same, which is obviously desirable.

Designing checks to locate or detect errors in the data is an important problem and plays an important role in the area of ABFT. We presented solutions to this problem in [10]. Our checks are assumed to be of the simplest kind, i.e. a check can

operate without any restriction on any subset of the data and can reliably detect up to one error in this set of data. In [10] we showed how to design the data-check (*DC*) relationship optimally, i.e. using the least possible number of checks. For the first time, we gave a general procedure for designing checks to locate s errors, given any value for s . We also considered the problem of designing checks to detect s errors in the data. This is the first optimal construction for this problem. The procedure for designing the checks are simple and novel. We showed how one can modify these constructions to produce uniform checks, i.e. checks which are identical and check the same number of elements. We also gave, for the first time, a method for constructing the *DC* relationship so that a linear-time diagnosis algorithm can be used for diagnosing (locating) faults in the system. If a system is not designed for easy diagnosability, present diagnosis algorithms require exponential time. Finally, we presented methods for constructing the *DC* graph for systems which are simultaneously s -error diagnosable and t -error detectable, $t > s$. Thus, in this paper we have presented the only or the best-known solutions to three major problems and two minor problems in the area of ABFT. These results are also shown to be optimal or near-optimal. They can be used along with any general technique for designing fault tolerant *PDC* graphs.

In [11] we considered the applicability of ABFT to massively parallel scientific computation. Existing ABFT schemes can provide effective fault tolerance at a low cost for computation on matrices of moderate size; however, the methods do not scale well to floating-point operations on large systems. This paper proposes the use of *partitioned linear codes* to provide scalability. Matrix algorithms employing this scheme are presented and compared to current ABFT schemes, with respect to numerical stability and hardware/time overhead. The partitioned scheme provides scalable linear

codes with improved numerical properties with only a small increase in hardware and running time overhead. Many ABFT schemes have been proposed in the past for fast Fourier transform (FFT) networks. In [12] we propose a new ABFT scheme for FFT networks. We show that our new approach maintains the high throughput of the previous schemes, yet needs lower hardware overhead and achieves higher fault coverage than previous schemes by Jou et al and Tao et al.

In [13] we investigate issues concerning the construction of minimal-length fault-detecting and fault-locating schedules for computation DAG's implemented on multiprocessor systems. The basic idea used here is to duplicate computations by using the idle processors and perform comparisons on these duplicated computations to detect or locate the faults. Earlier work in this area focussed entirely on constructing fault-secure schedules. We develop conditions for a schedule to be fault-detecting or fault-locating and further use these conditions to propose schemes for construction of the schedules. Lowerbounds on the length of the schedules are calculated and it is shown that our schedules meet the lowerbounds in most cases. A method for actual fault diagnosis from the results of the fault-locating schedules is also proposed.

REFERENCES

- [1] I. Scherson, "Orthogonal graphs and the analysis and construction of a class of multistage interconnection networks," *International Conference on Parallel Processing*, St. Charles, IL, pp. I-380 to I-387, Aug. 1990 (won the Best Paper Award).
- [2] I. Scherson, "Orthogonal graphs for the construction of a class of interconnection networks," *IEEE Transactions on Parallel and Distributed Systems*, vol. 2, no. 1, pp. 3-19, Jan. 1991.
- [3] I. Scherson, "Multidimensional access shared memory parallel processing systems," *International Parallel Processing Symposium*, Apr. 1991.
- [4] I. Scherson and C.-Y. Huang, "Embedding binary trees in orthogonal graphs," *International Conference on Parallel Processing*, St. Charles, IL, pp. 271-274, Aug. 1991.
- [5] S. Bhatia, D. S. Hirschberg, and I. D. Scherson, "Shortest paths in orthogonal graphs," *Annual Allerton Conference on Communication, Control, and Computing*, Allerton, IL, pp. 488-497, Oct. 1991.
- [6] S.-J. Wang, A. Osborne and V. P. Kumar, "Distributed diagnosis of faults in a multiple-path multi-stage interconnection network," *European Test Conference*, Munich, Germany, Apr. 1991.
- [7] B. Vinnakota and N. K. Jha, "A dependence graph-based approach to the design of algorithm-based fault tolerant systems," *IEEE International Symposium on Fault-Tolerant Computing*, Newcastle-upon-Tyne, U.K., June 1990.
- [8] B. Vinnakota and N. K. Jha, "Synthesis of algorithm-based fault tolerant systems from dependence graphs," accepted for *IEEE Transactions on Parallel and Distributed Systems*.
- [9] B. Vinnakota and N. K. Jha, "Design of multiprocessor systems for concurrent error detection and fault diagnosis," *IEEE International Symposium on Fault-Tolerant Computing*, Montreal, Canada, June 1991. An extended version submitted to *IEEE Transactions on Parallel & Distributed Systems*.
- [10] R. K. Sitaraman and N. K. Jha, "Optimal design of checks for error detection and location in fault tolerant multiprocessor systems," *International Conference on Fault-Tolerant Computing Systems*, Nuremberg, Germany, Sept. 1991. An extended version revised for *IEEE Transactions on Computers*.
- [11] J. Rexford and N. K. Jha, "Algorithm-based fault tolerance for floating-point operations in massively parallel systems," to be presented at *IEEE Int. Symp. on Circuits & Systems*, San Diego, May 1992. An extended version being submitted to *IEEE Transactions on Parallel & Distributed Systems*.
- [12] S.-J. Wang and N. K. Jha, "Algorithm-based fault tolerance for FFT networks," to be presented at *IEEE Int. Symp. on Circuits & Systems*, San Diego, May 1992. An extended version being submitted to *IEEE Transactions on Computers*.
- [13] S. Yajnik and N. K. Jha, "Design and analysis of fault-detecting and fault-locating schedules for computation DAGs," *Int. Parallel Processing Symp.*, Beverly Hills, Mar. 1992.