

767 Warren Road, Ithaca, New York 14850 Office: (607) 257-8827 Fax: (607) 257-7540



November 26, 1991

Dr. Erhard Schimitschek, Scientific Officer ATTN: Code 808 REF: N00014-91-C-0222 Naval Ocean Systems Center 271 Catalina Boulevard San Diego, CA 92152-5000

> Re: Contractor Northeast Semiconductor, Inc. : Address 767 Warren Road, Ithaca, NY 14850 : Req. No. s405811srv02/17 APR : Contract No. N00014-91-C-0222 : Report Date November 26, 1991 Report Title First Monthly Technical Report : Period Covered : October through November, 1991

Dear Dr. Schimitschek:

Northeast Semiconductor, Inc. encloses its First Monthly Technical (Line Item #0002) pursuant to the provisions of contract Section B entitled, "Supplies or Services and Prices/Costs" for the period of October through November, 1991.

# Innovative Techniques for the Production of Low Cost 2D Laser Diode Arrays

## 1.0 OBJECTIVE

The primary objective of this program is to develop a low cost, high yielding methodology for processing, packaging and characterization of MBE grown two dimensional high power laser diode arrays. Projected increases in overall yield of AlGaAs diode lasers would reduce manufacturing cost from the current \$10 to \$20 per peak watt to below \$3 per peak watt. Emphasis will be placed on innovative packaging techniques that will utilize recent advances in diamond heat sinking technology.

This document has been approved for public release and sale; its distribution is unlimited.





## 2.0 PROGRAM METHOD AND SCHEDULE

This program consists of four phases which will demonstrate reduced manufacturing cost and improved device performance of NSI's MBE laser diode arrays. The four phases listed below will result in milestones in processing, packaging, and testing along with delivery of the specified number of 5-bar laser arrays.

(i) <u>Concept phase</u>: Conceptual design and organization of this phase II program. NSI will utilize the current side cooled strained relief package to manufacture 5-bar laser diode arrays for base line evaluation. (Deliverables: 3 5-bar arrays.)

(ii) <u>Backplane phase</u>: Development of a copper backplane cooling technology that incorporates CVD diamond submounts. This phase will also include the completion of room temperature photoluminescence development. (Deliverables: 5 5-bar arrays.)

(iii) <u>Diamond Backplane phase</u>: Develop a CVD diamond backplane cooling scheme that will utilize smaller CVD submounts. The reduction in submount size is to decrease the thermal resistance from the laser bar to the backplane. (Deliverables: 5 5-bar arrays.)

(iv) Liquid Cooled Submount phase: An innovative liquid cooled package will be developed. The CVD diamond submounts will be hermetically sealed, electrically isolated and liquid cooled. (Deliverables: 5 5-bar arrays.)

The following global issues not mentioned above will be investigated continuously throughout all four phases of this program:

- design and development of a mask set to increase processing and packaging yields,
- (2) development and updating of MBE growth software,
- (3) design and development of an in-house facet coating station,
- (4) evaluation of different facet coating materials,
- (5) development of automated tests,

(6) life test and burn-in development.

The master schedule for this program is shown in Table 1. Each phase will require wafer growth, processing, assembly and test. The schedule shows the estimated number of sample fabrications and tests, as well as the time of hardware deliverables and reports.

Innovative Techniques for the Production of Low Cost 2D Laser Diode Arrays

91 12 3 002

,

Northeast Semiconductor, Inc. First Monthly Technical Report

#### 3.0 PROGRESS THIS PERIOD

#### 3.1 <u>Wafer Growths</u>

As of this date, no wafers have been grown for this contract. NSI MBE machines are currently undergoing a rigorous bakeout and recalibration exercise to improve the quality and performance of the material. It is estimated that wafer growths will begin for this contract in the second week of December.

### 3.2 Processing

Current efforts are focussed on designing a new mask set. The new mask set will increase processing yield by providing a metalization lift off in the continuous scribe paths. This, in conjunction with the elimination of individual bar numbers, will reduce the risks of current leakage. Also included in this mask set will be a series of test bars to perform pre-packaging evaluations and screening to increase yield.

A facet coating experiment is currently underway. Three facet coating runs were performed by Evaporated Metal Eilms, Inc. of Ithaca (EMF). Each run had a different front facet coating material applied to determine their effects on device performance and reliability. The three front facet materials being evaluated are:  $TiO_2$ ,  $Ta_2O_5$ , and  $Al_2O_3$  & SiO while the rear facets remain constant with Al2O3. These arrays will be life tested in N<sub>2</sub> and air and compared to NSI's standard  $Al_2O_3$  front facet coating. Results will be included in the next monthly report.

#### 3.3 <u>Testing</u>

Photoluminescence (PL) measurements are done on all of NSI's laser wafers. PL data does give a good indication of device wavelength. However, correlation between device performance and PL has not yet been established. Efforts are being made to automate the PL measurements and correlate PL intensity to laser diode performance.

Progress has been made in designing a new, more reliable life test pulser. The pulser now in use has a history of frequent circuit failures. Prototyping should be completed by the end of December.

### 3.4 Assembly and Packaging

Major development has taken place this period to increase packaging yield through improvements to the solder joint. Initially, NSI utilized a 50  $\mu$ m thick InPb solder preform which resulted in excessive solder causing various package failures.

Innovative Techniques for the Production of Low Cost 2D Laser Diode Arrays

Northeast Semiconductor, Inc. First Monthly Technical Report

Next, 100% indium plating was investigated. Approximately 15 µm of In solder was plated, but was plagued by voids and unknown contaminations. Arrays were successfully fabricated with In plated solder, but due to excessive voids in the solder joint and the enormous labor involved, this approach was abandoned.

Evaporation of the solder was then investigated. NSI has successfully evaporated 100%In and InPb composition onto the submounts, which has resulted in an enormous increase in packaging yield Although solder evaporation has been reproducible for NSI, more development needs to be performed on the optimal thickness and composition required.

Efforts are also being taken to evaluated CVD diamond vendors for the 2nd, 3rd and 4th phase of this program. Figure 1 shows the proposed CVD diamond submount that will be used for metalization evaluation and development of the copper backplane technology.

#### 4.0 PLANS FOR DECEMBER

For the month of December, NSI plans to grow a minimum of four wafers for this program. Investigation will continue on facet coating materials, PL correlation to device performance, evaporated solder compositions/thicknesses, and CVD diamond. Design will begin for the in-house facet coating station. A11 global issues mentioned in Section 2.0 will be addressed and continuously investigated during this program.

Very truly yours, 1 Mighael/J. 600K

Principal Investigator Northeast Semiconductor, Inc.

í

:nd Encl: 1 Copy of 1st Monthly Technical Report

cc: (1 copy)(1 copy)DCMAO Syracuse ATTN: Mr. Robert Balstra, ACO Laboratory 615 Erie Boulevard West ATTN: Code 2627 Syracuse, NY 13204-2409 (2 copies) (1 copy)Defense Technical Information Strategic Defense Initiative

Center Alexandria, VA 22304-6145 Bldg. 5, Cameron Station

Director, Naval Research Washington, DC 20375

Organization ATTN: T/IS The Pentagon Washington, DC 20301-7100

Innovative Techniques for the Production of Low Cost 2D Laser Diode Arrays

PROJECT(S) : OWR PHASE II	DE	PARTMENT : LASER PRODUCT LINE	KEY O : Start Task	DAT	Ž  Ш	OVEM	BER 3	20, 19	16		
PAGE 1 of 2 MIGH YELD EPITAXIAL GROWTH SYSTEM QUALIFICATION         1991	<u>a</u>	PROJECT(S) : ONR PHASE II	Completion Date 1	PREPARED B	<u> </u>   <u> </u>   <u> </u>	EOFFF	IEY T	BUR	NHA	Σ	
PAGE 1 of 2 MLESTONES         A         S         O         D         J         M         J         A         N         J         A         N         J         J         A         A         A		N00014-91-C-0222	Completion Date 2	APPROVED B							
MLEALURES         A         S         O         D         J         F         M         J         A         S         O         N         D         J         F         M         J         J         A         M         J         J         M         J         J         M		PAGE 1 of 2	1991	992		ļ		195	33	╞	ł
HIGH VIELD EPITAXIAL GROWTH       SYSTEM OUALIFICATION       SYSTEM OUALIFICATION       SYSTEM OUALIFICATION         WAFER STARTS       WAFER STARTS       WAFER STARTS       S       3		MILESIONES	V V V V V V V V V V V V V V V V V V V	0 S V r	z	٦	<u>м</u>	4	ž		<u> ۲</u>
SYSTEM GUALIFICATION       O       A       4       4       4       4       4       3		HIGH YIELD EPITAXIAL GROWTH					-		+		
WAFEN STARTS         WAFEN STARTS         WAFEN STARTS         A         4         4         4         4         3		SYSTEM QUALIFICATION									
REVIEW INCOMING INSPECTION         Review Incoming inspectind inspectinding inspection         Review Incoming in		WAFER STARTS	4 4 4 3 3 3	3 3 3 3	3 3	3 3	3	3	3 3	3	
UPDATE GROWTH SOFTWARE       O       I <td></td> <td>REVIEW INCOMING INSPECTION</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>		REVIEW INCOMING INSPECTION									
WAFER PROCESSING       WAFER PROCESSING       WAFER PROCESSING       WAFER PROCESSING         PROCESSING STARTS       2 <td< td=""><td></td><td>UPDATE GROWTH SOFTWARE</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>4</td><td></td></td<>		UPDATE GROWTH SOFTWARE								4	
WAFER PROCESSING       YA											
PROCESSING STARTS       2 <th2< th="">       2       <th2< th="">     &lt;</th2<></th2<>		WAFER PROCESSING									
DEVELOP ROOM TEMP PL TEST         OFF         OFF <td></td> <td>PROCESSING STARTS</td> <td>2 2 2 2 2 2 2</td> <td>2 2 2 2 2</td> <td>2</td> <td>2 2</td> <td>ম</td> <td>2</td> <td>2</td> <td>2</td> <td>- 23</td>		PROCESSING STARTS	2 2 2 2 2 2 2	2 2 2 2 2	2	2 2	ম	2	2	2	- 23
DEVELOP FACET COATING       DEVELOP AUTOMATED TESTS       DEVELoP AUTOMATED TESTS <td></td> <td>DEVELOP ROOM TEMP PL TEST</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>		DEVELOP ROOM TEMP PL TEST									
PACKAGING       1-1       1 <td< td=""><td></td><td>DEVELOP FACET COATING</td><td></td><td></td><td></td><td>ব</td><td></td><td></td><td></td><td></td><td></td></td<>		DEVELOP FACET COATING				ব					
PACKAGING       15 30       30 10       10       10       10       10       10       10       10       10       10       30       30       30       10       10       10       10       30 </td <td></td>											
1-BAR SUBMOUNTS       15 30       30 10       10       10       10       10       10       10       10       10       10       30       30       10       10       10       30       30       30       10       10       10       10       30       30       30       10 <t< td=""><td></td><td>PACKAGING</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></t<>		PACKAGING									
5-BAR ARRAYS       5-BAR ARRAYS       6       6       6       7       7       7       7         CUBRENT       CUBRENT       6       7       10       7       7       7       7         CUBRENT       CUBRENT       7       7       10       7       7       7       7         CUBRENT       CUBACKPLANE       7       7       10       7       7       7       7       7         CVD DIAMOND       7       7       7       10       7       7       7       7       7       7         CVD DIAMOND       7 <t< td=""><td></td><td>1-BAR SUBMOUNTS</td><td>15 30 30 10 10 10 10 3</td><td>0 30 10 10 10</td><td>10 3</td><td>030</td><td>10 10</td><td>101</td><td>10 3</td><td>ю Ю</td><td></td></t<>		1-BAR SUBMOUNTS	15 30 30 10 10 10 10 3	0 30 10 10 10	10 3	030	10 10	101	10 3	ю Ю	
CURRENT       CUBACKPLANE       6       1		5-BAR ARRAYS									
CUBACKPLANE       CUBACKPLANE       10 <td< td=""><td></td><td>CURRENT</td><td>9</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></td<>		CURRENT	9								
CVD DIAMOND       EGW COOLED       10       10       10         EGW COOLED       EGW COOLED       10       10       10         TESTING       10       10       10       10       10         TESTING       10       10       10       10       10         TESTING       10       10       10       10       10         LIFE TESTS/BURN-IN       10       10       10       10       10       10		Cu BACKPLANE		10							
EGW COOLED EGW COOLED TESTING		CVD DIAMOND					0				
		EGW COOLED									10
TESTING         DEVELOP AUTOMATED TESTS         DEVELOP AUTOMATED TESTS         D         LIFE TESTS/BURN.IN											
		TESTING									
		DEVELOP AUTOMATED TESTS							┝┼╴	N	
		LIFE TESTS/BURN-IN							╟─	ΗŇ	

TABLE 1. MASTER SCHEDULE FOR SBIR PHASE I CONTRACT NO. N00014-91-C-0222

Innovative Techniques for the Production of Low Cost 2D Laser Diode Arrays

Northeast Semiconductor, Inc.Contract No. N00014-91-C-0222First Monthly Technical ReportPage 5

Page 5

		×		Ķ						$\!$					5					I
		3		$\square$	L				$\mathbb{Z}$											L
HAN		~		$\square$	<u> </u>			$\boxtimes$												
1991 INN	993	Z		$\square$	<u> </u>															
BU	Ē	۲							$\leq$			L								
EPARTMENT : LASER PRODUCT LINE       KEY       Start Task       DATE : NOVEMBER 20, 1991         PROJECT(S) : ONR PHASE II       Start Task       DATE : NOVEMBER 20, 1991         PROJECT(S) : ONR PHASE II       Start Task       DATE : NOVEMBER 20, 1991         PROJECT(S) : ONR PHASE II       Start Task       DATE : NOVEMBER 20, 1991         PROJECT(S) : ONR PHASE II       Start Task       DATE : NOVEMBER 20, 1991         PROJECT(S) : ONR PHASE II       Start Task       DATE : NOVEMBER 20, 1991         PROJECT(S) : ONR PHASE II       Start Task       DATE : NOVEMBER 20, 1991         PROJECT(S) : ONR PHASE II       Start Task       DATE : NOVEMBER 20, 1991		2		$\square$				B												
AB6		<u> </u>												S						
OFI									$\mathbb{Z}$											
N 8		۵			ļ			$\leq$												
 		z						$\square$												
0 B D B		0					L		$\leq$		ļ									
c VRE VE(		S						$\mathbb{Z}$												
EP/	ŀ	۲		$\square$				$\square$					S					_		
PR API	92	<u></u>							$\triangleleft$											
	6	<u> </u>						$\triangleleft$												
PARTMENT : LASER PRODUCT LINE       KEY       Start Task       DATE : NOVEMBER 20, 1991         ROJECT(S) : ONR PHASE II       Start Task       DATE : NOVEMBER 20, 1991         ROJECT(S) : ONR PHASE II       Start Task       DATE : NOVEMBER 20, 1991         N00014-91-C-0222       Start Task       DATE : NOVEMBER 20, 1991		2						$\triangleleft$									 			
		۲		II.					$\square$											
		N		0	<u> </u>			Ø				3								
rt Ta estor nple nple		<u>u</u>		<u> </u>				$\square$												
Sta Mile Con Con		ح							$\mathbb{C}$											
•• •• •• ••		0						K												
0000		z					L	$\square$												
	5	0																		
ζ.	쀠	o س																		
		۷																		
PARTMENT : LASER PRODUCT LINE ROJECT(S) : ONR PHASE II N00014-91-C-0222	PAGE 2 of 2	(CONTINUED)	TESTING (CONTINUED)	5-BAR ARRAYS		DELIVERABLES	REPORTS	MONTHLY	QUARTERLY	FINAL	5-BAR ARRAYS	CURRENT	Cu BACKPLANE	CVD DIAMOND	EGW COOLED					
DEP PF																		-		

Innovative Techniques for the Production of Low Cost 2D Laser Diode Arrays

Northeast Semiconductor, Inc. First Monthly Technical Report

. •

•

Contract No. N00014-91-C-0222 Page 6 . . . \*

Innovative Techniques for the Production of Low Cost 2D Laser Diode Arrays

