



② ✓

Semiannual Report: July 1991 - December 1991

Asynchronous Design for Parallel Processing Architectures

Contract No.: N00014-89-J-3036

Principal Investigator: Teresa H.-Y. Meng

CIS 132, Stanford University, Stanford, CA. 94305

Phone Number: (415) 725-3636

E-Mail Address: meng@tilden.stanford.edu

DTIC
ELECTE
S D D
JAN 08 1992

The objective of this research is to provide a design methodology for connecting heterogeneous hardware modules that have inherently different functional and timing behavior. With the constraints dictated by the system-level interaction, we need to adopt a modular design approach without compromising the global performance. The main task of this effort will be the development of the theory for optimal interface circuit synthesis from a high-level specification, with emphasis on testability and performance.

In the past six months, we have concentrated on the gate-level synthesis of asynchronous control circuits and introducing timing information into the synthesis process to increase circuit performance.

Gate-Level Synthesis of Speed-Independent Circuits

In our previous work we have addressed the problem of the testability for two kinds of asynchronous design: speed-independent circuits [1] and self "timed" circuits [2]. The testability results are based on the fact that asynchronous circuits are usually implemented by a collection of gates (the gate-level implementation). The next goal is to provide a synthesis tool that will generate a gate-level representation of a specified asynchronous circuit which is suitable for a standard-cell or gate-array implementation.

It has been shown that arbitrary delay elements can be added to a hazardous timed circuit to create a hazard-free design. We investigate the synthesis of gate-level hazard-free circuits *without* added delay elements, because such elements are bound to degrade circuit performance. We have developed heuristic algorithms to synthesize gate-level speed-independent circuits from a state-transition-diagram specification. The synthesis algorithms assume a realistic set of gates as building blocks, namely, AND gates, OR gates, and C-elements, with inverters attached to inputs if desired. The synthesized circuits are guaranteed to be hazard-free under all possible relative delays among the gates [3]. We are currently incorporating these algorithms into a synthesis system. When combined with translators of high-level language descriptions, such as communicating sequential processes (CSP) or signal transition graphs (STG), we can use this synthesis system to synthesize gate-level implementations from existing high-level languages.

One important feature of our algorithms is that they incorporate speed-independence-preserving logic optimizations. These optimizations are important for two reasons. First, we have found that significant savings in area and delay can be achieved in speed-independent designs, which in all existing synthesis systems has not been considered. Secondly, the speed-independence-preserving optimizations are of theoretical importance. While logic optimizations-transformations are well known for synchronous circuits and for some restricted class of asynchronous circuits, logic optimizations for speed-independent circuits have yet to be exploited.

Synthesis of Timed Asynchronous Circuits

One of the primary arguments against the use of asynchronous circuits is the belief that their advantages are paid for in area or delay. In this work we show that we can reduce the circuit area

91-18556

This document has been approved
for public release and sale; its
distribution is unlimited

