



REPORT DOCUMENTATION PAGE		Form Approved OMB No. 0704-0188	
<small>Public reporting burden for this collection of information is estimated to average 1 hour per response, including the time for reviewing instructions, searching existing data sources, gathering and maintaining the data needed, and completing and reviewing the collection of information. Send comments regarding this burden estimate or any other aspect of this collection of information, including suggestions for reducing this burden, to Washington Headquarters Services, Directorate for Information Operations and Reports, 1215 Jefferson Davis Highway, Suite 1204, Arlington, VA 22202-4302, and to the Office of Management and Budget, Paperwork Reduction Project (0704-0188), Washington, DC 20503.</small>			
1. AGENCY USE ONLY (Leave blank)	2. REPORT DATE SEP 1991	3. REPORT TYPE AND DATES COVERED Final 10/1/87 - 12/31/90	
4. TITLE AND SUBTITLE Architecture Studies and System Demonstrations of Optical Parallel Processor for AI and NI		5. FUNDING NUMBERS AFOSR-88-0022 DARPA Order No. 6150	
6. AUTHOR(S) Dr. Sing H. Lee Dr. Sadik C. Esener		8. PERFORMING ORGANIZATION REPORT NUMBER AFOSR-TR- 91 0934	
7. PERFORMING ORGANIZATION NAME(S) AND ADDRESS(ES) Dept. of Electrical and Computer Engineering (ECE) Mail Code 0407, University of California, San Diego La Jolla, CA 92093-0407		10. SPONSORING / MONITORING AGENCY REPORT NUMBER Darpa	
9. SPONSORING / MONITORING AGENCY NAME(S) AND ADDRESS(ES) Air Force Office of Scientific Research (AFOSR/NE) Bldg 410 Bolling AFB, DC 20332-6448		11. SUPPLEMENTARY NOTES	
12a. DISTRIBUTION / AVAILABILITY STATEMENT no limitations		<p style="text-align: center;">DTIC SELECTE S D D JAN 03 1992</p>	
13. ABSTRACT (Maximum 200 words) During the contract period, we have studied architecture, algorithm, and system issues pertaining to the implementation of optoelectronic technology for Artificial Intelligence (AI) and Neural Intelligence (NI). As a result, we have developed the Programmable Opto-Electronic Multiprocessor (POEM) system. We have demonstrated the superiority of the POEM architecture over VLSI and other optical systems in many applications. We have developed or modified parallel AI algorithms for efficient implementation on POEM. Finally, we are currently assembling a prototype POEM system and subsystems necessary for future POEM systems.			
14. SUBJECT TERMS artificial intelligence, neural intelligence, programmable opto-electronic multiprocessor, architecture studies, algorithm studies		15. NUMBER OF PAGES 17	
17. SECURITY CLASSIFICATION OF REPORT UNCLASSIFIED		16. PRICE CODE	
18. SECURITY CLASSIFICATION OF THIS PAGE UNCLASSIFIED		19. SECURITY CLASSIFICATION OF ABSTRACT UNCLASSIFIED	
20. LIMITATION OF ABSTRACT UL		21. DISTRIBUTION STATEMENT OF ABSTRACT	

This document has been approved for public release and sale; its distribution is unlimited.

91-19213

Final Report
for
**Architecture Studies and System Demonstrations of Optical Parallel
Processor for AI and NI**

Sponsored by
Defense Advanced Research Projects Agency
DARPA Order No. 6150, Code 7D10
Monitored by AFOSR Under Grant No. AFOSR-88-0022

Grantee

The Regents of the University of California
University of California, San Diego
La Jolla, CA 92093

Reporting Period:

October 1, 1987 - December 31, 1990

Principal Investigators:

Sing H. Lee
(619) 534-2413

Sadik C. Esener
(619) 534-2732

Program Manager:

Dr. Alan Craig
(202) 767-4931

Accession For		
NTIS	CRA&I	<input checked="" type="checkbox"/>
DTIC	TAB	<input type="checkbox"/>
Unannounced		<input type="checkbox"/>
Justification		
By		
Distribution /		
Availability Codes		
Dist	Avail and/or Special	
A-1		

Architecture Studies and System Demonstrations of Optical Parallel Processors for AI and NI

During the contract period we have studied architecture, algorithm, and system issues pertaining to the implementation of optoelectronic technology for Artificial Intelligence (AI) and Neural Intelligence (NI). As a result, we have developed the Programmable Opto-Electronic Multiprocessor (POEM) system. We have demonstrated the superiority of the POEM architecture over VLSI and other optical systems in many applications. We have developed or modified parallel AI algorithms for efficient implementation on POEM. Finally, we are currently assembling a prototype POEM system and subsystems necessary for future POEM systems.

I. ARCHITECTURE STUDIES

Effective AI and NI applications require fine grain, massive parallelism with dense, reconfigurable interconnects. Free-space holographic optical interconnects between modulators and detectors offer faster, higher density connections with less energy consumption than electronics for connections longer than a certain break-even length [1]. Furthermore, free-space optical interconnects are immune to crosstalk. In addition to improving packaging density, optoelectronics relieves pin constraints imposed by VLSI technology, allowing parallel data loading. Efficient fault-tolerance techniques using reconfigurable optical interconnects can be implemented, since the functioning processing elements are not permanently coupled to a fixed interconnection. We have developed the Programmable Opto-Electronic Multiprocessor (POEM) architecture, shown in Figure 1, to exploit these advantages offered by optoelectronic technology.

The POEM architecture

POEM is a highly parallel architecture, based on wafer-scale integration (WSI) of optoelectronic processing elements (PEs), reconfigurable free-space optical interconnects, and 3-D optical memory. POEM can support any variation in the parameters commonly used to classify parallel systems such as granularity, topology, and synchrony. Unlike conventional parallel systems, POEM is not limited to fixed interconnection topology among the processors. Instead, reconfigurable optical interconnects provide the topologies that best fit the present algorithm. Fine grain POEM systems are especially effective for the rapid execution of symbolic information processing tasks and graph algorithms because of the programmability of the optical interconnections and the large number of simple PEs. In particular, it is expected to offer extremely

high performance for semantic networks, production systems, knowledge and relational data bases, and optimization problems.

Comparison to Symbolic Substitution

We have compared POEM to Symbolic Substitution (SS) in terms of computational efficiency, speed, size, energy utilization, programmability and fault tolerance [2]. We have found that POEM offers advantages over SS in each of these areas. For example, space-invariant SS systems are equivalent to a 2-D mesh-connected architecture, which is computationally inefficient in many applications. Though the use of multiple and complex substitution rules mediates against this limitation, such rules exact a heavy penalty in system power dissipation, size, and speed. We have categorized the complexity of SS rules and determined the relations between complexity and these parameters. The programmability of a digital computer is closely associated with its ability to implement random access memory (RAM). Space-invariant SS does not provide an efficient means of implementing RAM, limiting its applications and increasing programming complexity. Lastly, routing around faults in SS leads to additional constraints in the layout of a computation. POEM alleviates these problems by using energy efficient local electronic, and global optical connects. Each PE has local RAM to provide programming ease, while reconfigurable space-variant optical interconnects allow for efficient fault-tolerance.

Comparison to VLSI

We have also compared the POEM architecture with conventional VLSI-based computers. We have found that VLSI, although successful in medium grain MIMD computers, has had relatively little success in the area of general purpose, massively parallel SIMD computers. For example, the Connection Machine 2 has 64K processing elements and is a general purpose fine grain parallel computer, but its cost and size has limited the scope of application. In fine grain parallel computers, a large number of processing elements are required to solve interesting problems. Using fixed interconnection networks and routing implies that the message latency increases with increasing number of PEs. Thus, in fine grain parallel VLSI computers, the communication overhead can slow down the computation. Some progress has been made in VLSI-based mesh-connected computers that do not use routing, however, these machines perform well only on a limited class of specific problems, while the packaging technology used to create them makes the overall system high in cost and size. The Hughes 3-D WSI architecture has many features in common with POEM. By stacking wafers and interconnecting them in a 3-D mesh, with the third dimension serving as a bus, the Hughes architecture accomplishes many of the same performance characteristics expected in POEM. However, the constraint of mesh topology,

power dissipation, and yield management limit the performance of 3-D WSI below that expected from POEM.

II. ALGORITHM STUDIES

In order to determine the architectural requirements of an optoelectronic AI system, we have examined existing parallel AI models as well as developed new parallel algorithms. Our studies have concentrated on connectionist AI systems because their basic structure of many very simple processing elements can be directly mapped onto the POEM architecture. We have found that parallel matrix-algebraic formulations offer vast improvements in operational speed over sequential methods for many AI problems. For large, sparsely connected graphs, the space-bandwidth requirements of a matrix-algebraic formulation may be prohibitive. In this case, graph edges may be encoded as reprogrammable optical interconnections between processing elements.

Consistent Labeling:

Many tasks in AI can be seen as constraint satisfaction problems. Finding correct solutions to such problems involves searching through a large number of possibilities. The method of Consistent Labeling can extensively prune the search tree of a constraint satisfaction problem to allow for efficient determination of solutions. We have developed a highly parallel Consistent Labeling algorithm which maps well onto optoelectronic architectures [3].

Our algorithm uses a matrix encoding which is based on the algorithm conventionally associated with Consistent Labeling but larger in size. By using more space, we have significantly reduced the operating time. Our algorithm uses Boolean vector products, which require global communications but only limited dynamic range, making them well suited for optoelectronic implementation. The algorithm is capable of handling ternary and quaternary constraints, as well as obtaining k-consistency for any value of k, where k represents the depth to which data is analyzed for inconsistencies.

Expert Systems:

The data base search for matching in deterministic AI problems, such as those encountered in expert systems, often causes serious bottlenecks when performed on sequential electronic computers. These bottlenecks arise due to the exponential nature of the serial search process, which can be alleviated by parallel search. We have developed a matrix-algebraic formulation of the search process to achieve this parallelism [4].

In our formulation, the knowledge base of the expert system is stored in a set of Boolean matrices. Each matrix represents a particular attribute between ordered pairs. Inference and learning is achieved using simple matrix-matrix multiplication, matrix intersection and matrix composition operations. Global searches are performed in parallel by stating the desired attribute relations in a matrix equation.

NETL:

We have examined the feasibility of implementing the NETL knowledge-base system on the POEM architecture [NETL]. NETL is capable of performing search operations on the knowledge-base in near constant time, independent of the size of the knowledge-base. In NETL, knowledge is stored as a pattern of interconnections between many simple processing elements which allows quick parallel searches to be performed on the knowledge-base.

We have found that the fine-grain POEM architecture is well suited to NETL because of the large number of processing elements and programmable optical interconnects. Knowledge is encoded in the optical interconnections, which can change as new knowledge is added. An arbitrary number of interconnections from a given node can be achieved if extra processing elements, called fan-out units, are used. We have shown that the availability of arbitrary, reprogrammable optical interconnections offers a distinct advantage over electronic implementations of NETL.

III. OPTICAL STORAGE STUDIES

The POEM architecture requires 3-D optical storage and reconfigurable interconnections between 2-D processing arrays. Towards this end, we have experimentally characterized the photorefractive behavior and measured the holographic storage capacity of Cerium-doped SBN:60.

SBN:60 Characterization:

Volume holographic recording in photorefractive crystals is important for information storage and interconnection applications. Strontium Barium Niobate (SBN) provides excellent long-term storage and wave-mixing characteristics, with high index modulation and moderate sensitivity. SBN's recording sensitivity and diffraction efficiency increase substantially when an external field is applied along the grating wave vector. The applied field affects the writing and erasing processes differently. The resulting asymmetry can increase the capacity of SBN, since previously stored holograms become more resistant to erasure by additional superimposed

holograms.

In order to make accurate predictions on the number of holograms which can be stored, we have experimentally measured the behavior of Cerium-doped SBN:60 ($Sr_{0.6}Ba_{0.4}Nb_2O_6$) under applied field, and compared these results to theory [5]. We measured the field dependence of the recording and erasing response time and sensitivity, gain coefficient, and steady-state diffraction efficiency. The data followed the predictions of Kuktarev's band transport model. Using this model and our experimental data, we were able to predict the holographic storage capacity of SBN. Figure 2 shows the number of holograms, N_1 as a function of E_a for a 1 mm thick SBN:60 crystal with $\eta = 10\%$, 5% , and 1% . For $\eta = 1\%$, N increases from $O(1)$ at $E_a = 0$ to $O(100)$ at 10 to 20 KV/cm. Preliminary experiments in a 1 mm thick crystal support these predictions, although the maximum number of stored holograms was about 30% lower than expected. More conclusive investigation with holograms of images rather than plane waves is currently in progress.

IV. SYSTEM STUDIES

In order to exploit the advantage of photorefractive holographic storage in a system, we developed the Correlation Matrix-Tensor Multiplier (CMTM). Experiments are in progress to verify the CMTM system where holographic storage capacity of SBN:60 is used. In addition, we have begun implementation of a prototype POEM system with two 2×2 arrays of processing elements.

Correlation Matrix-Tensor Multiplier:

For efficient general purpose computing, the POEM system requires reconfigurable crossbar interconnection of the processing elements. For optimum use of electronic area, input and output apertures, and interconnection system volume, 2-D input and output arrays are used. The interconnection between 2-D input and 2-D output arrays requires a fourth-rank tensor operation. Towards this goal, we have developed the correlation matrix-tensor multiplier (CMTM) algorithm [6].

Figure 3 illustrates the basic concepts of the CMTM system. The matrix-tensor multiplication can be achieved using a correlation of an $N \times N$ input array with an $N \times N$ array of $N \times N$ subarrays. By phase-coding the input and tensor arrays, the background noise can be suppressed, since the phase codes cancel only at the output sites. The phase-coded tensor can be compressed to reduce its size and bandwidth, and to match the output array scale to that of the input. This reduction in size and bandwidth is made at the expense of signal-to-noise ratio at the output. Our theoretical calculations and computer simulations show that the average SNR scales

as $(K/N)^2F$, where K is the 1-D phase-code density and F is the average fan-in of the interconnection pattern. This means that for patterns where the fan-in is proportional to the number of inputs (as seems to be true for neural-network systems), the SNR is determined by the phase-code density only, independent of the array size.

We have been investigating experimental implementations of the CMTM system using both photorefractive crystals and computer generated holograms (CGH). The CGH experiment will allow us to verify the CMTM concept. We have used the CMTM simulation to generate a set of test patterns with predicted outputs, which were compared to experimental results. By using photorefractive volume holography, the interconnection can be made either by continuously mixing the input with a connection image, or by diffraction from one of several tensors, each previously stored as a single complex hologram.

Prototype POEM Implementation:

We have begun implementation of a prototype POEM system consisting of two planes of 2×2 arrays in a folded architecture. Each processing plane exists on a single CMOS chip. Each processing element has optical data detectors, while the chip controller has control and clock detectors. Each chip is wire bonded to a PLZT substrate with one optical modulator for each PE. Electronic output is available to monitor each PE during operation. E-beam fabricated CGHs provide a butterfly interconnection between the planes. Additional CGHs are used to couple light through the modulators and to focus signal beams onto the detectors. Laser diodes interfaced with a host computer transmit clock and control signals to each chip. Data input is achieved with an auxiliary PLZT SLM, also interfaced with the host computer, while data output is monitored with a silicon detector array. A micrograph of the POEM chip and the schematic optical system are shown in Figures 4 and 5 respectively.

In this implementation we use multiple-SIMD synchrony, where all PEs on the same plane operate in synchrony, but different instruction streams are sent to the two processing array modules. The processing element is a simple 1-bit processor with 64 bits of random access memory and three registers: a general purpose register, a sleep register for conditional execution and a carry register. There are thirteen instructions to perform logic, data movement, conditional execution, and I/O operations. The processing element has three optical data detectors. Two of these detectors receive data from the opposite array, while the third detector is used for loading data.

V. FUTURE RESEARCH

Several design and implementation issues need to be solved before the realization of parallel and distributed computing systems. Our previous implementation efforts have shown that approaches and architectures based on conventional electronic technologies will not result in successful implementations in when optoelectronic technologies. Hence, there is a need to develop technological trends and system concept unique to optoelectronic implementation. Also, for manufacturability of the optically interconnected parallel computing systems, we need to resolve issues related to packaging, design automation and testing and find new architectures which exploit fully the advantages of optical interconnections. Hence, for a continuation of our current effort, we will direct our future studies into areas such as: (a) integration of many electronic PEs with optical interconnections into a compact, rugged opto-electronic package of a minimum volume or size (i.e. opto-electronic packaging), (b) computer aided design and layout of opto-electronic PE's and optical components for different interconnection networks (i.e. development of an opto-electronic CAD), and (c) new architectures and schemes which address the reliability (fault tolerance) of the distributed multiprocessor computing system with many opto-electronic PEs and a complex interconnection network (i) application of the results of previous studies to combine the power of optoelectronic architectures for creating artificial intelligence with neural networks. We will emphasize the development of synapse arrays by combining electronic processing in the synapse and optical interconnection for the communication between synapses.

References

1. M. R. Feldman, S. C. Esener, C. C. Guest and S. H. Lee, "Comparison between optical and electrical interconnects based on power and speed considerations", *Appl. Opt.*, Vol. 27, 1742-1749, (1989).
2. "Programmable opto-electronic multiprocessors and their comparison with symbolic substitution for digital optical computing." with symbolic substitution for digital optical computing," F. Kiamilev, S. C. Esener, R. Paturi, Y. Fainman, P. Mercier, *Optical Engineering* Vol. 28, No. 4, pp. 396-409 (1989).
3. Gary C. Marsden, F. Kiamilev, Sadik Esener, and Sing H. Lee, "A highly parallel consistent labeling algorithm suitable for opto-electronic implementation," *Applied Optics* Vol. 30, No. 2, pp. 185-194 (1991).
4. Jack Y. Jau, F. Kiamilev, Y. Fainman, S. Esener, and Sing H. Lee, "Optical expert system based on matrix-algebraic formulation," *Applied Optics* Vol. 27, No. 24, pp. 5170-5175 (1983)
5. "Multiplex Holography in SBN:60 with Applied Field," J. E. Ford, Y. Takezomi, D. Bize. R. R. Neugoankar, Y. Fainman, S. H. Lee, Submitted to *JOSA A*, (1991).
6. "Array Interconnection by phase-coded optical correlation," Joseph E. Ford, Shaya Fainman and Sing H. Lee, *Optics Letters*, Vol. 15, No. 19, pp.1088-1090 (1990).

Publications Supported by the Grant

Journal Papers

1. "Optical expert system based on matrix-algebraic formulation," Jack Y. Jau, F. Kiamilev, Y. Fainman, S. Esener, and Sing H. Lee *Applied Optics* Vol. 27, No. 24, pp. 5170-5175 (1988)
2. "Programmable opto-electronic multiprocessors and their comparison with symbolic substitution for digital optical computing," F. Kiamilev, Sadik C. Esener, R. Paturi, Y. Fainman, P. Mercier, C. C. Guest, and Sing H. Lee, *Optical Engineering* Vol. 28, No. 4, pp. 396-409 (1989).
3. "Array Interconnection by phase-coded optical correlation," Joseph E. Ford, Shaya Fainman and Sing H. Lee, *Optics Letters*, Vol. 15, No. 19, pp.1088-1090 (1990).
4. "A highly parallel consistent labeling algorithm suitable for opto-electronic implementation," Gary C. Marsden, F. Kiamilev, Sadik Esener, and Sing H. Lee, *Applied Optics* Vol. 30, No. 2, pp. 185-194 (1991).
5. "Performance comparison between optoelectronic and VLSI multistage interconnection networks", Accepted for publication by *IEEE J. Lightwave Technology, Special Issue on Optical Interconnections (1991)*.
6. "Multiplex Holography in SBN:60 with Applied Field," J. E. Ford, Y. Taketomi, D. Bize, R. R. Neugoankar, Y. Fainman, S. H. Lee, Submitted to *JOSA A*, (1991).

Conference Papers

1. "The Programmable Opto-electronic Multiprocessor (POEM's)" F. Kiamilev, A. Ersen, S. Esener, Y. Fainman, and S. H. Lee, *OSA 1988 Annual Meeting*, Santa Clara, CA (1988).
2. "Implementation of NETL knowledge-base system with programmable opto-electronic multiprocessor architecture," F. Kiamilev and S. Esener, *OSA Topical Meeting on Optical Computing* Salt Lake City. UT (1989).
3. "Optical Matrix Encoding for Constraint Satisfaction," Gary C. Marsden, F. Kiamilev, S. Esener, and Sing H. Lee, *OSA Topical Meeting on Optical Computing* Salt Lake City. UT (1989).
4. "Effects of applied voltage on holographic storage in SBN:60," Joseph E. Ford, Yoshinao Taketomi, Sing H. Lee, Daniel Bize, R. R. Neurgaonkar, and Shaya Fainman, *SPIE OE/LASE '89* San Diego, CA (1989).

5. "Matrix-tensor multiplication using phase-coded optical correlation," Joseph E. Ford, Groff Bittner, Sing H. Lee, and Shaya Fainman, *SPIE OE/LASE '89* San Diego, CA (1989).
6. "Programmable opto-electronic multiprocessor systems," Fouad Kiamilev, Sadik Esener, Volkan H. Ozguz, and Sing H. Lee, *SPIE OE/LASE '90* Los Angeles, CA (1990).
7. "Reconfigurable Array Interconnection by Photorefractive Correlation", J. Ford, Y. Fainman, and S. H. Lee *OAS Annual Meeting* Boston, MA (1990).
8. "Architectures for Optical Computing", F. Kiamilev, S. Esener, and S. H. Lee, *1990 International Topical Meeting on Optical Computing*, Kobe, Japan (1990).

Figure Captions


Figure 1: The POEM architecture consists of optoelectronic processing elements linked by free-space, reprogrammable interconnections. Processing elements consist of optical detectors, modulators, and electronic logic circuitry. Control and clock signals are distributed by a central CGH. 3-D optical memory provides parallel data input to the system.

Figure 2: The number of storable holograms calculated as a function of E_0 . The values shown are for a 1 mm thick crystal with final diffraction of 1%, 5%, and 10% for each of the superimposed holograms. The applied field increases the crystal's performance by increasing the index modulation and the write sensitivity.

Figure 3: (a) Correlation of the input array $g(x, y)$ with the tensor image $W^*(x, y)$ produces the connection output C_{lm} . The outputs are imbedded in a field of noise. (b) By phase-coding the input and tensor images, the background noise can be suppressed. (c) The phase-coded tensor image can be compressed to reduce its size and bandwidth. The compression reduces the output SNR by an amount depending on the phase-code density.

Figure 4: Micrograph of the prototype POEM processing element chip. Each chip has four 1-bit processors with 64 bit RAM, three registers, and logic and I/O circuitry. These chips are wire-bonded to a PLZT substrate having modulator electrodes.

Figure 5: Optical system layout for prototype POEM system. CGHs provide a butterfly interconnection between two planes in a folded architecture. Control and clock signals are provided by IR laser diodes interfaced with a host computer.



Programmable Opto-Electronic Multiprocessor (POEM) System

Figure 1.




Figure 2 : Theoretical multiplexed hologram capacity of a 5 mm thick crystal as a function of applied field, for 1%, 2%, 10% and 50% minimum diffraction efficiencies.






Figure 3.

POEM System Under Construction




Figure 4.




Figure 5. Photograph showing the layout of the multiprocessor chip