

D. COPY

1

REPORT DOCUMENTATION PAGE

Form Approved
OMB No. 0704-0188

to average 1 hour per response, including the time for reviewing instructions, searching existing data sources, gathering and
tion of information. Send comments regarding this burden estimate or any other aspect of this collection of information, including
ices, Directorate for Information Operations and Reports, 1215 Jefferson Davis Highway, Suite 1204, Arlington, VA 22202-4302,
Project (0704-0188), Washington, DC 20503.

AD-A232 008

2. REPORT DATE January 1991	3. REPORT TYPE AND DATES COVERED professional paper
--------------------------------	--

4. TITLE AND SUBTITLE BIPOLAR TRANSISTORS IN SILICON-ON-SAPPHIRE (SOS): Effects of Nanosecond Thermal Processing	5. FUNDING NUMBERS PR: EE16 WU: DN306287 PE: 0303401G
--	--

6. AUTHOR(S) S. D. Russell, B. W. Offord, and K. H. Weiner	
---	--

7. PERFORMING ORGANIZATION NAME(S) AND ADDRESS(ES) Naval Ocean Systems Center San Diego, CA 92152-5000	8. PERFORMING ORGANIZATION REPORT NUMBER
--	---

9. SPONSORING/MONITORING AGENCY NAME(S) AND ADDRESS(ES) Department of Energy Lawrence Livermore National Laboratory Livermore, CA 94550	10. SPONSORING/MONITORING AGENCY REPORT NUMBER
--	---

11. SUPPLEMENTARY NOTES

12a. DISTRIBUTION/AVAILABILITY STATEMENT Approved for public release; distribution is unlimited.	12b. DISTRIBUTION CODE
---	------------------------

13. ABSTRACT (Maximum 200 words)

Nanosecond thermal processing (NTP) using an XeCl excimer laser was employed in the fabrication of npn bipolar transistors in SOS. Functional devices, with current gain (β) approaching 100, were obtained. The deleterious effects of diffusion pipes in SOS material were minimized using rapid laser activation of ion implanted dopant.

Published in 1990 IEEE SOS/SOI Technology Conference Proceedings.

SDTIC
ELECTE
MAR 11 1991
S G D

14. SUBJECT TERMS silicon bipolar transistors	15. NUMBER OF PAGES
	16. PRICE CODE

17. SECURITY CLASSIFICATION OF REPORT UNCLASSIFIED	18. SECURITY CLASSIFICATION OF THIS PAGE UNCLASSIFIED	19. SECURITY CLASSIFICATION OF ABSTRACT UNCLASSIFIED	20. LIMITATION OF ABSTRACT SAME AS REPORT
---	--	---	--

BIPOLAR TRANSISTORS IN SILICON-ON-SAPPHIRE (SOS):
EFFECTS OF NANOSECOND THERMAL PROCESSING

S. D. Russell and B. W. Offord
Naval Ocean Systems Center, Solid State Electronics Division,
Code 553, San Diego, CA 92152-5000

Kurt H. Weiner
Lawrence Livermore National Laboratory,
Livermore, CA 94550

Nanosecond thermal processing (NTP) using a XeCl excimer laser was employed in the fabrication of npn bipolar transistors in SOS. Functional devices, with current gain (β) approaching 100, were obtained. The deleterious effects of diffusion pipes in SOS material were minimized using rapid laser activation of ion implanted dopant.

Previous attempts at fabricating bipolar transistors in SOS have exhibited behavior attributed to diffusion pipes. SEM cross-sections of defect decorated SOS show crystallographic defects which extend from the surface to the first epitaxial (0.3 μm thick DSPE-improved) layer. Conventional furnace anneals of the emitter implant have resulted in shorted and/or high leakage emitter-collector characteristics in these materials. Diffusion of dopant atoms along dislocations during typical anneals of 950°C for 30 minutes are hypothesized to contribute to this dominant failure mechanism. NTP has been examined as a means to minimize the effects of these materials problems.

Devices were fabricated using n-type epitaxially deposited silicon on double-solid-phase-epitaxy (DSPE) improved SOS obtained from SRI. The total thickness of the first and second silicon epi-layers was nominally 2.0 μm , with UVR readings below 15 (at 280 nm). Conventional furnace anneals of ion implanted dopants were replaced with excimer laser NTP. The LLNL laser system operated at 308 nm using a XeCl gain medium, with in-situ process controls which have been described in detail elsewhere.¹ Masked wafers were illuminated with a homogenized intensity profile of varying fluences which melted the silicon and uniformly redistributed the dopant. Figure 1 shows a spreading resistance profile of the emitter implant following laser activation at 83 ns. The flat profile, showing uniformly distributed dopant is typical of the emitter and base junctions fabricated in these devices.

Devices were fabricated using three different laser fluences for the emitter anneal. This corresponds to a variation in melt duration and corresponding metallurgical junction depth. Qualitative measurement of the degree of diffusion along crystallographic defects is provided by measuring the collector current (I_C) versus the forward voltage (V_{BE}). Figure 2 shows this data for an npn transistor with a 1 x 8 μm emitter geometry for various melt durations. Devices with melt durations of 83 ns exhibit significant leakage, with collector current ideality factors exceeding -1.2. Decreasing the melt duration to 68 ns, by decreasing the laser fluence, results in an improvement in ideality as shown. Melt durations of 57 ns exhibited the most ideal I-V characteristics, with ideality factors -1.05.

These results suggest unwanted diffusion of dopant in SOS material with crystallographic defects can be inhibited by NTP. Due to the direct relationship between melt duration and junction depth, a corresponding decrease in base junction depth must be employed for short duration emitter activations to

maintain desirable base widths. This is consistent with the strengths of NTP for fabricating ultra-shallow, high concentration dopant layers suitable for VLSI and ULSI technology as previously demonstrated in bulk silicon.²

This work performed under the auspices of the U. S. Department of Energy by Lawrence Livermore National Laboratory under Contract W-7405-Eng-48.




Figure 1. Laser-Activated Profile




Figure 2. I_C versus V_{BE}

References

1. K. H. Weiner, B. M. McWilliams, and T. W. Sigmon, "Measurement of Melt Depth Limited Diffusion in Gas Immersion Laser Doped Silicon Using An Improved Laser System," in Laser Processes for Microelectronic Applications, J. J. Ritsko, D. J. Ehrlich, and M. Kashiwagi, eds., Electrochemical Society Proceeding, vol. 88-10, p.53, 1988.
2. K. H. Weiner, T. W. Sigmon, "Thin-Base Bipolar Transistor Fabrication Using Gas Immersion Laser Doping", IEEE Electron Dev. Lett., 10, 260 (1989).

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100



Availability Codes	
Dist	Avail and/or Special
A-1	20