



DITO FILE COPY

RESEARCH AND DEVELOPMENT TECHNICAL REPORT SLCET-TR-90-9

HOT ELECTRON STRESS TESTING OF SUBMICRON TRANSISTORS

PAUL M. RESTINE ELECTRONICS TECHNOLOGY AND DEVICES LABORATORY

October 1990

DISTRIBUTION STATEMENT

Approved for public release; distribution is unlimited.



US ARMY LABORATORY COMMAND FORT MONMOUTH, NEW JERSEY 07703-5000

-

91 2 04 040

NOTICES

Disclaimers

The findings in this report are not to be construed as an official Department of the Army position, unless so designated by other authorized documents.

The citation of trade names and names of manufacturers in this report is not to be construed as official Government indorsement or approval of commercial products or services referenced herein.

REPORT D	OCUMENTATION P	AGE	Form Approved OMB No. 0704-0100
Public reparting burden for this collection of information is estimated to average 1 hour per response, including the time for reviewing instructions, searching existing data sources, gathering and mantaining the data needed, and completing and reviewing the collection of information. Send comments regarding this burden estimate or any other aspect of this collection of information, including suggestions for reviewing the surface, to Washington Headquerters Service. Cirectorate for information Operations and Reports, 1235 Jefferson Press Uniformation Project 0794-0188, Washington, 24 2232-4302, and to the Office of Management and Budger, Pagework: Reduction Project 0794-0188, Washington, 24 2232			
1. AGENCY USE ONLY (Leave blan	nk) 2. REPORT DATE	3. REPORT TYPE AND	DATES COVERED
A. TITLE AND SUBTITLE	Uctober 1990		S. FUNDING NUMBERS
HOT ELECTRON STRESS TESTING OF SUBMICRON TRANSISTORS		PE: 1L162705A PR: H94 TA: 06	
C AUTHOR(S)			WU: DA314176
Paul M. Restine			
7. PERFORMING ORGANIZATION N	AME(S) AND ADDRESS(ES)		8. PERFORMING ORGANIZATION
US Army Laboratory Co Electronics Technolog ATTN: SLCET-RR Fort Monmouth, NJ 07	mmand (LABCOM) y and Devices Laborato 703-5000	ory (ETDL)	SLCET-TR-90-9
9. SPONSORING / MONITORING AG	ENCY NAME(S) AND ADDRESS(ES)	10. SPONSORING / MONITORING
11. SUPPLEMENTARY NOTES			
12a. DISTRIBUTION / AVAILABILITY	STATEMENT		12b. DISTRIBUTION CODE
Approved for public r	elease; distribution i	is unlimited.	
13. ABSTRACT (Maximum 200 word	k)		
Hot electrons are a m (MOS) transistors. T tron degradation. Th cations of these resu predictions is also d	ajor reliability conce his report details exp eoretical explanation lts with respect to th iscussed.	ern for submicron perimental results of test results ne validity of lo	metal-oxide-semiconductor s of long-term hot elec- is provided. The impli- ng-term reliability
14. SUBJECT TERMS			15. NUMBER OF PAGES
hot electron; reliabi	lity; MOS transistor;	hot carrier	49 16. PRICE CODE
17. SECURITY CLASSIFICATION OF REPORT	18. SECURITY CLASSIFICATION OF THIS PAGE	15. SECURITY CLASSIFIC OF ABSTRACT	ATION 28. LIMITATION OF ABSTRACT
Unclassified	Unclassified	Unclassified	
NSN 7540-01-280-5500			Standard Form 296 (Rev. 2-89)

ł

;

.

Prescribed by ANSI 568, 23 296-162

CONTENTS

ļ

ł

)

I

		Page
1.	Introduction	1
2.	Discussion	1
3.	N-Channel Devices	2
4.	P-Channel Devices	3
5.	Annealing	3
6.	Hot Hole Injection	3
7.	Conclusions	4
8.	Acknowledgment	5
9.	References	5

FIGURES

. .

6	FETs with Vds = 3.6 volts	1.
6	2. Substrate current vs. gate voltage for short N-channel FETs with Vds = 3.6 volts	2.
7	5. Substrate current vs. gate voltage for long P-channel FETs with Vds = -3.6 volts	3.
7	Substrate current vs. gate voltage for short P-channel FETs with Vds = -3.6 volts	4.
8	5. Substrate current vs. gate voltage for long N-channel FETs with Vds = 3.9 volts	5.
8	5. Substrate current vs. gate voltage for short N-channel FETs with Vds = 3.9 volts	6.
9	Substrate current vs. gate voltage for long P-channel FETs with Vds = -3.9 volts	7.
9	Substrate current vs. gate voltage for short P-channel FETs with Vds = -3.9 volts	8.
10	Substrate current vs. gate voltage for long N-channel FETs with Vds = 4.2 volts	9.
10	Substrate current vs. gate voltage for short N-channel FETs with Vds = 4.2 volts	10.
11	. Substrate current vs. gate voltage for long P-channel FETs with Vds = -4.2 volts	11.
11	Substrate current vs. gate voltage for short P-channel FETs with Vds = -4.2 volts	12.
12	Substrate current vs. gate voltage for long N-channel FETs with Vds = 4.5 volts	13.

14.	Substrate current vs. gate voltage for short N-channel FETs with Vds = 4.5 volts	12
15.	Substrate current vs. gate voltage for long P-channel FETs with Vds = -4.5 volts	13
16.	Substrate current vs. gate voltage for short P-channel FETs with Vds = -4.5 volts	13
17.	Threshold voltage vs. time for N-channel devices with $W/L = 50/0.65$ (microns) and Vd = 3.9 volts	14
18.	Saturation current vs. time for N-channel devices with $W/L = 50/0.65$ (microns) and Vd = 3.9 volts	15
19.	Transconductance vs. time for N-channel devices with W/L = 50/0.65 (microns) and Vd = 3.9 volts	16
20.	Threshold voltage vs. time for N-channel devices with $W/L = 50/0.65$ (microns) and Vd = 4.2 volts	17
21.	Saturation current vs. time for N-channel devices with $W/L = 50/0.65$ (microns) and Vd = 4.2 volts	18
22.	Transconductance vs. time for N-channel devices with W/L = 50/0.65 (microns) and Vd = 4.2 volts	19
23.	Threshold voltage vs. time for N-channel devices with W/L = 50/0.65 (microns) and Vd = 4.5 volts	20
24.	Saturation current vs. time for N-channel devices with $W/L = 50/0.65$ (microns) and Vd = 4.5 volts	21
25.	Transconductance vs. time for N-channel devices with $W/L = 50/0.65$ (microns) and Vd = 4.5 volts	22
26.	Threshold voltage vs. time for N-channel devices with $W/L = 50/0.9$ (microns) and Vd = 4.5 volts	23
27.	Saturation current vs. time for N-channel devices with W/L = 50/0.9 (microns) and Vd = 4.5 volts	24
28.	Transconductance vs. time for N-channel devices with $W/L = 50/0.9$ (microns) and Vd = 4.5 volts	25
29.	Threshold voltage vs. time for P-channel devices with $W/L = 50/0.75$ (microns) and Vd = -3.9 volts	26
30.	Saturation current vs. time for P-channel devices with $W/L = 50/0.75$ (microns) and Vd = -3.9 volts	27
31.	Transconductance vs. time for P-channel devices with $W/L = 50/0.75$ (microns) and Vd = -3.9 volts	28

iv

	A-1		
	V Dist	Special	(/ 0F
	A. S I LA	bility	Codes
		ution/	
1.	Transistor bias conditions for maximum substrate current	2	
	TABLE	-	no
45.	Subthreshold swing and transconductance shift for electron injection and subsequent partial recovery for hole injection	42	
44.	Threshold voltage and saturation current shift for electron injection and subsequent recovery for hole injection	41	
43.	Transconductance vs. time for P-channel devices with $W/L = 50/1.4$ (microns) and Vd = -4.5 volts	40	
42.	Saturation current vs. time for P-channel devices with $W/L = 50/1.4$ (microns) and Vd = -4.5 volts	39	
41.	Threshold voltage vs. time for P-channel devices with $W/L = 50/1.4$ (microns) and Vd = -4.5 volts	38	
40.	Transconductance vs. time for P-channel devices with $W/L = 50/0.9$ (microns) and Vd = -4.5 volts	37	
39.	Saturation current vs. time for P-channel devices with $W/L = 50/0.9$ (microns) and Vd = -4.5 volts	36	
38.	Threshold voltage vs. time for P-channel devices with $W/L = 50/0.9$ (microns) and Vd = -4.5 volts	35	
37.	Transconductance vs. time for P-channel devices with $W/L = 50/0.75$ (microns) and Vd = -4.5 volts	34	
36.	Saturation current vs. time for P-channel devices with $W/L = 50/0.75$ (microns) and Vd = -4.5 volts	33	
35.	Threshold voltage vs. time for P-channel devices with $W/L = 50/0.75$ (microns) and Vd = -4.5 volts	32	
34.	Transconductance vs. time for P-channel devices with $W/L = 50/0.75$ (microns) and Vd = -4.2 volts	31	
33.	Saturation current vs. time for P-channel devices with $W/L = 50/0.75$ (microns) and Vd = -4.2 volts	30	
32.	Threshold voltage vs. time for P-channel devices with $W/L = 50/0.75$ (microns) and Vd = -4.2 volts	29	

į,

en Lange Breeze

1.0 INTRODUCTION

As the channel length of MOS transistors decreases, the magnitude of the electric field between the source and drain increases. As a result of the increased field strength, carriers moving through the channel become more energetic and are said to be "hot". The channel electric field is strongest near the drain and scattering in this region can deflect the hot carriers toward the gate oxide where they may generate interface states at the Si-SiO₂ barrier or are trapped in the gate oxide. Trapped charge in the oxide will affect the threshold voltage, saturation current and transconductance of the device. An increase in the number of interface states will reduce the transconductance and subthreshold swing. The long term effect of this process is transistor parameter drift.

2.0 DISCUSSION

Test structures consisting of transistors with drawn gate lengths of 0.65 to 10 microns (N-channel) and 0.75 to 10 microns (P-channel) were packaged and subjected to hot carrier stress. Four different drain voltages were utilized in an attempt to extrapolate device lifetime information from accelerated stress conditions. The gate bias was selected to provide maximum substrate current. This substrate current is a result of impact ionization in the channel and is indicative of the relative quantity of hot carriers present in the channel. Figures 1 through 16 demonstrate the behavior of the substrate current as a function of gate voltage. The substrate current increases first with Vg, reaches a maximum, then decreases. The maximum in I_{sub} can be explained as follows. Assuming that the impact ionization occurs uniformly in the pinch-off region, the substrate current can be written as I_{sub} =Id*A*Lp where Id is the drain current; A is the ionization coefficient, the number of electron hole pairs generated per unit distance; and Lp is the length of the pinch-off region. For a given Vd, as Vg increases, both Id and Vdsat increase. When Vdsat increases, the lateral field (Vd-Vdsat)/L decreases, causing a reduction of A. Thus there are two conflicting factors. The initial increase of I_{sub} is caused by an increase of drain current with Vg, and at larger Vg, the decrease of I_{sub} is due to the decrease of A. Maximum I_{sub} occurs where the two factors balance.¹ Table 1 lists the gate and drain bias voltages selected for maximum substrate current for the N- and Pchannel transistors.

The transistors were stressed for many hours at -55° C. The low temperature enhances the hot carrier effect as a result of an increase in the electron trap density in the oxide² and an increase in the carrier mean free time between collisions.¹ The increase in mean free time between collisions allows the carriers to gain more momentum between collisions and thus they become "hotter".

N-channel devices		P-channel devices	
Drain Voltage (v)	Gate Voltage (v)	Drain Voltage (v)	Gate Voltage (v)
4.5	2.1	-4.5	-1.7
4.2	1.9	-4.2	-1.6
3.9	1.8	-3.9	-1.5
3.6	1.7	-3.6	-1.4

Table 1. Transistor bias conditions for maximum substrate current.

All device characterization was performed with an HP4062B Semiconductor Parametric Test System under the control of an HP9836 computer. Threshold voltage was determined by extrapolation of the Id vs. Vg curve at Vd=0.1 volt. Transconductance and subthreshold slope were also measured with Vd=0.1 volt. Saturation current was measured at Vg=Vd=3.3 volts. C-V profiling of the individual gate to channel capacitors was not possible as the test structures utilized a common gate connection. Prior to each characterization, all devices were left at room temperature with all pins grounded for at least 24 hours. This was done because it has been shown that device characteristics are not stable immediately after stressing.³ Grounding all device pins for an additional 24 hours resulted in no further change of device characteristics.

3.0 N-CHANNEL DEVICES

Figures 17 through 28 demonstrate the change in dc characteristics such as threshold voltage, saturation current and transconductance for N-channel devices subjected to hot electron stressing. For sake of brevity, plots for devices bias at 3.6 volts and devices with channel lengths greater than 0.9 micron are not included. The plots not included showed no appreciable change in parameters with time. Figures 17 through 28 show various amounts of degradation depending on bias conditions and channel length. One trend which is apparent in all of the plots is that there is a gradual saturation of the degradation. The probable cause is the accumulation of electrons in the oxide near the drain which would alter the electric field so as to force the drain current deeper into the substrate and thereby decrease the number of hot electrons near the Si-SiO₂ interface. The accumulated electrons cause an increase in the threshold voltage and a decrease in both saturation current and transconductance. Cham, et al, hypothesize that enough charge accumulates near the drain to form a depletion layer and thereby increases the series resistance of the device.⁴ If this was true, then for P-channel transistors the depletion layer formed would decrease the effective gate length and move the drain closer to the source. Continuation of this process would lead to source-drain punch-through.

4.0 P-CHANNEL DEVICES

Figures 29 through 43 show the change in dc characteristics for P-channel devices subjected to hot electron stressing. As with the N-channel devices, plots are omitted for devices biased at -3.6 volts and devices with channel lengths greater than 1.4 microns, as these devices showed no discernible change with time. Similar to the N-channel devices, the degradation seems to saturate. However, the degradation in the P-channel devices saturates much more abruptly. The accumulation of electrons in the oxide decreases the magnitude of the threshold voltage and also increases the saturation current and transconductance. The increase in current means there is a greater number of hot electrons near the Si-SiO₂ interface available to degrade the device. The sudden stop in degradation implies that there are a limited number of sites available for electron trapping and once these sites are filled, no further degradation occurs. These data show that filling of the available traps occurs before a depletion region is formed and the effective gate length is reduced.

5.0 ANNEALING

In an attempt to assess annealing characteristics of degraded devices, other than the short term ones mentioned in reference 3, various approaches were tried. First, a high temperature bake $(24 \text{ hours at } 150^{\circ}\text{C})$ with all pins grounded was performed. Post bake characteristics were identical to those of devices before baking. The next anneal consisted of putting de-lidded devices in a UV EPROM eraser for one hour. This also had no effect on the trapped electrons.

6.0 HOT HOLE INJECTION

For N-channel MOSFETs, it is possible to inject hot electrons or hot holes into the gate oxide by varying the bias conditions.⁵ With this in mind, an N-channel transistor was first subjected to hot electron injection (Vd=5.5 volts and Vg=2.6 volts) and subsequently to hot hole injections (Vd=5.7 volts and Vg=0.6 volt). A

higher drain voltage was selected for hot hole injection to completely compensate for the previously injected hot electrons.⁶ Figure 44 shows that the hot electron induced threshold voltage and saturation current shifts can be recovered by hot hole injection. These two parameters are very sensitive to trapped charge in the gate oxide and relatively insensitive to interface states. Transconductance and subthreshold swing are also sensitive to trapped charge and very sensitive to the presence of interface states. Figure 45 shows the transconductance and subthreshold swing for the same device. It can be seen that the shifts of these two parameters do not completely recover during hot hole injection. It is believed that interface states are responsible for the unrecovered portions of these parameter shifts.

For P-channel devices, hot hole injection is not possible, but one may conclude that the degradation is similarly caused by both electron trapping and generation of interface states.

7.0 CONCLUSIONS

This work has shown a saturation effect for hot carrier degradation in both N- and P-channel transistors. The implication of this saturation is that device lifetime predictions based on short term high stress test conditions may be overly pessimistic. If the device parameters can drift to the point of failure before saturation, then extrapolated short term testing is valid. However, if the degradation saturates before the failure point, the extrapolated short term testing gives overly pessimistic results. Testing for hot electron effects in MOSFETs must be performed to the point of failure or until the degradation saturates.

This work has also shown that bias conditions can affect the type of hot carrier degradation in MOSFETs. Hot electrons or hot holes can be injected in N-channel MOSFETs while only hot electrons can be injected in P-channel MOSFETs. In all cases, there is an irreversible generation of interface states in the devices.

Not included in this work is the effect of dynamic stimulus on hot carrier degradation. Hot carrier degradation has been shown to be dependent on the transition time of the stimulus.⁷ For the purpose of demonstrating the degradation saturation effect proven herein, dynamic stimulus was not required. However, the effects of dynamic stimulus and degradation saturation must be taken into account when performing a hot carrier reliability evaluation as these can have a serious impact on life time predictions for a dynamic circuit.

Currently hot carrier effects are controlled by: using lightly doped drain structures, by scaling power supply voltages, or both. As MOSFET technology advances even further below the one

「「」としたい、というないがあるとないで

micron gate, hot carriers will become a greater reliability concern and the need for accurate assessment of their potential impact will become critical.

8.0 ACKNOWLEDGMENT

The author would like to thank Mr. Drew Brocking of the Electronics Technology and Devices Laboratory for his assistance in packaging the test structures used in this study.

9.0 REFERENCES

- 1. Sze, S. M., Physics of Semiconductor Devices, 2nd Ed., New York: Wiley-Interscience.
- Young, D. R., Irene, E. A., DiMaria, D. J., DeKeersmacker, R. F., and Massound, H. Z., J. Appl. Phys., vol. 50, p. 6366, 1979.
- 3. Doyle, B., Bourcerie, M., Marchetaux, J. C., and Boudou, A., IEEE Electron Device Lett., vol. EDL-8, p. 234, 1987.
- 4. Cham, K., Hui, J., Vande Voorde, P., and Fu, H., 25th Annual Proceedings, Reliability Physics 1987 (IEEE, NY, 1987), p. 191.
- 5. Tsuchiya, T., Kobayashi, T., and Nakajima, S., IEEE Trans. Electron Devices, vol. ED-34, p. 386, 1987.
- Tsuchiya, T., IEEE Trans. Electron Devices, vol. ED-34, p. 2291, 1987.
- Hsu, F. and Chiu, K., IEEE Trans. on Electron Devices, vol. ED-32, p. 394, 1985.

21

÷

ţ



Figure 2. Substrate current vs. gate voltage for short N-channel FETs with Vds = 3.6 volts. W/L = 50/0.65, 50/0.9, 2.7/0.65 (microns).



Figure 3. Substrate current vs. gate voltage for long P-channel FETs with Vds = -3.6 volts. W/L = 50/1.4, 50/1.6, 50/3.0, 50/10.0 (microns).



Figure 4. Substrate current vs. gate voltage for short P-channel FETs with Vds = -3.6 volts. W/L = 50/0.75, 50/0.9, 50/2.6, 2.7/0.75 (microns).



W/L = 50/0.65, 50/0.9, 2.7/0.65 (microns).



Figure 7. Substrate current vs. gate voltage for long P-channel FETs with Vds = -3.9 volts. W/L = 50/1.4, 50/1.6, 50/3.0, 50/10.0 (microns).



Figure 8. Substrate current vs. gate voltage for short P-channel FETs with Vds = -3.9 volts. W/L = 50/0.75, 50/0.9, 50/2.6, 2.7/0.75 (microns).



Figure 9. Substrate current vs. gate voltage for long N-channel FETs with Vds = 4.2 volts. W/L = 50/1.3, 50/1.6, 50/3.0, 50/10.0 (microns).



Figure 10. Substrate current vs. gate voltage for short N-channel FETs with Vds = 4.2 volts. W/L = 50/0.65, 50/0.9, 2.7/0.65 (microns).



Figure 11. Substrate current vs. gate voltag for long P-channel FETs with Vds = -4.2 volts. W/L = 50/1.4, 50/1.6, 50/3.0, 50/10.0 (microns).

.



Figure 12. Substrate current vs. gate voltage for short P-channel FETs with Vds = -4.2 volts. W/L = 50/0.75, 50/0.9, 50/2.6 2.7/0.65 (microns).



Figure 13. Substrate current vs. gate voltage for long N-channel FETs with Vds = 4.5 volts. W/L = 50/1.3, 50/1.6, 50/3.0, 50/10.0 (microns).



Figure 14. Substrate current vs. gate voltage for short N-channel FETs with Vds = 4.5 volts. W/L = 50/0.65, 50/0.9, 2.7/0.65 (microns).

-

1.2.1.1.2.5



Figure 15. Substrate current vs. gate voltage for long P-channel FETs with Vds = -4.5 volts. W/L = 50/1.4, 50/1.6, 50/3.0, 50/10.0 (microns).



Figure 16. Substrate current vs. gate voltage for short P-channel FETs with Vds = -4.5 volts. W/L = 50/0.75, 50/0.9, 50/2.6, 2.7/0.65 (microns).



•



and a second state of the second s







Transconductance vs. time for N-channel devices with W/L = 50/0.65 (microns) and Vd = 3.9 volts. Figure 19.

A CONTRACTOR CONTRACTOR CONTRACTOR

16

œس





i

-

17

7V



-

Saturation current vs. time for N-channel devices with W/L = 50/0.65 (microns) and Vd = 4.2 volts. Figure 21.

18

1

Sector Sector Sector Sector Sector Sector





and the start date that

+

19

۳D



. . . 20









۳Ð



)

÷



i

23

....

77

- -



Figure 27. Saturation current vs. time for N-channel devices with W/L = 50/0.9 (microns) and Vd = 4.5 volts.

.

Same of the second second





۳Ð



1∧-

ń,

Threshold voltage vs. time for P-channel devices with W/L = 50/0.75 (microns) and Vd = -3.9 volts. Figure 29.







œ۳

Transconductance vs. time for P-channel devices with W/L = 50/0.75 (microns) and Vd = -3.9 volts. Figure 31.





∧-





30

U





1/-

32



Saturation current vs. time for P-channel devices with W/L = 50/0.75 (microns) and Vd = -4.5 volts.

sspi

4

33

.





਼ੁ

34

1

.













œ۳

train a



Threshold voltage vs. time for P-channel devices with W/L = 50/1.4 (microns) and Vd = -4.5 volts. Figure 41.

-

; **`**.

38

₽٨ -



ين: م


ພງ

40



Percent Change

41

, **K**



egnad) theored

ELECTRONICS TECHNOLOGY AND DEVICES LABORATORY MANDATORY DISTRIBUTION LIST CONTRACT OR IN-HOUSE TECHNICAL REPORTS

Defense Technical Information Center* ATTN: DTIC-FDAC Cameron Station (Bldg 5) (*<u>Note</u>: Two copies for DTIC will Alexandria, VA 22304-6145 be sent from STINFO Office.)

Director US Army Material Systems Analysis Actv ATTN: DRXSY-MP 001 Aberdeen Proving Ground, MD 21005

Commander, AMC ATTN: AMCDE-SC 5001 Eisenhower Ave.

001 Alexandria, VA 22333-0001

Commander, LABCOM ATTN: AMSLC-CG, CD, CS (In turn) 2800 Powder Mill Road 001 Adelphi, Md 20783-1145

Commander, LABCOM ATTN: AMSLC-CT 2800 Powder Mill Road 001 Adelphi, MD 20783-1145

> Commander, US Army Laboratory Command Fort Monmouth, NJ 07703-5000 1 - SLCET-DD 2 - SLCET-DT (M. Howard) 1 - SLCET-DB 35'- Originating Office

Commander, CECOM R&D Technical Library Fort Monmouth, NJ 07703-5000 1 - ASQNC-ELC-IS-L-R (Tech Library) 3 - ASQNC-ELC-IS-L-R (STINFO)

Advisory Group on Electron Devices 201 Varick Street, 9th Floor New York, NY 10014-4877

002

15 Nov 88 Page 1 of 2

15 Nov 88 Page 2 of 2

ELECTRONICS TECHNOLOGY AND DEVICES LABORATORY SUPPLEMENTAL CONTRACT DISTRIBUTION LIST (ELECTIVE)

001

001

Director Naval Research Laboratory ATTN: CODE 2627 Washington, DC 20375-5000

001

001

001

001

Cdr, PM JTFUSION ATTN: JTF 1500 Planning Research Drive McLean, VA 22102

Rome Air Development Center ATTN: Documents Library (TILD) 001 Griffiss AFB, NY 13441

> Deputy for Science & Technology Office, Asst Sec Army (R&D) Washington, DC 20310

HQDA (DAMA-ARZ-D/Dr. F.D. Verderame) Washington, DC 20310 001

> Dir, Electronic Warfare/Reconnaissance Surveillance and Target Acquisition Ctr ATTN: AMSEL-EW-D

001 Fort Monmouth, NJ 07703-5000

> Dir, Reconnaissance Surveillance and Target Acquisition Systems Directorate ATTN: AMSEL-EN-DR

001 Fort Monmouth, NJ 07703-5000

> Cdr, Marine Corps Liaison Office ATTN: AMSEL-LN-MC

001 Fort Monmouth, NJ 07703-5000

> Dir, US Army Signals Warfare Ctr ATTN: AMSEL-SW-OS Vint Hill Farms Station Warrenton, VA 22186-5100

Dir, Night Vision & Electro-Optics Ctr CECOM ATTN: AMSEL-NV-D

Fort Belvoir, VA 22060-5677 001

Cdr, Atmospheric Sciences Lab LABCOM ATTN: SLCAS-SY-S White Sands Missile Range, NM 88002

Cdr, Harry Diamond Laboratories ATTN: SLCHD-CO, TD (In turn) 2800 Powder Mill Road Adelphi, MD 20783-1145