Final Report on the Project for Development of New Protocol Hardware and Software for LSI-11 to Accommodate AUTODIN II ADCCP-HDLC, and X.25

Appendix C

RADRE

Sec. Jacourist

Final Report on the Project for Development of New Protocol Hardware and Software for LSI-11 to Accommodate AUTODIN II ADCCP-HDLC, and X.25

Appendix C

Sponsored by:

Defense Advanced Research Projects Agency (DOD) Order No. 4024 Under Contract No.: MDA903-81-C-0038 Issued by Dept. of Army, Defense Supply Service Washington, Washington, D.C. 20310


Submitted to: Defense Advanced Research Projects Agency Information Processing Techniques Office 1400 Wilson Boulevard, Arlington, VA 22209

Submitted by: Associated Computer Consultants 720 Santa Barbara Street, Santa Barbara, CA 93101 (805)963-9431

> The views and conclusions contained in this document are those of the authors and should not be interpreted as representing the official policies, either expressed or implied, of the Defense Advanced Research Projects Agency or the U.S. Government.

IF-11Q/X.25.UM.V001 September 1982

IF-11Q/X.25 USER'S MANUAL



Copyright (c) 1982 by Associated Computer Consultants 228 East Cota Street Santa Barbara, CA 93101 (805) 963-9431

TABLE OF CONTENTS

		Page
1.0	INTRODUCTION	1-1
	<pre>1.1 Manual Contents 1.2 IF-ilQ/X.25 System Overview 1.3 Hardware 1.4 Software</pre>	1-1 1-2
	Figure 1-1 IF-11Q/X.25 System Overview	1-3
2.0	REFERENCES	2-1
	2.1 Reference Documents	2-1
3.0	HARDWARE INSTALLATION	3-1
	 3.1 Shipping Checklist 3.2 Drawing Reference 3.3 Installation Considerations 3.4 Switch & Jumper Options 3.5 Attachment to LSI-11 System 3.6 Serial Interface Pinout 	3-1 3-2 3-2 3-3
4.0	HOST DEVICE DRIVER PROGRAM. IG	4-1
	4.1 Communication Registers	
	Table 4-1IF-11Q/X.25 RCSR (Receive Control and Status Register)Table 4-2IF-11Q/X.25 TCSR (Transmit Control and Status Register)	
	4.3 Software Data Transfer	4-9
	Figure 4-1 IF-llQ/X.25 Multiplexing Protocol Input Finite State Automation Figure 4-2 IF-llQ/X.25 Multiplexing Protocol	4-10
		4-11

5.0	X.25 PROTOCOL PROGRAMMING	5-1
	 5.1 Implementation Notes 5.2 Message Formats 5.3 Message Contents 5.4 IF-11Q/X.25 Subsystem Queries and Responses 	5-2 5-3
	Table 5-1Correlation between ACC IF-11Q/X.25 and CCITT Packet TypesTable 5-2aACC IF-11Q/X.25 Command CodesTable 5-2aACC IF-11Q/X.25 Diagnostic Query/Response Codes	5-6
	Table 5-3ACC IF-11Q/X.25 Response Message ContentsTable 5-4ACC IF-11Q/X.25 Error Response Error Codes	
6.υ	MICRODIAGNOSTICS 6.1 Introduction 6.2 Display LEDs 6.3 Error Defeat Switches	6-1 6-2
APPENDI	ICES	
Α.υ	DRAWINGS	A-1
	Top Assembly, IF-11Q/X.25 ACC Drawing Number 8600111	A-2
	Cable Assembly, Null Modem ACC Drawing Number 8300222	A-5

B.0 SAMPLE DEVICE DRIVER LISTING B-1

IF-11Q/X.25

USER'S MANUAL

CHAPTER 1 - INTRODUCTION

CHAPTER 1

1.0 INTRODUCTION

1.1 <u>Manual Contents</u> - This manual contains all of the information needed to successfully use an IF-11Q/X.25 in an LSI-11 based computer system for X.25 protocol communication. Installation considerations and procedures are detailed. Host device driver programming is explained, and an example device driver listing is included as an appendix. The X.25 protocol data and control programming is described with all message formats and contents presented in tabular form. Information explaining the power-up microdiagnostics completes this manual.

1.2 <u>IF-11Q/X.25 System Overview</u> - The IF-11Q/X.25 is a microprocessor based communications front-end developed by Associated Computer Consultants (ACC). The IF-11Q/X.25 provides DMA support for LSI-11 applications which require X.25 capability. The protocol conforms to ISO HDLC specifications for a combined station operating in Asynchronous Balanced Mode (ABM), implementing options 2 (reject), and 8 (command I-frames only). X.25 frames are assembled and verified independent of host activity.

1-1

1.3 <u>Hardware</u> - The IF-11Q/X.25 hardware consists of an MDMA controller and an XQ/CP subsystem. The MDMA is a microcoded bit-slice DMA controller which implements a Subsystem Interface Bus which connects the XQ/CP to the LSI-11 bus. All MDMA functions are packaged on a single LSI-11 dual wide circuit card. The XQ/CP is a Zilog Z-80 based communication subsystem which has been used to implement the X.25 protocol by means of ROM-based software. The XQ/CP consists of three LSI-11 dual width circuit cards. The Interface Board (I-Board) connects the XQ/CP to the MDMA. The Memory Board (M-Board) contains the RAM and ROMs for the X.25 protocol. The Processor Board (P-Board) contains the Z-80 CPU and the serial I/O connections.

1.4 <u>Software</u> - The application program can send and receive "Data Frames" as well as control and sense the status of the physical link by means of "Supervisory Command Messages" (See Chapter 5). Separate "logical channels" are used for these two different kinds of information. The host device driver and the XQ/CP I/O Executive (IOX), together, use the LSI-11 bus interface hardware to implement multiple logical channels (See Chapter 4). The IF-11Q/X.25 firmware thus implements two levels of software protocols. The lower level being a multiplexing protocol and the higher level being the X.25 protocol. (See Figure 1-1.)

1-2

IF-11Q/X.25

ľ

 USER'S MANUAL

CHAPTER 2 - REFERENCES

CHAPTER 2

2.0 REFERENCES

2.1 <u>Reference Documents</u> - The following documents will assist the user in understanding the operation of the IF-llQ/HDLC:

- <u>Data Communications Standards</u> (International Organization for Standards)
- 2. <u>XQ/CP Maintenance Manual</u>(XQCP.MM.V001) Associated Computer Consultants, Santa Barbara, CA 93101
- 3. <u>Multichannel DMA Controller for LSI-11</u>(MDMA.MM.V002) Associated Computer Consultants, Santa Barbara, CA 93101
- 4. <u>XQ/CP Communications Processor Software Support</u> <u>Monitor Manual</u> (XQCP.SSMM.V001) Associated Computer Consultants, Santa Barbara, CA 93101

IF-11Q/X.25

USER'S MANUAL

CHAPTER 3 - HARDWARE INSTALLATION

CHAPTER 3

3.0 HARDWARE INSTALLATION

3.1 <u>Shipping Checklist</u> - The IF-llQ/X.25 distribution package consists of the following items:

- A. One MDMA Board.
- B. One XQ/CP I-Board.
- C. One XQ/CP M-Board.
- D. One XQ/CP P-Board.
- E. One Distribution Panel (RS-232C, RS-449, or MIL-STD-188-114).
- F. Three (short) flat ribbon cables to connect the boards together.
- G. Two (long) ribbon cables to connect the XQ/CP P-Board to the distribution panel.
- H. One IF-11Q/X.25 User's Manual.

3.2 <u>Drawing Reference</u> - When performing hardware installation, refer to the following drawings which are included in Appendix A of this manual:

ACC Drawing No.	Title
8600108	Top Assembly, IF-11Q/X.25
8300222	Cable Configuration, Null Modem

3.3 <u>Installation Considerations</u> - The IF-11Q/X.25 is installed in an LSI-11 processor box or expansion chassis and requires:

A. Four contiguous dual-height LSI-11 bus slots.

B. The following DC currents (Absolute MAX):

<u>DC Voltage</u>	MDMA	<u>I-board</u>	<u>M-board</u>	P-board	TOTAL
+ 5V	3.0A	2.72A	3.26A	2.26A	11.24
+12V	0.0A	0.0A	0,96A	0.27A	1.23

. 3.4 <u>Switch and Jumper Options</u> - All switch and jumper options have been pre-set by the factory. The default CSR address is 0776200, and the default interrupt vectors are 0140 for input and 0144 for output. Refer to the maintenance manuals or contact the factory for other configurations. 3.5 <u>Attachment to LSI-11 System</u> - When attaching the IF-11Q/X.25 to the LSI-11 System, the following sequence should be followed:

- A. Remove power from the entire LSI-11 system before performing the subsequent steps.
- B. Install the distribution panel at the back of the LSI-ll cabinet.
- C. Select 4 contiguous LSI-11 bus slots. All of the IF-11Q/X.25 boards provide LSI-11 bus DMA grant continuity and interrupt grant continuity. Care should be exercised to assure that grant continuities exist between the IF-11Q/X.25 and the LSI-11 processor module due to other boards and perhaps unoccupied LSI-11 Bus slots.
- D. The 4-board IF-11Q/X.25 system comes already cabled together. DO NOT DISCONNECT THE BOARDS FROM EACH OTHER.
- E. Position the connected boards over the LSI-11 Bus slots and insert each board into its bus slot.
- F. Install the Serial I/O cables between the distribution panel and the XQ/CP P-board as per the top level assembly drawing in Appendix A. Special attention should be given to Pin 1 positioning as well as Port A/Port B cable orientation.
- G. Power up the system and check all voltages.
- H. Close the processor/expansion box.
- I. Start up system.

3.6 <u>Serial Interface Pinout</u> - ACC drawing #8300222 (Appendix A) shows the pin layout for a null modem cable used to link together two IF-11Q/X.25 systems. Note that each IF-11Q/X.25 transmits a 9600 bps clock signal on pin 24, which can be used if an external clock is not provided. Also note that the IF-11Q/X.25 does not respond to input on pins 8 and 22 (data carrier detect and ring). IF-11Q/X.25

USER'S MANUAL

CHAPTER 4 - HOST DEVICE DRIVER PROGRAMMING

CHAPTER 4

4.0 HOST DEVICE DRIVER PROGRAMMING

4.1 <u>Communication Registers</u> - The IF-11Q/X.25 and the Host Device Driver interact via a set of Hardware Communication Registers (see Tables 4-1 and 4-2). Eight registers are available to the Host Device Driver:

Receive Control and Status Register	(RCSR)
Receive Data Register	(RDR)
Receive Address Register	(RAR)
Receive Word Count Register	(RWCR)
Transmit Control and Status Register	(TCSR)
Transmit Data Register	(TDR)
Transmit Address Register	(TAR)
Transmit Word Count Register	(TWCR)

The registers of the Hardware Communication Register occupy a contiguous block of addresses on the LSI-11 BUS, starting at an address determined by switch settings on the MDMA circuit board. The register descriptions in Tables 4-1 and 4-2 are written from the point of view of the Host Device Driver. For example, the sense of read and write of the IF-11Q/X.25 RCSR and TCSR is from the LSI-11. A sample Device Driver listing is included in this manual as Appendix B.

4-1

4.2 <u>Hardware Data Transfer</u> - A DMA transfer is started when the device driver loads the data buffer starting address into the xAR (i.e., RAR or WAR), loads the 2's complement of the desired transfer word count into the xWCR, and sets the GO bit in the xCSR. If a matching request has been issued by the IF-11Q/X.25 software, the DMA hardware is activated and the transfer takes place.

Table 4-1 IF-11Q/X.25 RCSR (Receive Control and Status Register)

15 	14	13	12	11	10	9	8	7 	6	5	4	3	2	1 	0
					Ì	280 HALT						ĺ	1	1	
						R									
BIT 0 GO The GO bit. Setting this bit clears RDY and initiates a DMA transfer from the IF-11Q/X.25 to the LSI-11 processor. Clearing this bit has no effect. GO will always read as zero.										ne :•					
BIT 1 REC RESET The RECEIVE RESET bit. Setting this bit resets the receive DMA hardware. The entire IF-11Q/X.25 to LSI-11 channel is reset. Clearing this bit has no effect. This bit will always read as zero.										ne is					
BIT 2	2 REC	2 510	GNAL		to da tl Sl by	The RECEIVE SIGNAL bit. This bit is set to one upon completion of a receive DMA data transfer. If EIN is presently set, the LSI-11 is interrupted. RECEIVE SIGNAL is cleared upon reading the RCSR by the LSI-11. This bit is read-only, and writing to this bit has no effect.									
BIT (3 טאנ	JSED			f	This bit is undefined and is reserved for future use. It is cleared upon system startup or reset.									
BIT 4	ADI	R16			ac no	This is ADDRESS BIT 16 for extended addressing operation. This bit is never modified by the IF-llQ/X.25. It is cleared upon system startup or reset.									
BIT S	5 ADI	R17			ac mo	nis is dress odifie leared	sing ed l	oper oy (ratio the	on. IF-1	This LlQ/X	s bit K.25,	: is	neve It i	₽r

4-3

Table 4-1, continued

- BIT 6 IEN The INTERRUPT ENABLE bit. The LSI-11 program sets this bit to allow the channel to request program interrupts and clears it to disallow interrupts. This channel only responds to interrupt polling cycles when this bit is on. It is cleared upon system startup or reset.
- BIT 7 RDY The READY bit. This bit is on when the channel is not in DMA mode. When the channel is ready, the Memory Address Register, the Word Count Register, and the Control and Status Register may be modified. This bit goes off when DMA mode is started by setting the GO bit. When DMA mode is active, setting this bit causes DMA to be stopped. Clearing this bit has no effect. This bit is set upon system startup or reset.
- BIT 8 DBF The DATA BUFFER FLAG bit. This bit indicates that the Receive Data Buffer contains a word and is ready to be on read. This bit is allowed to be on only when the channel is in DMA mode (RDY = 0). DATA BUFFER FLAG is cleared when the Receive Data Buffer is read.
- BIT 9 280 HALT The Z80-CPU HALT bit. This bit indicates the halt state of the IF-11Q/X.25 microprocessor. If the IF-11Q/X.25 is halted, this bit will read as one. Otherwise, this bit will read as zero. This is a read-only bit and writing to this bit has no effect.
- BIT 10 2S0 This is 280 STATUS BIT 0. This bit and the following 280 status bits are user defined status bits passed from the IF-11Q/X.25 to the LSI-11. These bits are read-only and writing to these bits has no effect.

BIT 11 ZS1 This is Z80 STATUS BIT 1. See ZS0.

BIT 12 ZS2 This is Z80 STATUS BIT 2. See ZS0.

BIT 13 ZS3 This is Z80 STATUS BIT 3. See ZS0.

Table 4-1, continued

BIT 14 NXM

The NONEXISTENT MEMORY ERROR bit. This bit being set indicates that DMA was attempted to an LSI-11 address which did not respond. This bit is set by the MDMA and is tested and reset by the LSI-11.

BIT 15 ERR

The COMPOSITE ERROR bit. This bit is the logical OR of all error bits. Currently the only defined error is NONEXISTENT MEMORY ERROR. The ERROR bit is reset by resetting all other error bits. This bit is read-only. It is cleared upon system startup or reset.

Table 4-2 IF-11Q/X.25 TCSR (Transmit Control and Status Register)

	-+	+	+	+	÷	 +	+	 +	 -			 .	.	L
	5 14	•	-						•			•		
	- R NXM													
Ì	 -+	Ì	l	l		ł		17	16	RES	SIG	RES	1	l
-	R/W													r'

- BIT 0 GO The GO bit. Setting this bit causes RDY to be reset to zero and initiates a DMA transfer from the LSI-ll processor to the IF-llQ/X.25. Clearing this bit has no effect. GO will always read as zero.
- BIT 1 TRANS RESET The TRANSMIT RESET bit. Setting this bit resets the transmit DMA hardware. The entire LSI-11 to IF-11Q/X.25 channel is reset. Clearing this bit has no effect. This bit will always read as zero.
- BIT 2 TRANS SIGNAL The TRANSMIT SIGNAL bit. This bit will always read as zero. Clearing this bit has no effect. NOTE: The host software must never set this bit.
- BIT 3 Z80 RESET The Z80 RESET bit. Setting this bit resets the Z80 hardware in the IF-11Q/X.25 and causes the Z80 CPU to restart at location zero. Clearing this bit has no effect. This bit will always read as zero.
- BIT 4 ADR16 This is ADDRESS BIT 16 for extended addressing operation. It is cleared upon system startup or reset.

BIT 5 ADR17 This is ADDRESS BIT 17 for extended addressing operation. It is cleared upon system startup or reset. Table 4-2, continued

BIT 6 IEN

BIT 10 PSO

The INTERRUPT ENABLE bit. The LSI-11 program sets this bit to allow the channel to request program interrupts and clears it to disallow interrupts. This channel only responds to interrupt polling cycles when this bit is on. It is cleared upon system startup or reset.

BIT 7 RDY The READY bit. This bit has a value of one when the channel is not in DMA mode. When the channel is ready, the Memory Address Register, the Word Count Register, and the Control and Status Register may be modified. This bit is cleared when DMA mode is started by setting the GO bit. When DMA mode is active, setting RDY causes DMA to be stopped. Clearing this bit has no effect. This bit is set upon system startup or reset.

BIT 8 DBF The DATA BUFFER FLAG bit. This bit indicates that the Transmit Data Buffer is empty and is ready to accept a new word. This bit has a value of one only when the channel is in DMA mode RRDY = 0). DATA BUFFER FLAG is cleared when the Transmit Data Buffer is written.

BIT 9 UNUSED This bit is always read as a zero.

This is PROCESSOR STATUS BIT 0. This and the following processor status bits are user defined status bits passed from the LSI-11 program to the IF-11Q/X.25 program. These bits may be set or cleared as required by the LSI-11 program. It is cleared upon system startup or reset.

BIT 11 PS1 This is PROCESSOR STATUS BIT 1. See PS0.

BIT 12 PS2 This is PROCESSOR STATUS BIT 2. See PS0.

BIT 13 PS3 This is PROCESSOR STATUS BIT 3. See PS0.

Table 4-2, continued

- BIT 14 NXM The NONEXISTENT MEMORY ERROR bit. This bit has a value of one DMA was attempted to an LSI-11 address which did not respond. This bit is set by the MDMA and is tested and reset by the LSI-11 program.
- BIT 15 ERR The COMPOSITE ERROR bit. This bit is the logical OR of all error bits. Currently the only defined error is NONEXISTENT MEMORY ERROR. The ERROR bit is reset by resetting all other error bits. This bit is read-only. It is cleared upon system startup or reset.

4.3 Software Data Transfer - The IF-11Q/X.25 interface to the LSI-11 looks like two DMA 'pipes' - one to carry data into the IF-11Q/X.25 and one to carry data away from it. One of the tasks of the IF-llQ/X.25 and the host device driver in the LSI-ll is to make each physical data pipe look like several virtual half duplex paths to higher level programs. This is done by enforcing a multiplexing protocol through a series of supervisory messages associated with each transfer of user data. Thus, two types of information being passed through the pipes are distinguished: the four byte supervisory messages (which are created and read only at the executive driver level), and packets of user data. This 'user data' will be called 'data' while the virtual half-duplex data path will be referred to as a 'channel' in this chapter. See Figures 4-1 and 4-2.




Figure 4-1 IF-11Q/X.25 Multiplexing Protocol Input Finite State Automation




Figure 4-2 IF-11Q/X.25 Multiplexing Protocol Input Finite State Automation

4.3.1 <u>Requirements Supported by the Protocol</u> - The protocol insures that no data is transferred on a channel until symmetric requests are outstanding in the LSI-11 and the IF-11Q/X.25. It allows simultaneous requests on multiple channels, but only one request to be outstanding on an individual channel at a time. The supervisory messages encode End-of-Stream and User Subfunction information independent of the data streams.

4.3.2 <u>Description of Message Use</u> - Each message type and its use is described below. The messages and responses are all channel specific.

4.3.2.1 <u>Request-to-Send Message</u> - Whenever a write is activated, a Request-to-Send NW bytes is sent, where NW = the requested byte count. The four bit User Subfunction associated with the write request is put in the high order four bits of the message byte.

NOTE

A write is 'activated' when a Write or Write End-of-Stream request is made by an applications program, or whenever a data transfer completes which partially, but not completely, fulfills the original request. In the latter case, NW is updated to be the number of bytes from the original request which have not yet been written. 4.3.2.2 <u>OK-to-Send Message</u> - Whenever a read is outstanding for NR bytes (NR = the number of bytes to be read) and a Request-to-Send NW bytes message is received, an OK-to-Send NB bytes message is sent (NB = minimum {NR,NW}). The reading side always calculates NB.

NOTE

A read is 'outstanding' when a read request is made by an applications program, or if a data transfer has completed which partially, but not completely, fulfills the original and request the preceeding Data Follows message was NOT In the latter case, End-of-Stream. NR is updated to reflect the number of bytes of the original request which have not yet been read.

4.3.2.3 <u>Data Follows and Data Follows End-of-Stream Messages</u> -Whenever an OK-to-Send NB bytes message has been received, a Data Follows or Data Follows End-of-Stream message is sent, followed immediately by NB bytes of data. NO MESSAGE TRAFFIC OR DATA FROM ANOTHER CHANNEL MAY COME BETWEEN THE MESSAGE AND THE DATA. The Data Follows End-of-Stream message is sent if, and only if, the original Write request was End-of-Stream and NB = NW (i.e., this will be the last physical transfer to fulfill an End-of-Stream Write request).

4.3.2.4 <u>IO Abort Message</u> - An IO Abort message is sent under the following conditions:

- 1. an applications program closes a channel,
- 2. an applications program issues an Abort request,
- 3. a protocol breakdown is identified with respect to a channel.

The only exception is when an IO Abort message has previously been sent and no Abort Acknowledge message has been received.

4.3.2.5 <u>Abort Acknowledge Message</u> - Whenever an IO Abort message is received, an Abort Acknowledge message is returned.

4.3.3 Supervisory Message Format -

4.3.4 Message Codes -

- 0 = OK to Send
- 1 = Request-to-Send
- 2 = Data Follows
- 3 = Data Follows End-of-Stream
- 4 = IO Abort
- 5 = Abort Acknowledge

IF-11Q/X.25

USER'S MANUAL

CHAPTER 5 - X.25 PROTOCOL PROGRAMMING

CHAPTER 5

5.U X.25 PROTOCOL PROGRAMMING

5.1 <u>Implementation Notes</u> - Several design decisions were made in the implementation of the IF-llQ/X.25 which must be taken into account in application programming and network usage.

5.1.1 Frame Level Window Size - The X.25 frame level window has the value of seven and cannot be changed by the application program.

5.1.2 <u>Packet Level Window Size</u> - The X.25 packet level window has the value of two and cannot be changed by the application program.

5.1.3 Loop-Back Mode - The IF-llQ/X.25 Loop-Back switch can be set to any value by the application program and initially has a value of zero. A value of zero disables X.25 loop-back mode while a non-zero value enables X.25 loop-back mode. (See "Restart with diagnostic parameters", Table 5-5)

5.1.4 <u>Tl Timer</u> - The X.25 Tl timer can be set to any value by the application program and initially has the value of three seconds. Legal values range from 0 to 63 seconds, with a resolution of one second. Please note that a value of zero specifies no timer activity and, thus, no timer recovery will occur. (See "Restart with diagnostic parameters", Table 5-5)

5.1.5 <u>N2 Counter</u> - The X.25 N2 counter can be set to any value by the application program and initially has the value of twenty. Legal values range from 2 to 255. The current value remains unchanged if an illegal value is specified. (See "Restart with diagnostic parameters", Table 5-5)

5.1.6 Packet Size - The X.25 data packet size has a maximum value of one hundred twenty-eight bytes and cannot be changed by the application program.

5.2 <u>Message Formats</u> - The format of messages between the application program and the IF-11Q/X.25 is <u>not</u> the format of messages specified by CCITT for X.25 networks. The IF-11Q/X.25 system converts application program X.25 protocol requests into the format specified by CCITT. In addition, any message over 128 bytes in length will automatically be converted into multiple M-Bit packets of 128 bytes.

5.2.1 <u>Supervisory Message Formats</u> - All supervisory messages consist of a fixed-length header optionally followed by a variable-length data field. The header is four bytes in length. The optional data field may range from 0 to 128 bytes in length. Supervisory messages are always sent and received via logical channel zero.

5.2.1.1 Fixed Length Messages - Many supervisory messages do not require additional data beyond the header. For these messages the fourth header byte contains zero.

5.2.1.2 <u>Variable Length Messages</u> - Some supervisory messages require additional data beyond the header. For these messages the fourth header byte contains the count of the data bytes which immediately follow the header.

5.2.2 Data Message Formats - User data messages may range from 0 to 05535 bytes in length. Data messages are always sent and received via the logical channel number assigned when the call is established. Logical records longer than 05535 bytes are sent as multiple messages using Write Stream for all but the last message and Write Stream and End for the last message (see Sections 0.0.4.1.1 and 0.0.4.1.2).

5.2.2.1 <u>M-Bit Packets</u> - Any message over 128 bytes in length will automatically be converted into multiple M-Bit packets of 128 bytes. Only the last packet will reflect the M-Bit value specified by the application program, while the others will have the M-Bit set. 5.2.2.2 <u>Q-Bit Data</u> - User data is normally sent as non-Q-Bit data. The user can also optionally cause packets to be sent with the Q-Bit set to one. Q-Bit data is usually used at higher protocol levels to denote control data.

5.3 <u>Message Contents</u> - The contents of messages between the application program and the IF-11Q/X.25 are <u>not</u> the contents specified by CCITT recommendation X.25. The IF-11Q/X.25 system converts application program X.25 protocol request contents into those specified by CCITT. Table 3.1 details the correlation between ACC IF-11Q/X.25 commands and CCITT supervisory packet types.

5.3.1 <u>Supervisory Message Contents</u> - All supervisory messsages have a four byte header. The first byte holds the command code from Table 5-2a. The second byte contains the full-duplex logical channel number (LCN) TIMES TWO. The third byte is used by different commands for different purposes. For several message types the third byte contains the virtual circuit number. The fourth byte contains the count of optional data bytes which follow the header and may be zero.

5.3.1.1 <u>Network Commands</u> - Table 5-1 describes those commands which map directly into CCITT equivalents and initiate or result from actual network activity.

5.4 IF-11Q/X.25 Subsystem Queries and Responses - The IF-11/X.25 maintains internal information pertaining to X.25 network operation. Response messages which return partial contents of this internal information may be elicited by means of query commands from Table 5-2b. Table 5-3 details the contents of the different responses. Virtual circuit or logical channel information can be obtained by means of two related commands. One (Virtual Circuit Query) takes the virtual circuit number as an index while the other (Logical Cnannel Query) takes the logical channel number as an index. Both commands return the same information. Frame level information can be obtained via the Frame Level Query command. IF-110/X.25 network errors and internal error conditions can be obtained by means of the Error Query command. Table 5-4 contains the error codes returned by the error query.

5.4.1 <u>Data Message Contents</u> - User data messages are transmitted and received in complete transparency. No headers are required.

5.4.1.1 <u>Q-Bit Value Specification</u> - The value of the X.25 Q-Bit for a message is typically controlled by a device driver subfunction value. See section 5.4.

5.4.1.2 <u>M-Bit Stream Generation</u> - The generation of M-Bit Packet streams is typically controlled by Jevice driver subfunction values.

5-4

TABLE 5-1

Correlation between ACC IF-11Q/X.25 and CCITT Packet Types

ACC X.25 Commands	CCITT Packet Types
Answer	Call Accepted/Call Connected
Call	Call Request
Clear Logical Channel and Clear Virtual Circuit	Clear Confirmation or Clear Request/Clear Indication
Interrupt	Interrupt Request
Interrupt Acknowledge	Interrupt Confirmation
Ready	Receiver Ready or Receiver Not Ready
Reset	Reset Indication/Reset Request
Reset Acknowledge	Reset Confirmation
Restart	Restart Indication/Restart Request
Restart Acknowledge	Restart Confirmation
Ring	Incoming Call

TABLE 5-2a

ACC IF-11Q/X.25 Command Codes (All values are octal)

Code	Command
003	Answer
000	Call
004	Clear Logical Channel to X.25 Network
UU2	Clear Virtual Circuit from X.25 Network
ü42	Interrupt
045	Interrupt Acknowledge (Response Only)
043	Ready
ΰ 4 0	Reset
ü41	Reset Acknowledge
100	Restart
101	Restart Acknowledge
001	Ring from X.25 Network

TABLE 5-2b

ACC IF-11Q/X.25 Diagnostic Query/Response Codes (All values are octal)

Code	Command/Response
207	Error Query to IF-11Q/X.25
200	Error Response from IF-11Q/X.25
213	Frame Query to IF-11Q/X.25
212	Frame Response from IF-11Q/X.25
203	Logical Channel Query to IF-110/X.25
202	Logical Channel Response from IF-11Q/X.25
201	Virtual Circuit Query to IF-11Q/X.25
2υΰ	Virtual Circuit Response from IF-11Q/X.25

TABLE 5-3

ACC IF-11Q/X.25 Response Message Contents (All values are octal)

VIRTUAL CIRCUIT TABLE RESPONSE:

Offset Contents **U**: response type (200) 1: virtual circuit number 2: zero 3: response length (32) 4: if non-zero, logical channel is active 5: logical channel number p(s) for receive side ó: p(r) for receive side 7: 10: receive window 11: receive flags p(s) for transmit side p(r) for transmit side 12: 13: transmit window 14: 15: transmit flags 16-17: addr of first packet on queue to frame level 20-21: addr of last packet on queue to frame level 22: state of virtual circuit state of output side of logical channel (from host) 23: 24: state of input side of logical channel (to host) 25: virtual circuit number 26: flags for virtual circuit address of first buffer on queue to host 27-30: address of last buffer on queue to host 31-32: 35-34: address of current input buffer (to host) 35-36: address of current output buffer (from host)

LOGICAL CHANNEL TABLE RESPONSE:

Offset Contents

υ:	response type (202)
1:	logical channel number
2:	zero
5-36:	same as virtual circuit table response

ERROR RESPONSE:

Offset	Contents
0: 1: 2:	response type (206) zero zero
3:	response length
4: 5:	index of next entry in error table
ь:	index of last used entry in error table count of errors encountered
7 - n:	error table: 4 bytes per entry. Each entry has the form: U: error number - see Table 5-4 1: -Reserved- 2-3: PC at error

LAP FRAME RESPONSE:

(NOTE: These offsets are <u>guaranteed</u> to change from one release to the next)

Offset	Contents
2:	Response type (212) Zero Zero Response length
	-Reserved-
b:	Frame Level State U - initial state 1 - UA/SARM wait 2 - UA wait 3 - Ready
7-41:	-Reserved-
	SARM sent count
43:	SARM received count
44:	DISC sent count
	DISC received count
	CMDR sent count
	CMDR received count
	REJ sent count
	REJ received count
52:	RNR sent count
53:	RNR received count

LAPB FRAME RESPONSE:

0: 1-2:	Contents response type (212) zero response length
	Carrier Detect flag (non-zero if carrier detect is on)
1Ú:	Frame Level State:
	0 - initial state
	1 - UA/SABM wait
	2 - UA/DISC wait
• •	3 - Ready
	Tl timer value
	N2 counter value
	SABM sent count
20:	SABM received count
21:	DISC sent count
22:	DISC received count
23:	CMDR sent count
24:	CMDR received count
25:	REJ sent count
20:	REJ received count
27:	RNR sent count
30:	RNR received count
31:	count of frames received with bad CRCs
32:	count of badly formed frames received

TABLE 5-4

ACC IF-11Q/X.25 Error Response Error Codes (all values are octal)

NOTE

The error codes are the lower six bits of each entry. The high order bits are used internally and should be masked off to yield the error codes listed below.


Code Description 4 - Frame level attempted to retransmit a non-existent frame 5 - CMDR received by frame level 6 - Frame level found itself in an undefined state 7 - Attempt to send call-accepted packet from the wrong state 10 - Attempt to send call-request packet on an active logical channel 11 - Attempt to send clear-confirm packet from the wrong state 12 - Attempt to send data packet on virtual circuit zero 13 - Attempt to send data packet from wrong state 14 - Attempt to send interrupt packet from wrong state 15 - Attempt to send interrupt-confirm packet from wrong state 16 - Attempt to send reset-confirm packet from wrong state 17 - Attempt to send RR or RNR packet from wrong state 20 - Packet level was requested to transmit a poorly-formed packet 21 - Packet level was given a packet for an invalid logical channel number 22 - A packet from the DCE had an invalid p(s) 23 - Invalid packet received while in state pl 25 - Invalid packet received while in state p2 26 - Invalid packet received while in state p3 27 - Invalid packet received while in state p5 30 - Invalid packet received while in state p6 31 - Invalid packet received while in state p7 32 - Invalid packet received while in state dl 35 - Invalid packet received while in state d2 34 - Invalid packet received while in state d3 35 - Illegible packet received from DCE 36 - A virtual circuit was found to be in an undefined state

.

Code Description	
 41 - A packet from the DCE contained an invalid p(r) 43 - Free list exhausted 44 - The buffer monitor was unable to account for all buffers 45 - A transfer to or from the host failed 46 - A write completed on a logical unit assigned for reading 47 - The output side of a logical channel was in an undefined state 50 - A read completed on a logical unit assigned for writing 51 - The input side of a logical channel was in an undefined state 	
 52 - I/O was attempted to an inactive logical unit 53 - Invalid supervisory command received while in data xfer state 54 - Invalid supervisory command received while in answer-wait state 	
 55 - Invalid supervisory command received while in call-wait state 56 - Invalid supervisory command received while in idle state 57 - A virtual circuit was found to be in an undefined state 60 - Attempt to reassign an active logical unit number 61 - NCP received an undefined command 62 - A supervisory command specified an invalid virtual circuit number 	

TABLE 5-5

ACC IF-11/X.25 Command Formats



5-12

CODE = CLEAR VIRTUAL CIRCUIT VCN REASON COUNT SAME AS ANSWER

0

= RESET, INTERRUPT


= READY

= RESET ACKNOWLEDGE, LOGICAL CHANNEL QUERY

CODE						
LCN						
0						
90						

= RESTART, RESTART ACKNOWLEDGE, FRAME QUERY, ERROR QUERY

CODE	
0	



CODE	= ERROR RESPONSE,
	FRAME RESPONSE,
	LOGICAL CHANNEL RESPONSE, VIRTUAL CIRCUIT RESPONSE
COUNT	VIRIOAL CIRCUIT RESPONSE
=DATA	

IF-11Q/X.25

USER'S MANUAL

CHAPTER 6 - MICRODIAGNOSTICS


CHAPTER 6

6.0 MICRODIAGNOSTICS

6.1 Introduction - The IF-11Q/X.25 microdiagnostics perform subsystem integrity tests upon power-on reset and display the results in a bank of eight LEDs which are clearly visible without removing any boards or cables. This display provides quick visual verification of SYSTEM operational readiness. Detected errors, if determined by the operator to be inconsequential, can be defeated by means of hardware switches. If any errors are detected (and have not been defeated by the operator) then processing halts with the error status displayed in the LEDs. The operator must cycle power down and back up to re-run the microdiagnostics after correcting the problem or electing to ignore the error by means of the defeat switches. If no errors are detected (or all which are detected have been defeated) then processing continues in the X.25 protocol code. Note that the X.25 protocol code idle loop "spins the lights" as a system load indication where a heavy traffic load will slow the "spin" rate.

6-1

6.2 <u>Display LEDs</u> - The indicator LEDs are located on the XQ/CP P-board. The significance of each LED is as follows:



Upon power-on reset, all of the display LEDs are turned off and testing begins. All tests are run to completion and then the various error statuses are displayed along with the ALL TESTS COMPLETE indication.


6.3 <u>Error Defeat Switches</u> - Hardware initialization errors can be ignored by means of a bank of DIP switches also located on the XQ/CP P-Board. In order to defeat each detected error (as represented by a lit LED), it is necessary to turn on (or close) the corresponding switch. Each and every error must be defeated for processing to continue into the X.25 protocol code. On the other hand, processing will not continue if a switch is set for which there is no corresponding error. In addition, the high order switch, which corresponds with the ALL TESTS DONE condition and is not an error, should be left off (or open) even though the LED is lit.


6-2

IF-11Q/X.25

USER'S MANUAL

APPENDIX A - DRAWINGS





APPENDIX B - SAMPLE DEVICE DRIVER LISTING


-

-

- -

USER'S MANUAL

IF-11Q/X.25



of XDT breakpoints for driver debugging.

1

8.5

signed. Ist

xqmcd.lst

æ

195 RSXMC MACRO V04.00 25-AUG-82 17:30:56 PAGE 4-1 196

199 199 200 201 202 203 204 205 204 205 204 205 205 205 205 205 205 205 205 205 205			dvlp.def Select the exclusion of hardware reset at driver load	time so as to retain RAM-based development code.		Assembly Command Line:	MAC MADRV, UNDRV/-SP=(1,1)EXEMC/ML, (1,54) RSMC, (100,100)UNDRV		Task Build Command Line:	TKB>UNDRV/-HD/-HM/U-HD/-HM/CR/HD/CR/	TKB>[1,54]RSXLIM.STB/SS, [1,1]EXELIB/LB	TKB>/	TKB>STACK ≈0	TKB>PAR=DRVPAR: 120000: 10000	TYG9///	:	. endr	.sbttl Definitions	title Macros	.sbttl Macros		
212 212 200 862 200 200 200 200 200 200 200 200 200 2			58	59	60	61	62	63	64	65	66	(9	68	69	20	11	12	61	74	75		
	<u>£</u> :	161	961	661	200	201	202	203	204	205	206	207	208	509	210	211	212	612	214	215	216	

Word - allocate a word of memory and assign offset to symbo The symbol is not assigned a value if it has already been assigned one else σ --- to symbol --- to symbol Mame - Name of the symbol to be defined. Mame - Name of the symbol to be allocated macro word name, size inter if the size Asect is used by other macros which use the Word Macro asect - Set table offset pointer Entry: arg is the address value to be selected. .title NAC Device Driver Information .shifl | DAC Device Driver Information Wed Aug 25 16:22:50 1982 macro dispatch arg, akir cmp barg, r0 byg addr mocro asect arg .nlist .. " arg .lst .*erk***b** .sbttl | .sbttl | MACRASS MACRO VUA.UU 25-AUG-82 17:30:56 PARE 5 1 ASRCT - SET TARILE OFFEET RUINTER ntino. xquevl. 1st B-4

xqmcd.lst

Wed Aug 25 16:22:50 1982

267 DEC DEVICE DRIVER INFORMATION MACRO V04.00 25-NUG-82 17:30:56 PM22 6 368 L DEC DEVICE DRIVER INFORMATION

			1 DEC Device Driver Macros	.mcall abodfS. hwddfS. oktdfS. tchdfS. devdfS		huddfS	DettdfS	tcbdfS	devdfS			i UCB address for controller	cuth1: blkw 1			; defined for loadable driver	IdSun = 0;			: drive dispatch table (DDT)	Suntbla:	word untat r		untaro i	unouf	-	title ACC Device Driver Information	
PEC DEVICE DRIVER INFORMATION		1	2	ſ	000000	5 000000	6 V01000	7 000000	B 00000	6	10	11	12 000000	11	14	15	16 000000	11	18	19	20 000002	21 00002 001312	22 00004 001630'	23 000006 001644'	24 000010 001176	25	26	
268	269	270	1/2	212	2/3	214	275	276	112	278	219	28()	182	292	(RZ	24 4	28S	286	1R7	288	6R2	290	291	242	293	294	295	2.96

10

xqmod. 1st

Wed Aug 25 16:22:50 1982

296 ACC DEVICE DRIVER INFURMATION MACRO V04.00 25-AUG-82 17; 30; 56 PAGE 7

		sbitl i ACC Device Driver Information		RSX-11M I/O Packet Definitions Required by SGTPMT Circumvention		ibuf = i.prm: /* First Word of Buffer Address Double-word */	icnt = i.prm+4; /* Data Buffer Byte Count */		••	<pre>lxfc = l.pcm+10: /* in-process transfer byte count */</pre>			<pre>KSX-llM OIO Subfunction Definitions</pre>		sf.str = 2; /* Stream Subfunction Flag */	sf.end = 4; /* End Subfunction Flag */		: RSX-llM OIO Function - t Definitions		io.com = 3000; /* Connect to Data Path */		10001			.sbttl	.title Non-Pool Data Base Definitions	sbttl ACC Non-Pool Device Driver Data Buse Definitions	
ACC DEVICE DRIVER INFORMATION		1	2	1	•	5 000024	6 000030	7 000032	90	9 0000 F	Iu	11	17	[]	14 000002	15 000004	16	17	PI	1 ⁻⁰ 00 3000	20 003400	21 004000	22 004400		24	25	26	
_																												
162	862	299	00	10	302	Ĩ	104	305	306	101	BUE	906	15	116	312	נונ	314	315	916	11	916	114	120	176	322	[7]	124	5

Π

.

xqmud. İst

325 NEW-PEXIL DATA BASE DEFINITIONS MACHO VU4.00 25-AUG-82 17:30:56 PAGE 8 326 I

		.sbttl Content Definitions		Interprocessor Protocol Message Content Definitions		p.cts = 0, /* Clear-to-Send n bytes. */	p.rts = l; /* Request-to-Send "n" bytes. */	- 2;	e = 31	rt = 41	- <u>5</u> -	101	14001	•		i Protocol Taq Word Bit Masks		<pre>mSdbug = Cp.debuq; /* isolate debug channel flag */</pre>	C03601	.co);	mSmixt = CO60; /* extended address hits */			
CONTENT DEFINITIONS						000000	00000	000002	00000	00000	000005	000010	000400					111761	117417	01111	11771			
_			2	-	-	Ś	ę	~	80	6	10	11	12	=	14	15	16	11	18	61	20	77		
326	175	87 A	124	0(1	111	112		966	315	336	111	P({	611	340	111	215		344	345	346	141	946	149	

12

-

xq**m**.d.lst

349 N.N.-ROOL DATA BASE DEFINITIONS MACRO VOA.00 25-AUG-82 17;30;56 PAGE 9

FORMAT DEFINITIONS	abtt] Bormat Dafinitions	· · · · · ·	Contraction C	- analy all the second of the second all the second all the	•	: Channel Block Entry Definitions		: Each Channel Rinck relates RSX-11M OfOs to WO/ND date mathe	: "The half-during MO/CP channels are raised to revenue and full-during	is RSX-11M channel.	I The Task TCB address is used for channel allocation. No task man	i didde a channel to which it has not connected. (A burrible erroritor	is the "Debug Channel" which is first-comercian with the served).) The TAG word contains a prototype header for protocol messages for	i the channel. It contains the Read LCN, Debug Channel Flad, Message	i type code, and the user subfunction bits from the last RTS received.	; The Read byte count is copied out of the I/D packet to allow	; the received byte count to be summed there.	I The RTS byte count is used for byte count arbitration.	If the Read-Status-Word and Write-Status-Word contain the address	f of the state sub-table for the channel.	; Read and Write QIO Queue Headers implement a queue for multiple	; QIO requests. While the requests are handled sequentially and in	i the order in which they are received, the capability exists to start	i a new I/D without going all the way back up to the controlling task.		.0.	descruption - cach channel block brick has this format -/		۲	•	21 /*	٢	word cqwr, 2; /* Write QIO Queue Header •/	
FORMAT DEFINITIONS		000041	014100																																
_	T	~	~	•	s	9	-	8	6	10	11	12	=	1	ដ	16	1	18	61	2;	71	22	5	22	() ()	57	28	67	0	11	32	2	± :	ະ ະ	ę
2 2	152	151	151	355	356	151	956	959	360	19(362	363	164	165	99	191	R9(69	2;	=	211	5		53	2	8/1	6/1	OPC	1 A L	2 8 ([9]	186	385 297		148

=

× mud. lst

JAB M.N.-PXXIL DATA BASE DEFINITIONS MACRO VO4.00 25-MUG-82 17;30:56 PACR 10 189 I.

160				-			
260	7			L Chann	el Bloc	k Table	Channel Block Table Definition
161	~			••			
194	-				The off	sets d	The offsets defined here must be reflected by routines
Ś	s			-	SETRCB,	SETNO	SETRCB, SETXOB, etc.
	Ŷ			-	Unlabel	led vo	Unlabelled words are plugged at driver load time at UNPWF.
~	1						
10	8 000012	12 00000	_	rstate: .word	word.	0	<pre>j address of receiver state sub-table</pre>
•	9 000014	000000	_	rdbcxs:	word.	0	; excess read byte count (see rcv)
00	10 000016	16 000000	_	xstate: .word	word.	0	address of transmitter state sub-table
-	11 000020	000000 02		wrbcxst	word.	•	i excess write byte count (see wmt)
~	12 000022	22 000000			word.	0	Address of Receive SFORKI Context Block
103	13 000024	24 00000	_		hord.	0	i Address of Transmit SFORK1 Context Block
	14 000026	26 000000	-		word.	•	, Address of Receive Command Protocol Block
405	15 000030	000000 00	_		word.	•	<pre>// Address of Transmit Command Protocol Block</pre>
s.	16 000032	32		un0th1:			
101	17	000041		.rept	.rept unpcnt		
108	18			•	· đ		
109	19			.endr			
110	20						
-	21			: Speci	al Debu	IN Chan	; Special Debug Channel Block
412	22 001154	2		dbugch: che	che		
413	23			•			
-	24			.sbttl			
1 15	25			title .	Q/CP Re	ulister	.title XQ/CP Reylster Definitions
1 16							

2

nqmod. Ist

416 NO/CP REDISTER DEFINITIONS MACHO VO4.00 25-AUG-82 17:30:56 PACE 11 417 | ACC XQ/CP REDISTER DEFINITIONS

15

•

PACTOR RELISTERN DEFINITIONS MACRY VAI.00 25-AUG- RELISTERN DEFINITIONS 1 FILITE STATE ALLCAREL TO FORM 101 1 2 1 FILITE STATE ALLCAREL TO FORM 101 3 000010 FER 0; 4 00001 FER 0; 5 00001 FER 0; 6 00001 FER 0; 7 1; // Clear-To-Sold // 000001 FER 0; // Request-to-Sold // 000001 FER 1; // Coal Matter 000001 FER 1; // Request-to-Sond // 000001 FER 1; // Received mat/or Ent-to-Sond // 000001 FER 1; </th
<pre>Finite State Automaton Event Code Munters Finite State Automaton Event Code Munters Finite - 0; /* Write Request */ Finite - 0; /* Write Request */ Finite - 0; /* Write Request */ Finite - 0; /* Band Request */ Finite - 1; /* Remain Abort */ Finite - 1; /* Remain Abort */ Finite - 1; /* Remain Abort */ Finite - 1; /* State Abort */ Finite - 0; /* Finite - 0; Finite</pre>
RAD-01/* Read Request */ CTSCTS-11/* Clear-to-Send */MRITE-01/* Mrite Request */RTS-11/* Remet Abort */RTS-11/* Send Sere filavor of a DMTh ROLLDHS message */RTS-11/* Received MTS, CTS, efc. */RTS-11/* Received MTS, ROLLDHS */Statt I-11/* Received Some filavor of DMTh ROLDHS */.3bttl IRSX-LIN Device Driver Major Routines.3bttl IRSX-LIN Device Driver Major Routines
Herrer0/* Write Request */RTS-1/* Request */RTS-1/* Request */NARORT2/* Local Abort */NARORT1/* Roote Abort */NARORT1/* Roote Abort */NARORT1/* Noot Act */NARORT1/* Abort Act */NARORT1/* Abort Act */NARORT1/* Abort Act */NARO0/* Abort Act */NARO0/* Send RTS, CTS, etc. */NARORD0/* Received RTS, CTS, etc. */NARORD0/* Received RTS, CTS, etc. */RCUOD0/* Received RTS, CTS, etc. */RCUOD0/* Received Same flavor of brink POLONE "*RCUOD0/* Received Same flavor of brink POLONE */.sbttl-/* Received Same flavor of brink POLONE */.sbttlRSMILLsbttlRSMILLE.sbttlRSMILLE.sbttlRSMILLE.sbttlRSMILLE.sbttlRSMILLE.sbttlRSMILLE.sbttlRSMILLE.sbttlRSMILLE.sbttlRSMILLE.sbttlRSMILLE.sbttlRSMILLE
LABORT21/* Local Abort */ Abort */REMACK41/* Abort */ Abort KK */REMACK51/* Abort KK */ Abort KK */REMACK51/* Abort KK */ Abort KK */REMACK51/* Abort KK */ Abort KK */REMACK61/* Send RTS, CTS, etc. */ KTOD = 01REMORE11/* Send some flavor of a DWTA FOLLONG message */ KTOCCREVORD01/* Received RTS, CTS, etc. */ REVORDREVORD01/* Received Some flavor of DWTA FOLONG */ REVORDREVORD11/* Received RTS CTS, etc. */ REVORD.sbttl1Review Major Routines.sbttl1REVIEW.sbttl1.sbttl1.sbttl1.sbttl1REVIEWReview Rajor Routines
ANDERT = 1) /* Remote ADOIT */ REMACK = 4; /* Nour ANDIT ACK */ HORE = 5; /* I/O Completion and/or End-of-Stream */ NUTUPE = 1; /* Send RTS, CTS, etc. */ NUTUPE = 1; /* Send some flavor of a DNTA FOLDAS message */ NUTUCC = 2; /* I/O Completion Event REVDAD = 0; /* Received RTS, CTS, etc. */ REVDE = 1; /* Received some flavor of DNTA FOLDAS */ REVDE = 1; /* Received some flavor of DNTA FOLDAS */ .sbttl] .sbttl] RSX-LIM Device Driver Major Routines
MORE 51 /* More Data to come */ IOC -61 /* I/O Completion and/or End-of-Stream */ XMTNME 0 /* Send RTS, CTS, etc. */ XMTNE 1 /* Send and or End-of-Stream */ XMTNE 1 /* Send and Elavor of a DMTA FOLLONG message */ XMTCO 21 /* Facelved RTS, CTS, etc. */ RCUOD 0 /* Received RTS, CTS, etc. */ RCUOE 1 /* Received RTS, CTS, etc. */ RCUOE 1 /* Received Some flavor of DMTA FOLONS */ Sottl 1 /* Received some flavor of DMTA FOLONS */ .sbttl 1 FSX-LIM DEVICE Driver Major Routines .sbttl 1 FSX-LIM DEVICE Driver Major Routines
<pre>XMTCHD = 01 /* Send RTS, CTS, etc. */ XMTLFE = 1; /* Send some flavor of a DWTA FOLLONE message */ XMTLICC = 2; /* L/O Completion Event RCVDED = 0; /* Received RTS, CTS, etc. */ RCVDEE = 1; /* Received some flavor of DWTA FOLDAGS */ RCVDEE = 1; /* Received some flavor of DWTA FOLDAGS */ .sbttl 1 .title Device Driver Major Routines .sbttl 1 FSX-linh Device Driver Major Routines</pre>
<pre>xMTNFE = 1; /* Send some flavor of a DWIA FULLOND MERBAGE // XMTICC = 2; /* I/O Completion Event RCUDED = 0; /* Received RTS, CTS, etc. */ RCUDEE = 1; /* Received some flavor of DWTA FOLDAGS */ RCUDEE = 1; /* Received some flavor of DWTA FOLDAGS */ .sbttl] RSX-lim Device Driver Major Routines .sbttl] RSX-lim Device Driver Major Routines</pre>
RCVCHE = 0, /* RCVDFE = 1, /* .sbttl .title Device Driv .abttl] RSX-11M D
.sbtil .title Device Driver Major Routines .sbtil j RSX-liM Device Driver Major Routines

xqmud.lst

1

502 DEVICE DRIVER MAJOR ROTTINES MACRO V04.00 25-AUG-82 17:30:56 PAGE 13

17626 004134 004134 003714 003756 003456 004110 176200 000012 176200 00012 176200 00012 176210 00012 001100 176210 000100 176210 00012 0011312
--

в**-**12

xqnxd. Ist

Wed Aug 25 16:22:50 1982

55) DEVICE DRIVER MAJOR ROUTINES MACRO VO4.00 25-AUG-02 17:30:56 PAGE 14 554 1 EATRICH

	.sbtfl Butry and Validation .	•	i Here upon OIO		Accept a QIO request and dispatch processing for it.	i NUTE: This is very different from the usual device driver handling.		i Entry:	RI ->I/O Packet	R4 ->SCB	r R5 ->UCB	witht:	mov i.fcn(ri),r0 ; get the QiO Function Code from the I/D Packet		tch 10.00N, 105	dispatch I0.0SC, 20\$	dispatch IO.DBR, JOS	dispatch IO.R.B. 11\$	Gmp 010.RLB,r0	dispatch IO.DBM, 405	dispatch IO.W.B.41\$	Camp 10. MLB, r0		<pre>// Invalid Request (includes RSX ATTACH and DETACH)</pre>		/ JIE.IFC4377, r0 1	95: br 905 <i>i</i> call Siofin and return			.sbttl	.sbtti Non-Transfer Requests	
ENTRY AND VALIDATION													000012						00000			000000				000000						
ENTRY AN													01910	140000					022700 000000			022700					000512					
	1	2	•	-	s	9	٢	89	6	01	11	12 001312	11 001312	14 001316	15 001320	16 001326		18 001342	001342	050100 61	20 001356	001 356	21	22	53	24 001364	25 001370	26	27	28	29	
-																			5			∍				⇒						
55 5	556	551	558	559	560	261	562	263	564	565	566	567	568	695	570	5/1	512	573	574	515	576	115	578	519	290	185	582	(85	PRS	SBS	999 2990	R

81

•

xqmud, lst

ž G 2

.

ڀ
÷.
xumod

611 DEVICE DRIVER MAJOR ROUTINES MACHO VU4.00 25-AUG-82 17:30:56 PAGE 16

20

ĺ

Image: Section of the sequent is set of the	686 DEV 681 1 641 1	device driver major riverus 1	HAJOR RUT	19 10	~	55-MJG-82	25-AUG-02 17:30:56 PAGE 17	
Entry: Entry: Entry: 001534 004/67 004/03 004/03 55 - 3003 55 - 3003 001534 004/67 004/03 004/04 55 - 3003 55 - 3003 55 - 3003 001542 004/03 004/04 55 - 3003<					.sbttl	_		Debug Write Request
1 101534 000457 004014 405: 81 ->1/O Packet 2 001534 000457 004014 405: 81 ->1/O Packet 3 001534 00457 004014 405: 85 ->1/CB 3 001541 004013 55 ->1/CB 55 ->1/CB 3 001544 004151 004014 55 ->1/CB 3 001544 004151 004012 15 ->1/CB 3 001544 004151 004102 15 ->1/CB 3 001544 004152 004102 15 ->1/CB 3 001544 004152 004102 15 ->1/CB 3 001544 004152 004102 15 ->1/CB 3 001540 004102 15 ->1/CB 16 ->1/CB 3 001541 004152 004102 15 ->1/CB 3 001541 01422 004102 15 ->1/CB 3 001552 010422 004014 16 ->2/CB 3 001552 010154 001154 10 ->2/CB 3 001552 010246 000116 16 ->2/CB 3 001552 010246 000116 10 ->2/CB 4 001552 012		v ~			•• ••	Entry:		
001514 00467 004014 55 ->303 ->500 001540 00467 004014 55 >>005 >>	~	•			• ••		Rl ->1/O Packet	
7 001534 00467 00404 005 00450 00450 00545 00450 00545 00450 00545 00545 00545 00545 00545 0055 1 1 <td>~ •</td> <td>~ ~</td> <td></td> <td></td> <td>e</td> <td></td> <td>R4 ->SCB R5 ->ICB</td> <td></td>	~ •	~ ~			e		R4 ->SCB R5 ->ICB	
6 001534 004054 004034 00403 0033 0034 0034 <	· ~				405:			
10 001542 000403 55 55 11 11 55 55 55 11 15 51 51 55 11 15 51 51 55 15 51 51 51 55 16 52 51 51 55 17 52 51 55 51 20 51 51 51 51 21 001550 101422 004102 51 22 51 51 51 51 22 51 51 51 51 23 51 51 51 52 24 51 51 51 52 25 51 51 51 55 25 51 51 51 51 25 51 51 51 51 26 51 51 51 51 27 51 51 51 51 26 51 51 51 51 27 51 51 51 51 36 51 51 51 51 36 <t< td=""><td></td><td></td><td></td><td>004034</td><td></td><td>)sr</td><td>pc,setdbc ene</td><td>r R2 ->Debug Channel Block</td></t<>				004034)sr	pc,setdbc ene	r R2 ->Debug Channel Block
1	- 1	10 00154				n d	455	a use communettot extra a merge with common Write code
12	• •	11						
1 .sbttl l 1		23						
1 sbet1 1 sbet1 1 1 1 sbet1 1 sbet1 1 1 001544 004161 004102 sbet1 1 1 001550 101422 sbet1 1 sc0 1 001550 101422 sbet1 1 sc0 1 001552 101422 sbet1 1 sc0 1 001552 101200 00016 sc0 1 001552 011200 00016 sc0 1 001552 010150 sc0 sc0 1 001552 010150 sc0 sc0 1 001552 010100 sc0 <	_ ~	11						
1 Entry: Entry: 1 1 1	. ~	15			.sbttl	_		Write Request
1) Entry: Entry: Entry: 2) 001544 004161 004102 \$15; \$5 ->003 2) 001544 004161 004102 \$15; \$5 ->003 2) 001540 004161 004102 \$15; \$5 ->003 2) 001540 004162 004102 \$15; \$5 ->003 2) 001540 004102 \$15; \$5 ->003 2) 001550 010102 \$15; \$5 ->003 2) 001552 \$5 ->003 \$5 ->003 2) 001552 \$10200 000016 \$5 ->003 3) 001552 \$10200 000016 \$5 ->003 3) 001552 \$10200 000016 \$5 ->003 3) 001552 \$10200 000016 \$5 ->003 3) 001552 \$10200 000016 \$5 ->003 3) 001552 \$10200 \$5 ->003 \$5 ->003 3) 001552 \$10200 \$5 ->003 \$5 ->003 4) 001552 \$1 ->00000 \$5 ->003 \$5 ->003 4) 001552 \$1 ->00000 \$5 ->003 \$5 ->003 4) 001540 \$00000 \$5 ->003	•	16			••			
18 11 <	\$	17			-	Entry:		
21 001544 004761 004102 15: 85 - 30CB 22 001550 101422 004102 15: 85 - 30CB 23 001550 101422 004102 15: 85 - 30CB 24 001550 101422 004102 15: 85 - 30CB 25 20155 101422 101422 15: 86 - 30CB 29 21 5: 5: 5: 5: 29 5: 5: 5: 5: 5: 29 5: 5: 5: 5: 5: 29 5: 5: 5: 5: 5: 29 5: 5: 5: 5: 5: 20 5: 5: 5: 5: 5: 20 5: 5: 5: 5: 5: 20 5: 101552 00016 000016 000016 30 001552 001602 000016 000016 30 5: 5: 5: 5: 30 5: 5: 5: 5: 30 5: 5: 5: 5: 30 5: 5: 5: <	ç,	R I			••		RI ->1/O P.w.ket	
21 00154 004161 004102 115: 55 005 22 001540 101422 004102 115: 55 005 25 201540 101422 101422 115: 55 11 25 20155 101422 101422 11 15: 55 12 26 20155 101552 1 15: 55 12 005 29 001552 11200 00016 1246 10 16: 44 1 001552 110200 00016 1100 13: 10:57 10 1 001552 110200 00016 1246 10:47 10:57 1 001552 101200 00016 1246 10:47 10:57 1 001552 101200 00016 1246 10:47 10:57 1 001562 00416 10:0000 158 10:47 10:57 1 001562 00416 10:0000 158 10:47 10:58 1 001562 00416 10:000 158 10:44 10:58 1 001560 01260 10:000 10:44 10:45 10:		1 ×					R4 ->5CB	
22 0015/0 10122 004161 004161 004161 05 05 23 0015/0 10122 10122 1012 05 05 23 0015/0 10122 1012 1012 1012 24 1015/2 00115/2 10120 00016 1012 29 1015/2 1015/2 101200 100016 1015/2 29 1015/2 1015/2 101200 10016 1015/2 20 1015/2 1015/2 10016 1015/2 20 1015/2 10015/2 10016 1015/2 20 1015/2 10016 1015/2 10016 20 1015/2 100016 11 1015/2 1015/2 01015/2 100016 11 1015/2 1015/2 01015/2 100016 11 1015/2 1015/2 0115/10 100016 11 1015/2 1015/2 0115/10 10016 1016 1016 1015/2 10016 100014 10016 1016 1015/2 10016 100014 10016 1016 1015/2 10016 100016 10016 1015/2		100 F2					870/- CN	
21 001550 101422 00 00 00 25 28 28 05 05 05 28 28 1 05 05 05 29 1 0 1 05 05 29 1 0 1 05 05 29 1 1 05 05 29 1 1 05 05 29 1 1 05 05 29 1 1 1 1 29 1 1 1 1 1 20 001562 01016 000016 04 07.00 31 85 1 001562 00016 04 31 85 001560 01246 000016 31 85 001560 01246 000016 31 85 001562 001620 000016 31 901560 01246 000016 0.0001 31 901560 01246 000016 0.0001 41 00157 010160 000014 0.0001 41 001560 01246 000014 0.0001	• =				: 614	jer	The Cobard	· D] -)(hanne) Block
24 1 br 55 1 25 26 1 common write Request Code 29 1 red ->CO 29 1 Rd ->CO 29 1 Rd ->CO 29 1 Rd ->CO 20 001562 00016 why C, 10 30 001562 001600 000016 why C, 10 31 RS >>CR S, 10 Max C, 10 31 RS >>CR S, 10 Max C, 10 31 RS S, 10 Max C, 10 31 Max C, 20 S, 10 C, 10 32 001560 01246 Max C, 10 31 00156 01240 Max C, 20 4 001560 01240 Max C, 10 4 001560 01240 Max C, 20 <	, _	21 00155				tx:a	905	Error code in RO
25 29 1 Common Mrite Request Code 20 20 1 Common Mrite Request Code 21 2 1 Common Mrite Request Code 21 2 1 Common Mrite Request Code 22 2 1 Common Mrite Request Code 23 2 1 Common Mrite Request Code 23 2 1 Common Mrite Request Code 23 2 1 Common Mrite Request Code 24 2 0015/2 10200 30 0015/2 01016 Add ->SCUB 30 0015/2 01000 Add +>C.qwrite quoue 4 0015/2 01016 Add +C.qwrite quoue 4 0015/2 01016 Add +C.qwrite 4 0015/2 01016 Add +C.qwrite 4 0015/2 00001 Mou 4 0015/2 00010 Mou 4 0015/2 00010 Mou 5 0115/0 Mou	~	24			-	ă	455	/ (fail into 45\$)
23 23 24 24 25 24 26 27/0 Packet 1 2015/2 U10200 1 0015/2 U1020		25						
29 1 Common Write Request Code 1 1 ->1/0 Packet 1 1 ->1/0 Packet 1 1 2 1 1 2 1 1 2 1 1 2 1 1 2 1 2 2 1 2 2 1 2 2 1 2 2 1 2 2 1 2 2 1 2 2 1 2 2 1 2 2 1 2 2 1 2 2 1 2 2 1 2 2 1 2 2 2 2 2 3 3 3 4 2 2 4 2 2 5 3 3 6 3 3 7 3 3 8 3 3 1 3 3 1 3 3 3 3 4 3<	•.	97						
29 1 Common Write Request Code 11 1 1 ->1/0 Packet 12 1 ->1/0 Packet 13 1 1 2 >>1/0 14 1 1 1 2 15 1 1 1 2 16 1015/2 1 201 0 19 1015/2 1 2 19 1015/2 1 2 0 10 1015/2 1 2 0 10 1015/2 1 2 0 10 1015/2 0 0 0 10 0015/2 0 0 0 10 0015/2 0 0 0 10 0015/2 0 0 0 10 0015/2 0 0 0 10 0015/2 0 0 0 10 0015/2 0 0 0 10 0015/2 0 0 0 10 0 0 0 0 10 0 0 0 0 10 0 0 0 0 <td>~ 4</td> <td>H7</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>	~ 4	H7						
0 1 Common Write Request Code 1 2 2 2 2 2 3 3 3 4 3 3 4 3 3 4 3 3 3 3 3 4 3 3 4 3 3 4 3 3 4 3 <	, ~	22			•			
11 R1 ->1/0 Packet 12 R1 ->1/0 Packet 13 R2 ->Chanel Block 14 R3 ->3CB 15 101552 19 101552 19 101552 19 101552 19 101562 19 101562 19 101562 19 101562 10 101562 10 101562 10 101562 10 101562 10 101562 11 001562 12 001562 13 Poclare Write Request Event f 14 101572 15 Declare Write Request Event f 16 011570 17 011570 18 011501 19 011574 11570 010014 101570 010014 101570 010014 101571 010014 101571 010014 101571 010142 101571 010014 101571 010142 101571 010144 101571 010144 101571 010144 101571 01	- 70	2			L Coll	mon Write	e Request Code	
12 <		11						
13 7 7 82 ->Channel Block 15 0015/2 101200 7 84/1 (2) Packet to write quoue 19 0015/2 010016 7 7 7 19 0015/2 00016 7 7 7 7 19 0015/2 00016 7 7 7 7 19 0015/2 00016 7 7 7 7 10 0015/2 000016 7 7 7 7 10 0015/2 000016 7 7 7 7 10 0015/2 00000 5 5 7 7 10 0015/2 00000 00001 5 7 7 10 0015/2 00000 00001 7 7 7 10 0015/2 00000 00001 7 7 7 10 0015/2 00000 7 7 7 7 10 0015/2 00000 7 7 7 7 10 0015/2 00000 7 7 7 7 10 0015/2 00000 7 7 7 7 </td <td>P</td> <td>ä</td> <td></td> <td></td> <td>-</td> <td>RI ->I.</td> <td>AD Packet</td> <td></td>	P	ä			-	RI ->I.	AD Packet	
14 17 184 250 17 001572 010200 1 akl 1/0 Packet to write queue 19 001554 052.00 055. 1 akl 1/0 Packet to write queue 19 001564 052.00 000016 akl 1/0 Packet to write queue 19 001562 002466 akl 1/0 Packet to write queue 19 001562 00246 akl 1/0 Packet to write queue 10 001562 00246 akl 1/0 Packet to write queue 10 001562 00246 000016 akl 1/0 Packet to write queue 1 001562 00246 000016 akl 1/0 Packet to write queue 1 001562 00246 000014 mov (c).cg 1 001570 016200 000014 mov (c).cg 1 001570 016200 000014 mov (c).cg 1 001570 010404 mov (c).cg for.cam/c(2),r0 1 001570 010404 mov (c).cg for.cam/c(2),r0 1 <	1	Ξ				R2 ->C	hannel Block	
50 001572 1 411 (A) Packet to write quoue 11 001552 01200 00016 441 45.1 19 001552 01200 00016 441 6qwrit0 19 001562 01246 441 6qwrit0 10 001562 00467 000016 441 6qwrit0 10 001562 00467 00000 JSR PC.50185F 11 001562 012602 00001 JSR PC.50185F 11 001562 012602 00001 JSR PC.50185F 12 001570 01200 00001 JSR PC.50185F 13 001570 01201 mov c.1.472 PC.50185F 14 011570 01201 mov c.5.0175 PC.50185F 10 011570 01201 mov c.5.0185F PC.50185F 10 011570 010014 mov c.5.0185F PC.50185F 10 <t< td=""><td>2 :</td><td>Z :</td><td></td><td></td><td>•</td><td>R4 - 55</td><td>e i</td><td></td></t<>	2 :	Z :			•	R4 - 55	e i	
M 001552 M 001552 M 001552 M 001554 M 001555		د : ا			_	8- S	e.	
B 001552 01200 00016 mov c2.0 9 001554 052700 00016 mov c2.0 9 001552 002366 01016 mov c2.0 9 001562 004767 00016 mov c2.0 9 001562 004767 00010 mov c2.0 19 001562 004767 00010 mov c2.0 1 001562 004767 00000 JSR RC.50185 1 001562 012602 000014 mov c2.10 c00157 4 1 011570 012001 000014 mov c2.145 c01 4 1 011574 012001 000014 mov c2.145 c01 c2.145 4 1 011574 012001 000014 mov c2.145 c01 c2.145 5 011570 010014 mov c2.145 c01 c2.145			7		: 501		the bound by the second	a for this should
9 001574 05246 00016 and 6qwr,r0 9 001550 010560 010246 and 6qwr,r0 1 001552 00467 000000 JSR Pc.5Q185F 1 001556 012602 01467 c00000 JSR Pc.5Q185F 1 001552 00467 000000 JSR Pc.5Q185F 1 001550 012602 012602 may (sp)+,r2 4 may (sp)+,r2 may (sp)+,r2 4 may (sp)+,r2 may (sp)+,r2 4 may 012601 000014 may cp)+,r2 4 may 011570 012001 000014 may cp)+,r2 4 010570 010042 000014 may cp,r4 cp,r4 5 011574 010042 000014 may cp,r4 cp,r5 6 010570 010042 000014 may cp,r4 cp,r5 6 010570 010042 000014 may cp,r5 cf.12 7 010570 010040 may cp,r1 cp,r5 cf.13 6 010570 0100416 may cp,r1 cp,r1 <td></td> <td>18 00155</td> <td></td> <td></td> <td></td> <td></td> <td>ים יון ים יון</td> <td></td>		18 00155					ים יון ים יון	
40 0.031560 010246 mov 72, (sp) 41 001562 004767 004000 JSR RCV RC 41 001566 012602 004000 JSR RC SOINSF 43 1001560 012602 000014 mov (sp)+,r2 43 1001570 010010 mov (sp)+,r2 44 1001570 010014 mov (sp)+,r2 45 011570 000014 mov fs/r116 45 001570 012201 0000014 mov fs/r12 49 001570 010014 mov fs/r12 fs/r12 49 001550 00014 mov fs/r12 fs/r2 50 01550 00014 mov fs/r2 fs/r2 51 010560 010140 mov fs/r2 fs/r2 52 011570 010140 mov fs/r2 fs/r2 52 011570 01014	-	55100 6f					le. our r0	
41 001562 004/67 000000 CALL SQINSF 001562 004/67 000000 JSR PC, SQINSF 43 2 001566 012602 may (sp)+,r2 43 3 01015/0 016200 010014 may (sp)+,r2 44 3 0115/0 016200 010014 may (sp)+,r2 45 0115/0 016200 010014 may C, usa(r2),r0 46 0115/1 010104 may C, usa(r2),r0 may r0,c, usa(r2),r0 49 0115/1 010142 may r0,c, usa(r2),r0 may r0,c, usa(r2),r0 60 0115/1 010142 may r0,c, usa(r2),r0 may r0,c, usa(r2),r0 61 0115/1 010142 may r0,c, usa(r2),r0 r0,c, usa(r2),r0 63 0115/1 010143 may r0,c, usa(r2),r0 r0,c, usa(r2),r0 63 0115/1 010141 may r0,c, usa(r2),r0	H	40 00156				NOM	(2, - (50)	
1) 001562 004767 000000 JSR PC.\$018F 42 001566 012602 000004 mov (sp)+,r2 43 1 5 001570 012602 000014 mov (sp)+,r2 44 1 5 001570 012001 000014 mov cvsv(r2),r0 45 001570 012001 010014 mov cvsv(r2),r0 45 001570 012001 000014 mov cvsv(r2),r0 48 001500 010452 000014 mov t0,c.f.as (r2) 49 001500 010452 010014 mov t0,c.f.as (r2) 50 00150 010452 010014 mov t0,c.f.as (r2) 51 52 53 00150 010450 c.11 52 c.111	6	41 00156				CNL	SQINGE	
42 001566 012602 mov (sp)+,r2 41 5 01570 01600 000014 5 Declare Mrite Request Event f 43 6 011570 016200 000014 mov cwm/(2),r0 44 7 011574 01201 000014 mov cwm/(2),r0 45 001574 01201 000014 mov cwm/(2),r0 49 001504 010042 per per for cwm/(2) r per per for cwm/(2) 49 010501 000144 mov to for cwm/(2) r 49 010510 000144 mov to for cwm/(2) r 50 010510 000144 mov to for cwm/(2) r 50 010510 010415 to for cwm/(2) to for cwm/(2) r 51 52 52 to for for cw/(2) to for for cw/(2) to for for cw/(2)						JSR	PC, SQINSF	
4) 5 Declare Write Request Event f 4 901570 016200 000014 max cwax(c2),r0 4 001574 012701 0000014 max cwax(c2),r0 45 001574 012701 0000014 max cwax(c2),r0 45 001574 012701 0000014 max cwax(c2),r0 49 010652 000014 max cwax(c2) c 63 010570 000014 max c.0.cwax(c2) c 63 001570 000014 max c.0.cwax(c2) c c 64 010065 000014 max c.0.c c <td>1</td> <td></td> <td></td> <td></td> <td></td> <td>NUM</td> <td>(sp)+,r2</td> <td></td>	1					NUM	(sp)+,r2	
44 j: Declare Write Request Econt f 45 0015/4 016200 000014 mov Econt f f 45 0015/4 012/01 020000 mov Econt f f 45 0015/0 046/6/ 400042 mov Econt f f 47 0015/0 00062 00014 Trap42 Econt f f 48 0015/0 00042 00014 Trap42 Econt f f 49 01062 00014 Trap42 Econt f f f 50 0015/0 00042 00014 Econt f f	2	4]						
45 001570 016200 000014 may train(12); r0 45 001574 012701 0000010 may 0.0017; r1 47 001500 001454 177 pc://rs pc://rs 48 001504 010062 000014 may r0,c.,wow(r2) 49 010550 00014 may r0,c.,wow(r2) r1 49 010550 00014 may r0,c.,wow(r2) r2 50 001550 00014 br r005 r0 r2 51 52 53 54 r005 r4 r0 r2	-	44				chare Writ	te Prepest Event	for this channel
4 0015/4 012/01 00900 may wells 1 4 0016/0 004/67 009942 Jrs pc.fc.a 4 0016/0 0104/5 000014 may 10.c.a 4 0016/0 000406 br 1005 5 01 0016/0 000406 br 1005 5 1 0016/0 000406 br 10006 5 1 0006 5 1	• .	45 0015	_			2 E	C Win (r 2) , rU	
49 0915-0 00045 000014 mix 0.0.0.0.0.12 49 0915-0 000405 000014 br 1005 50 0915-0 000405 br 1005 51 52 55511	2 3					N II	BWR115,11 641.673	
49 0015:0 000406 br 10005 54 0015:0 000406 br 1005 54 11								
69-0015.0-000406 br 1005 54 52	: 3	4.9		• • • • • • • • • • •		2		
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	: =	3100 05				tar	1005	I fofin called at completion time, not
ζι,	2	14,						•
	-	.,				-		

.

xi**m**id. lat

742 DEVICE DRIVER MAJOR RUTINES MACRO V04.00 25-AUG-82 17; 30:56 PAGE 18

		Common QIO Request Exit Code	-	s Code			#1,r0	90\$ 1 (fall into 90\$)									rl,r] ; R)->1/O Packet addr	~	\$LOFIN	PC, \$10FIN	1005 <i>j</i> (fall into 1005)			QIO Request Routine Exit		8			
		.sbttl 0		7 Return Success Code		805.	NOE							J Call StOFIN		:506			CML				•	1 OIO Request	•	1005: rts		.sbttl	
CHAIN OLD REALEST EXIT CODE							012700 000001										010103	005001		004767 030000						000207			
COMMUN QIC		1	2	•	•	5 001612		~	10	6	10	11	12	1	1	15 001616	-		18 001622	001622 0	19	20	21	22	23	24 001626 0	25	26	
1 612	144	145	146	141	148	149	051	151	152	151	154	251	156	151	158	451	760	761	162	763 U	764	765	166	161	768	169	011	111	211

52

xqmcd.1st

112

	Abort all waiting I/O for this task, perform an implicit DISCONNECT for every data path owned by this task, and schedule an abort sweep for this controllar			Device interrupts locked out. Bl ->mrs	ller index				; R4 - TCB address	<pre>1 R3 ->routime</pre>	scan all channels						4	01F		1 **** UNUSED ****			
Cancel 1/0	Abort all waiting I/O for for every data path owned for this controllar	101 no 1 tel .		Device inter	R3 = Controller index	R4 ->SCB	RD 24		rl, r4	lokill, r]	pc,do4al1	8					Davice Timerit			2			
1 1	every du this for		Entrys						NOL	NOIL	jsr	rts				-		-	••	rt3			1 1305
.sbttl	for for	1					-	: NV: 14()									.sbttl		untmo:			.sbttl	11105.
										005234	003272												
									01010	12703	004767	000201								000201			
								016300 []	14 001630	15 001632	01636	17 001642							25 001644	01644			
			- 4	۰ ۰	10	Ξ	2	Ξ	ž	2	197		8	61 (27	32	:2	54	25 (22	17	82	; ;
- 7	•~•																						

53

xumd. Ist

-82 17:30: ž ŝ XO/CD ECA 90R

MACRO V04.00 25-AUG-82 17:30:56 PMCE 20	STATE ADDIVENTION STATE HONSELLON DATAEN	.sbttl Pinite State Automaton State Transition Driver			: Entry:	80 ->State Transition Subtable	I RI = Event Code Number		r Exit:	; R0 ->New State Transition Subtable	[3a:	r Preserve registers	ROV [5, - (SD)			mov (3 (50)		; Convert event code to routine address pointer	ald rl,rl	att tirt) service the event	mov (r0)+,-(sp) j Save new state value	jsr pc,e(RU)+ j call routine	(sp)+, r0		/ Restore caller's registers	mov (sp)+,r2	(cs) vom	s, c4	mov (sp)+,r5	lgnore: rts pc
MACRO VO4.00 2													010546	010446	010346	010246			060101	060101	060100			012046	004130	012600			012602	012603	012604	012605	000207
XQ/CP FSA		1	7	-	-	2	Q	~	90	6	10 001646	11	12 001646	13 001650	14 001652	15 001654	16	17	18 001656	19 001660	20 001662	21	77	23 001664	24 001666	25 001670	26	27	28 001672	29 001674	30 001676		12 001 702
908 907 807	808	808	018	118	812	[IR	914	815	816	817	BIB	819	820	871	822	823	824	825	826	82 <i>1</i>	828	879	01 A	118	812	[[8	914	815	816	817	8 18	61 A	84U 841

54

×qued.lst

Wed Aug 25 16:22:50 1982

841 XQ/CP FSA MACHO VU4.00 25-AUG-82 17; 30; 56 PAGE 21 842 1 BEAD STATE TABLES

			1 *READ	STA* 1	I LOCAL ABORT	ABURT ACK	NORE	1 100		. ADCAN		· LOCAL ADVOR	· REMOTE ADDR	· ANDRT ACK	MORE	100			1 READ	SIN.	1 LOCAL ABORT	1 REMUTE ABORT	1 ABORT ACK	NONE -	1 100		1 READ	, RTS	I LOCAL ABORT	I REMOTE ADORT	1 ABURE ALK	100			1 READ	I KIS	EPMTTE AINTET	* ABURT NCK	MORE	1 100			I READ	I RUS		FRANCE NUMER	J-MUSHI MUN	1 100	
-	te Tahles	for Read or RUS)	Idlerd	ldlrts	rdsabo	rdsabo	die	die		ant rd	your u	rdeabo	rdsaba	rdsaho	die	dle				gotRTS	rdsabo	rdabort	rdsabo	die		-	ignore	rdsabo	rdsabo	rdabort	rusano rmore			No Signal)	Ignore	ignore	rdsaba	lanore	lanore	lqnore		and Signal)	iduce	Ignore	ignore		ti nero	[i]INIC	
z	Read Sty	ad or RUS	RUSwalt,	rdwait,	rdapn,	rdaon.	1,	~		rdion	rdarm'	true true	rdidle.	rdam.		*			RTSwalt,	tdlop,	tdapa,	rdidle,	rdaps,	ñv	5	Prodress)	rdiop,	rdaps,	rdaps,	rdidle,	PTSwalt.	rdidle,		Pending,	rdaps,	rdan,	rdabn.	rdidle.	rdapn.	rdebn,			rdoba,	sdep.	, Edeba	rootes.	rdare.	colum.	-
56 PNGE 2		يد -	•	word	word.	word	word.	word.	1177 - 11 P	ikedo walt) ait: word			word	word	word	word.		(RTS Wait)	RISwait: . word	, word	p Jon	word	Mord			(Read L/D in	word	word.	word.	Prov.	- word	word		Ξ.		word,	.word	word.	word.	word.		(Head Abort	.word	010	Plon.	blow.		word.	
25-AUG-82 17:30:56 PAGE 21	. shttl	, (Wait	rdidle:						- <u>e</u> j	r ineur								EE .	RISwal							J (Re.	rdlop:							1 (Re	raupu:							он) I	: Edeb 3						
			002154	002170	002570	002552	.261500	005132		.002224	002552	002552	002570	002552'	005132	005132			.20/100	. 0/7700	. 200200	. 776700	1001131	005132			.201100		1222200		0023521	002404		1001100	201100	001702	002570	.207100	001 702 *	001702*			. 7 10 100	20/100	20125701	0025401	.70/100	101 107	
A MACHO VU4,00 READ STATE TABLES			. 12100	001740	001100	002064	100000	000002		00200	002064	0021200	100 704	002064	[00000]	00000				0001000	121200			900000			.0(0700	002120	.071700	001200	001774	001704		1001000	171700	002120		, 100 100	002064	002064			071700					0071700	
NU/UP FSA	-	7	1001704	4 001/100 ¥	6 001720	7 001724	8 001730	100 6	2 1	12 001740	13 001744		15 001754			18 001770	61		V/100 17			-						-	010200 21			36 002060	2	18 10 ou loc 1			42 002100	43 002104		45 002114	46			011200 05				051200 15	4
	844	845	846		618	850	851 352	2(8	858	248	856	45 <i>1</i>	858	858	860	198	798		548	HK6	600 HA 1	HAH	869	870	1/8	872	678		5/B	118	9/9	6/8	DHH	1991	THH T	H 84	4,RH	984	(HR	848	(.86	2		77.0		50.4	4.15	111	111

.

քերում.lst 899 908 901

8S

.sbttl | .sbttl | Finite State Automaton Read Routines

36

xumud.let

<pre>copy count of desired bytes and clear received byte count Entry: R1 ->Channel Block Exit: R2 ->Channel Block Exit: R2 Preserved mov Cqrd(r2),r1 1 R1 ->I/O packet mov Cqrd(r2),r1 1 R1 ->I/O packet desired byte count for the second with no outstanding read request ld1rts - RTS Received with no outstanding read request Note RTS byte-count and User Subfunction bits and return Entry: R2 ->Channel Block Entry: R2 ->Channel Block Entry: R2 ->Channel Block Entry: R2 ->Channel Block Entry: R2 ->Channel Block Entry: R2 ->Channel Block Entry: R3 byte-count and User Subfunction bits and return Entry: R3 byte-count and User Subfunction bits and return for errit. R3 byte-count and User Subfunction bits and return entry: R5 byte count mov 2(r1),cts(r2); note byte count rts potrd - Read Request after previous RTS Arbitrate byte count for porter and Send CTS Arbitrate byte count form byte count rts</pre>	sbrttl Exit: Exit: Exit: mov mov rts Exit: Exit: Entry: Exit: Idlrts: Exit: Idlrts: Exit: Idlrts: Exit: Exit: Arblit	000000 00000 00000 0000 000 000 000 00	000010 900030 003364 177417 000360 0000350 000002	016201 016161 000207 0004767 011100 042700 042700 042162 050062 050062 01010207	2 4 4 6 6 9 9 9 9 9 9 9 11 002154 11 002154 11 002154 12 12 12 12 12 12 12 12 12 12
Arbitrate byte count from previous RTS and send CTS Entry:	r Arbitr 1 Entry:				* 5 9
ate byte count from previous RTS and send C	r Arbitr				::
gotrd - Read Request after previous KIS	.sbttl				~ -
gotrd - Read Request after previous KTS	-				
te count 2(rl),crts(r2); note byte count pc	i note RTS by mov rts	00004		016162 000207	
Š,	bla	•	000002	050062	
, r0 bf,ctag	bic bic	000002	177417 000360	042700	
wubfunction bits into channel block tag word pc,getrcb 1 Rl ->Receive Command Blo)Br		003364	004767	002170
R2 Preserved					
R2	Ent ry:				
IS byte-count and User Subfunction bits and	Note RI				_
idirts - RTS Received with no outstanding					
R2 Preserved cqrd(r2),rl j RJ ->1/D packet Lcmt(rl),ixfr(rl), note desired byte or pc			000010	016201 016161 000207	
R2	Entry:				
ount of desired bytes and clear received byte	Copy oc Fotro:				
TOTELD - NEAR LEARCEL WITH THE PERMIT	sottl	•••			

27

· · ·		
28		
1982	çı Ç	
Wed Aug 25 16:22:50 1982	, arbitrate byte count	
9 25 1612	ltrate	
TV POH	a art	
Hed Aug 25 16:22:50 198		
	55 26	
xqmod. ist		
	659 966	

B-23

xqmxd. Ist

-				
_				
—				
-				
		-		
-				
_				
2 3				
	60 60			
	l) , update buffer address			
	ž			
_	<u>с</u>			
	ů U			
	۶.			
	ţ			
_				
	-			
	2			
-	r0,1buf+2(r1) 10\$			
1 1982	5			
82	Ā			
61				
	000			
Hed Aug 25 16:22:50 1982	W -			
و ا				
5	bcc			
A.				
8				
	326			
	ŏ			
	0			
	060061 000026 10 300 3			
	030			
	22			
	111 002366 114 002372			
_	123			
	33			
	31			
La				
лл. Ist	019 020 021			
Kqmtd.lat Wed Aug 25 16:22:5	1019 1020 1021	B_ 25		
Komunda i Bat	1019 1020 1021	B-25		

soperd. 1st

(sp)+,r2 ; {SIOFIN wants I/D Packet addr in RJ) (sp)+,r2 ; {get stacked R2) c..rt8(r2),i..xfr(r1) // (copy tag word for later test) # (save channel block pointer)
(returns pointer in Rl) r Rl = byte count
minus residual byte count
r Rl ->L/O Packet relations - received remote read abort ; EQ - yes ; else indicate MDRE / get DF or DFE code (CS is upper half) 020,1..buf(cl) ; (18-bit format) pc ; indicate END 1 5007 rioc - Read Completion R2 ->Channel Rlock i teturn user subfunction bits mov c..tag(r2),r0 muv c0,r1 j bic mosusbf,c0 j swab c0 R2 ->Channel Block 1...cnt (r3) , r1 1...k(r (r3) , r1 \$10F [N 115.TNC, r0 30\$ 115.SUC, r0 рс...qrd, r0 r2,- (sp) \$QRMVP РС, \$QRMVF PC, \$QRMVF 10\$ PC, \$10PIN PC laSatyp, c1 pc, setrcb return completion code p.dfe,rl r get first I/O Packet erl,rl r2,r0 // return byte count ŝ XQ/CP FSA NVTRU V04.00 25-NIG-92 17:30:56 PNZE 22-2 1 NHTRE - MARE INTA TO COME Entry: Entry: San Court San Court San Court dug õ Ŋ add Fr shttl sbttl | rloci 20\$: 30\$: 105: 10\$: 115 002374 062761 000020 000024 116 002402 000207 117 000004 000034 000030 011110 117417 000000 000002 003102 [00000 000000 000000 010000 000000 052700 000402 052700 000207 012602 166261 042701 022701 016200 010001 042700 000300 016301 106301 010200 062700 010246 1004767 103001 004/67 101010 00100 155 002504 156 002510 157 002514 159 0025200 159 002424 002426 002430 114 002426 115 002430 116 117 118 002436 119 002445 119 002444 140 002450 144 002452 145 002456 146 002460 002464 002470 002472 002475 002500 002504 002514 002420 002414 002422 313355533 Ð 150 2 III 112 £ £ 33 2 25 = > ∍ ∍ 1021 1022 1023 1024 1026 1026 1028 1028 1028 1028 1014 1015 1015 4101 9101 9101 9101 042 045 046 U48 050 052 1041 1 1044 3 193 3 ŝ

ï

-			
-			
-			
	32		
-		* . •	
		2 2	
•		alt [
	8	bott	
	0 198	2	
	5:22:5		
	25 10		
	Med Aug 25 16:22:50 1982	i send abort ACK and abort all I/O Packets	
	3		
		169 002522 169	
		168	
	lst		
	корискі, list	6/ 01 0801 1901	
	-	B-27	

XQCCF FSA MCRO V04.00 25-MG-92111, 00:256 00:0120 35 170 00:255 00:4760 000010 35 171 00:255 00:4761 000012 35 173 00:2516 000207 00:2012 35 173 00:2516 000207 00:2012 35 173 00:2540 00:2017 00:2012 35 174 173 00:2540 00:2017 35 175 00:2540 00:2017 00:2017 35 178 178 55 55 55 179 00:2540 00:2017 00:2017 35 179 178 55 55 55 189 00:2550 00:2017 00:2017 55 189 00:2554 00:2017 00:2012 55 199 10:2554 00:2017 10:2014 10 199 10:2554 00:2017 10:2014 10 199	22-J	pc, rdsaba Hcqrd, r0 pc, drain pc	rraps - finish up read abort R2 ->Channel Block bcgrd,r0	pc rdsabo - Send Read Abort	R2 ->Channel Block (FSA preserves)	to other side 10 11 19.short,r3 rRJ = message code pc,shdrd pc	rdsaba - Send Read Abort ACK R2 ->Channel Block (FSA preserves)	rd cl fp. aback, c3 pc. staktd
MACKT - RECEIVED RENOTE READ ABOKT 12526 012700 00042 12536 012700 00042 12536 012700 000010 12550 012700 000010 12550 012700 000010 12550 01467 002220 12552 004767 002220 12552 012701 000010 12552 012701 000004 12552 012701 001552 12552 01467 01552 12552 01467 01552 12552 00004 12552 00004 12552 00000 12552 000004 12552 000000 12552 00000 12552 00000 12550 000000 12550 000000 12550 000000 12550 000000 12550 000000 12550 000000 12550 0000000 12550 000000 12550 0000000 12550 000000 12550 000000000 12550 0000000 12550 0000000 12550 000000 12550 000000	PAGE 22				intry: :xít:		întry: Exit:	clr clr mov isr
MACKT - RECEIVED RE MACKD V04.00 25526 004767 00004 25556 000207 00001 25550 004767 00223 25550 000207 00222 25550 000207 002207 00222 25550 000207 002207 00222 25550 000200 000207 00222 25550 000200 002207 00222 25550 000200 000207 00252 25550 000200 002207 00222 25550 000200 002207 00250 25550 000200 002207 00250 25550 000200 000207 00250 25550 000200 00000 25550 000200 00000 25550 000200 00000 25550 000200 00000 25550 0000000 25550 000200 000000 25550 000000 25550 000000 25550 000000 25550 000000 2550 0000000 2550 000000 2550 0000000 2550 0000000 2550 0000000 2550 0000000000000 2550 0000000000000000000000000000000000	ug-82 17;30;56 Read Abort		.sbttl . 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	.sbtt1	:odesba	Sen Sen	.shttl	rdaaba:
MBORT 22526 22526 22556 225526 225526 225526 225526 225526 2255556 2255556 2255556 2255556 22555556 2255556 2255556 2255556 2255556 22555556 22555556 22555556 2255555555		000042 000010 002232	010000			00004		00000534
XQCCF FSA 170 002526 171 002526 173 002536 173 002536 173 002536 176 176 176 176 176 176 176 17	MACRO V	004767 012700 004767 004767 000207	U12700	000207		005000 005001 012703 004767 000207		002000 002000 1012701 004767
Cr 73 Cr 74 Cr 75 Cr	A KDABORT	002522 002526 002532 002536 002536	002540 002540 002546	002550	002552	002552 002554 002556 002566 002566		
	XQ/CP FS	171 171 173 174 175 175	177 178 178 180 181 181 182 183	185 186 187 188 188 189 191	761 161 161 161	198 200 201 201 201 205 205 205 205 205	209 210 211 212 212 212 212	215 216 217 218 217

...

xupmed. Ist

Wed Aug 25 16:22:50 1982

1135 XQ/CP FSA MACHO VU4.00 25-AUG-82 17:30:56 PAGE 23 1136 1

		1 "WRLTE				I MUNE	3401	~		, Mutter		I LICAL ABOUT	REMARK ADORT	ABORT ACK	MORE	1 100			1 WRITE		I LUCAL ABURT	ABORT ACK	MORE .	1 *100			I MRITE		DENCINE ABORT	I ANDRY ACK	I MORE	1 100			J WRITE		I ILLAL ABIRT	I HEMATE ABOHT	I MOUP	100	~			
Write State Tables	set)	gotvr	ur source	WI SOLU	WI SOLD	die		210	(put	lanore	antCTS	vrsabo	vrabo	vrsabo	die	die		(5)	Ignore	Wr 8400	vrabo	vrsabo		wloc	:	No Signal)	duore	ignore	ereater a	lanore	Iqnote	lgnore		and signal)	Ignore	alouti	alminte	wr educa	lanore	ignore		Ē		
Write St	rite Reque	CTSWALL, GOLWE							lear-to-Se	CTSvalt, lanore	wr loo.	wraps.	wrwait.	WC aps.	Ш,	12,		In Progress)	we top.	wraps,	verwalt.	wraps.	CTSwalt,	wrwalt,	;	Fending,	, age 14	vr apri,	uran.	we walt.	wrapn,	wr apn,			Acapa,	ade in		wraps,	wraps.	Wrap9.	•	PSA Write Routinna		
.sbttl .sbttl		WEWAILL . WOLD		mord.		- word	word		<pre>// (Wait for Clear-to-Send)</pre>	CTSwait: word	.word	.word	.word	.word	. word	hord.		te IS	write word	wid.	word.	word.	.word	.word		5	wrapn: .word	mord.	. word	word	.word	.word		<u>e</u>	DION' ISOLIN		, more	. word	word.	.word		.title PSA Writ	.shttl	
		00 302	.201102	003320	.201100	005132*	005132			·01702	1030561	101302	003252	.20(£ 00	005132	005132			20/100	.20000	003252	.201102	,9E1EDO	003210		1001100	001202	001702	003320	.201 702	001702'	001702		1001100	001 202 1	.207 100	001100	003270	001702	001/02				
	10.26421	0027321	002766	002606	002732	000001	010000			002642	0026761	002766	002606	002766	110000	000012		1969600	0.071661	002766	002606	002766	0026421	002606		1336600	002712	002766	121121	002606	002732	.2112.		,997,000	002766	002766	002766	002606		.997700				
- 9 -	4 002606	5 002612	6 002616	7 002622	8 002626	9 002632	10 002636	11		1) 002642		-	-	-		19 002672	07	22 002676						28 002726	67	11 001113			14 002746	_	-	37 002762	<u>5</u>	40 002766		42 002776		44 001006		46 00 0016	47	48	43	105
1119 1119 140	1141	1142	(11)	1144	1145	1146	1147	811	611	1150	151	1152	1151	1154	2	1136	154	6511	1160	1161	1162	[116]	1164	2911	1167	16.8	1169	0711	1111	1172	2	¥ 11	11/6	1111	1178	11.79	0911	181	1H2	181	ž.	1.85	146	147

R

xqnud. İst

Wey Aug 25 16:22:50 1982

1188 FSA WRUTE RXITINES MACH V04.00 25-NUC-82 17:30:56 PM2E 24

47 27WA 9C:00:11 78-50W-C7	Annual Cityles Bernard	gotwir - Wilte Neguest	Send RTS for OIO byte count	•	Entry:	R2 ->Channel Block		Get QIO byte count and send RIS to other side	cqwr (r2), r1		lat(r1), lt		lp.cts,c)	Jar pc, snowr					gotCTS - Received Clear-to-Send		Entry:	R2 ->Channel Block		arbitrate byte count	0	mov 2(rl), rl / RL = Byte Count		₹ 5			CARD ELLIXEE (EU) JELZE WE WAITEUE Num INS IN AN ANA' PROVIDE	tot and 1 functol)		bo.dfe.r)	ci.ttr (c0)	i.fcn(r0),r0	-	rts pc				t the server - Helte Commonster has for the for the for		Entry:	$R2 - Channel C x^{2}$		issuit (A) Prishet	et such		C	whis ru, (tust+2(ri) ; ignitive fuiffor whitewar	
		ns.		-	-	-	gotwr:	-			A6000								.sottl	-	••	••	goteta:	-				••				C 10000			105:								•••			: U JONIN	••					
HULHU VUL.UU									000016			0000	100000												002476	000002			610000	200000	•< nnnn	00000		00000	0000 34	000012	001314											002424	00000	-	970000	
LTE RE									016201	016100	016161	016101	012703	191900	107000										004767	01910		006310	002010	(0/710	001006	0111160	001402	(02.0	160160	016000	004767	000207										004767				
PEA WRITE MATTINES PAULAU	-	- ~	• ~~	•	5	0	7 003022			10 003026	11 003032		11 003044			12	18	19	20	21	22	2.1	24 003056	25	26 003056	27 003062	28	5 5 VI VI VI							021600 76		06 HEON 68	40 00114		7.	; :		AL	•	Hł.	49 003136	05	91100 15	71 10 00 75	91100 05	77 BEOD 195	
1189 1 V	1140	1411	1191	1194	195	1196	1197	R611	6611	1200	1201	1202	1203	1111	1 206	1 21 2	1208	1209	1210	1711	1212	1213	1214	1215	1216	1217	1218	6171	0771	1771	1771	ACC1	1225	1226	1227	122 0	1229	1230	1(7)	7(7)	1171	1234	410	1717	12 14	1219	1240	1241	1242	1243	1/14	


.

_		
-		
_		
2		
	-	
	1020,1buf(c1) ; (18-bit format)	
	for	
-	, tr	
l		
	±	
	-	
	لو(د) لو	
	R.	
982		
	20,	
12:5	-	
9 25 16:22:5	_	
	Ą	
§		
Hed Aug 25 16:22:50 1982	10\$:	
Š		
l 	0 2 ▲	
	56 003166 J62761 000020 000024 57 003166	
1 1	-	
	003	
	8	
1	9	
	9627	
1 -	3	
1	3166	
	88	
1 🖬	2 %	
-		
Kapitrad . 1 st		
Kumad List	1246 1248 1248	
	222	
ĺ		B-31

xupmed. Ist

F:A MRTTE RUNTINES MACRO VD4.00 25-AUG-02 17:30:56 PACR 24-1 1 MACRE - MRTTE CUMPLETION BUT NUT FOR USER TASK

; RJ ->1/0 Packet ; Rl = byte count (just CUTTA be zerol) ; RO = user subfunction bits ; Rl = byte count ; Rl = message type 1 R0 = Completion Code wraho - received remote write abort wioc - Write Completion R2 - × Channel Block R2 ->Channel Block j give I/O Completion to user mov r1.c1 mov l1.cnt(r1),r1 sub 1..xfr(r1),r1 mov l1.r0 CALL \$TOFIN JSR PC,\$TOFIN >> send KTS for residual bytes
mov 1.fcn(r1),r0
mov 1.rtf(r1),r1
mov 1.rtf(r1),r1
mov 1.rts,r1
jsr pc,sndwr
rts pc
rts (FSA preserves) (FSA Preserves) po, wrsaha 10. - qwr , r0 po, drafn po r 2, r0 fc . .qwr , r0 squarp PC, squarp 10s 1 use first I/O Packet 8 Entry: Entrys Exit: mov add JSR bcc CRASH Exit: <u> 후 출 후</u> 된 c t s .sbttl 1 .sbttl | weator: wloc: 105: ••• -~ 000042 000016 001502 0000 30 0000 34 00000 1 000000 000012 000034 000001 001152 000016 00000 161 000000 004767 012700 004767 004767 010200 062700 010103 016301 166301 012700 004767 016100 016101 012703 004767 000207 000207 91 001250 1 92 001250 1 94 95 95 95 96 99 97 99 99 100 101 100 101 102 100 001252 100 001252 100 001255 100 001255 100 001255 82 001224 84 001226 85 85 86 001226 87 001210 99 001214 90 001240 90 101244 ∍ 5



squad, list

sbttl / Entry: Entry: Exit: sbttl / sbttl / sbttl / Entry: fsod Abut clr clr fsotl / sott / sott / fsott / Entry: fsott / for fsot fsott / for fsott / fsott / fs	.sbttl wrabort: wrabort: wreabo: .sbttl .sbttl	000016 001470 001470 001470 00101470 00101470 00101470 001470 001470 001470 001470 001042 0000400040 000040000000000	
---	---	---	--

.

6

e	out free		interrupt save oxde	/// R4 ~>SFDRKI Context block in pool /// create fork process		~	eu - no new low buffer address bits are all clear	ma csf	the second half	and walt for the next interrupt		vir contenta	coue it we receive command block in pool	ype, R2 -XChannel Block	2 SM	flavor?	the second second second second second second second second second second second second second second second se								
22:50 1982 56 PNCE 25	Receive Interrupt Service Routine	Receive Interrupt Service Routine	un, PR4, 1	pc.frkinp 111 R4 ->FFC \$PORKI 111 create f PC.\$POHKI		:xs, cO		elicsr,r2 ; new high " C060,r2 ; inc'd from car		1005 I and wait			pc, setrcb / RI ->rece	pc,setint ; R0 = C4D	Pp.df,r0 I Data Follows?	203 Do.dfe.r0 : of either flavor?	205		e event	rstate,rû Dc.f8a	r0,rstate	r Dismiss Receive Interrupt	ž		
Wed Aug 25 16:22:50 1982 Relitives Macro V04.00 25-Aug-82 17:10:56 PARE 25	· SERVICE HJUFINE .sbtel ,	Receive Int	Šuninp:: INTSVS	002340 jsr 000000 JSR	i Handle 64K	174436 mov					105:	Determine		002076 Jac	000002 Cmp	00000 (00000)	bq	205:	1 Declare the event	174)46 mov 176176 her	-	1 Diamina Rec	1005: rts		
t FSA MRITTE RUITINES M	NECEIVE INTERNUPT 1 2		00 31 3 16 00 31 16	7 003342 004767 UE 8 003346 004767 00 003346 004767 00		003352 016700	100500 091100	001362 013702 003366 042702	062702	003402 000424	19 20 003404	21	003404 004767	003410 004367		001426 022700	003432 001402	001440	27	34 003440 016700 1 35 003444 004767 1	00 14 50 01 0067	ž.	19 001454 000207		

1402 FSA MRITE ROTTINES MALEO VOA.00 25-NUG-82 17:30:56 PAGE 26

xqmod.lst

		1	Receiver State Tables		V COR 1 + HCVOHD	-			die i Kuon	~			title FSA Receiver Routines	Automaton Receiver Koutines	
			Receiver 5	etve a Comm	rcond, ro	rodata, ro							elver Rout	nite State	
		bttl	bttl	(Ready to Rec	reand: word reand, revean	word.		(Receive User	rcdata: .word 13,	word.		bttl	Itle FSA Rece	bttl / Fli	
		ō,	5 .	••	-	003466* 003576*		-	005132	003634		".	-		
					.95100	003466*			10000	003456					
		1	~	-	A 001456	5 003462	9	1	8 00 1466	9 003472	10	11	12	[]	
1403	1404	1405	1406	140.)	140H	1409	1410	1111	1412	(1)1	1414	1415	1416	1417	1418

Ţ

B-36

.

.

R Main ST [6:23:54] Ref Main St [6:23:54] Main St [6:23:54] Main
Wei Aug 25 16:22:50 1982 Wei Aug 25 16:22:50 1982 Subtil 1 reveam - Process protocool subtil 1 reveam - Process protocool Entry: Command Received was not 70. Entry: Command In receive block Exit: (FSA preserves) Exit: (FSA preserves) Bit (
Med A. 100 25-AUG-1 . shift HESS . shift 1 . shift
ES MACRO V04.0 CESS PHETTOCOL.0 (CESS PHETTOCOL.0 (67) 002004 (67) 002004 (67) 001326 (67) 001326 (67) 001326 (67) 001014 (67) 011772 (67) 01172 (67) 0172 (67) 0172 (67) 0172 (67) 0172 (67) 0172 (67) 0172 (67
April 15t Alt 18 FSA REXELVER FUNTINES 1419 FSA REXELVER FUNTINES 1420 FROUTINE 1421 FROUTINE 1423 FROUTINE 1423 FROUTINE 1423 FROUTINE 1423 FROUTINE 1424 FROUTINE 1425 FROUTINE 1426 FROUTINE 1427 FROUTINE 1428 FROUTINE 1429 FROUTINE 141 FROUTINE 141 <

Ŧ

1458 FSA REXELVER ROUTINES MACRO VOL.00 25-AUG-82 17:30:56 PACE 28 1459 | ROVER - PREPARE FOR USER DATA

xqued. lst

	.south I revold - prepare for user data		; Cummand was "Data Follows" or "Data Follows and Envi-	~	j Entry:	community for the plock	-	j Ewit:	t (FSA preserves)	r cvhdr:	i buffer.	••	jsr pc,setint j R2 ->Channel Block	mov 2(rl),r0 j R0 = Already Negotlated Byte Count	mov cqrd(r2),r3 ; (R3 ->1/O Packet)	1 1	mov [buf(r]),r2 ; R2 = Extended Address Bits	jst pc,tcv	rts pc		
												001756	001 704	000002	010000	000026	000024	001010			
												004767	004767	016100	016203	016 JUI	016302	004767	000207		
	1	7	-	-	s,	Q	~	8	đ	10 003576	11	12 00 3576	11 001602	14 001606	15 003612	16 001616	17 003622	18 003626	19 001612		
1460	1461	1462	1463	1464	1465	1466	1467	1468	1469	1470	1471	1472	1473	1474	1475	1476	1477	1478	1479	1460	

.

1								ų														
•		ocess user data message		n receive block er buffer		int and/or command type	/ RI ->Receive Block / R2 ->Channel Block	J RJ = byte count for later end tes) assume DND) sender said end?		1 (kz ->1/O Facket) 1 of byte count fulfilled?	1 LIKEWISE MUMUS CHO			criminal into pool block , R0 = byte count	<pre>p R1 ->Pcceive Command Block p R2 * Extended Address Bits p start the hardware</pre>						
22:50 [982	56 PACE 29	rcvdat - proces	e Reveived.	Commund still in receive block mean data in mean buffer	(FSA preserves)	U		r2,-(8p) 2(r1),r3	10C,R1 1p.dfe,r0	255	cqrd(r2),r2 r3,lxfr(r2)	tot IMORE, r1 (sm) + r2	event crsw(r2),r0 pc,fsa	r0,crsw(r2)	A N		2					
Wed Aug 25 16:22:50 1982	FSA RECEIVER RUTTINES MACRO VO4.00 25-AUG-82 17:30;56 PACE R.VINT - PROCESS USER (ATA NESSAVE	.sbttl	i Data Message Received) Entry:	; ; Exit:)sc)ac	VOR	dino.	20	chino -	yom SSS	<pre>p declare the mov jsr</pre>	NON	1 [loud regal	jsr clr jsr	rta	.sbttl				
	MACTRO VU4.00 USER DATA ME						001720 001646	000005	00000 00000	010000	01000	000002	267271 200006	000006	00000	001630 000204						
	DUTINES - PROCESS						004 767					012701	016200 004767			004767 005002 004767						
	RUNER R					12 00 16 14	001640	15 003644 16 003646	17 003652 18 003656	003662	00 36 70	001676	26 27 003704 28 003710	11100	001120	11 001724 14 001710 15 001712	967600					

aqued. Ist

Wed Aug 25 16:22:50 1982

FSA RECEIVER RUTINES MACHO VU4.00 25-NUG-82 17: 30:56 PAGE 30 1521

.sbttl Transmit Interrupt Se 1 Transmit Interrupt Service Routine	2			E F	JSR	handle 64K	mov webcas	þed	clr	-	 add 1,020,r2 iar nor.xmh			foot at a function front	mov kstate,r0	mov AXMTIOC, c1	jar pc,faa mov r0 vetata		ğ	unp putter, taker	¢nnt han	e evo		mov etaker,ru hic finsmevn.r0	-	bod 20\$		Deq 205 mov Aymran 1			orclare the mostage event mov setate r0	
	-	sunout::	_	_	_	- -	•			~			105:	č	•	~			1	0 0016/0		-			2		1		205:	•	-	
					000000		0 174040	~		2 176210					0 174004	-	0//////////////////////////////////////			/ 0016/0			100000 1	-	-		(00000)	z 1 000000			0 173720	
			131800	-	004767		-	-	-	013702			_			-	010067			0701074			10/710 0		-	-	022700		-		016700	
- 2 -	n 🖛	5 003740	6 003740 7 003740	8 003750	003750	, 0				14 003764		19	20 004006	22	23 004006	24 004012	26 004022	21	ACCIAN 00	420400 427		32	35 UU4UJ6				19 004060			7	44 004072	
					n																											

\$

xqmcd.lst

1572 FSA RECEIVER REVEILINGS MACHEN VO4.00 25-AUG-82 17:30:56 PAGE 31

		Transmitter State Tables		ddfe 1,*XMTCMD	-				-		Inore ; *XMTIOC		(A Pending)	**	-	-			nore I	inore i XMIDFE			it lnes	sbttl Finite State Automaton Transmitter Routines	
		Transmitte	for work)	Mailop0, Ca	whiopl, on	I4, die		Pending)	miop0, ignore	xmloc0, lq	whidle, ignore		s Command 1	wmiopl, iq	xmilopi, iq	xumiop2, xuntdat	•	/O Pending)	xomiop2, lq	xmiop2. Iq	xmidle, datioc	•	smitter Rou	State Auto	
	.sbttl	.sbttl	; (Idle, Ready for work)	midle: word				<pre>// (Command 1/0 Pending)</pre>	kmiop0: .word	word	word		<pre>i (Data Follows Command 1/0 Pending)</pre>	xmlopl: .word	. word	. word		; (User Data I/O Pending)	wind?: word	word.	word,		title FSA Transmitter Routines.	.sbttl Finite	
				.04170	04170	0051321			.201 702	.201,102	001702			001702	001702	004226			.201 100	.201 100	004264				
				004124.0	004140.	000014 0051321			004124 001702	004124	004110' 001702'			004140 001702	004140 001702	004154			004154 001702	004154 001702	.011100				
	-	~	-	004110		6 004120		8	9 004124	0 004130	1 004134	2		4 004140	5 004144	6 004150	1	8	19 004154	20 004160	21 004164	22	-		
-						-			-	-	-	-	-	-	-	-	~	_	~	~	~	~	~	~	
1574	15/15	1576	1517	1578	1579	1580	1581	1582	1583	1584	1585	1586	1587	1548	1589	1590	1531	1592	1543	1594	1595	1596	1597	865 I	1549

\$

xqmxd.lst

1599 PSA TRANSMITTER RUTINES MACRO VO4.00 25-AUG-02 17;30;56 PAGE 32 1600 1 chedre - Sene Protocol commun message 1601

	cmidife - send protocol command message	•		Command must already be in circle-queue	•		(FSA preserves)		from queue into transmit block	etach ; Rl - Yransmit Control Block	etco	mov r0.erl	etco	r0.2(r1)			••	<pre>i R2 = Extended Address Bits</pre>	-		
	_		Entry:			Exiti	VSJ)		winext command	jar pc,s	jar pc.o	mov r0.6	isc pc.o	mov r0.2		of the command	mov H.C	clr r2	ist pc, xm	rta DC	
	.sbttl	~			••		-	CHUDE:	; loa							uus :					
										-	000376			00000			00000		000452		
												010011							004767		
	1	2	-	-	S	9	~	8 004170	•	10 004170	11 004174	12 004200	13 004202	14 004206	15	16	17 004212	18 004216	19 004220	20 004224	
1007	1642	1603	1604	1605	1606	1607	1608	1609	1610	1611	1612	[191	1614	1615	1616	1617	1618	1619	1620	1621	1622

B-42

.

1982
16:22:50
Aug 25
Wed

xqmcd. lst

4B

1622 PSA TRANSMITTER RUUTINES MACRO VO4.00 25-AUG-02 17:30;56 PAGE 33 1623 | XMTTAT - TRANSMIT USER DATA

		.sbttl wontdat - transmit user data		; Entry:	none		J Exit:	(FSA preserves)		jsr pc,setxcb jRl ->Transmit Control Block	-	2(r1),r0	mov cqwr(r2),r3 ; (R] ->I/O Packet)	mov ibuf+2(r]),rl ; Rl = User Buffer Address	1buf(r3),r2 1	jsr pc, mmt , "light fuse, stand well back."	fts pc		
VILLA MORA TILLANA - THEFTER										9	9	316100 000002	-	<u> </u>	-	Ŭ	00 20 7		
			~	~	•	s	¢	~	8 004226	9 004226 00	~	Ψ.	-	-	-	_	16 004262 00		
	1624	1625	1626	1627	1628	1629	1630	1631	1632	[[9]]	16]4	1615	1636	1617	16 JU	1619	1640	1641	

49

1641 FSA TRANSMITTER ROUTINES MACRO VO4.00 25-AUG-82 17:30:56 PAGE 34

xqmcd.lst

MACRO V04.00 25-AUG-82 17:30:56 PACE 34 CMENETION		.sbttl datioc ~ process write completion	i Entry:	none) Exit:	I (FSA preserves)	DATIOC:	; Determine completion status		-	-	!) , r.)	mov #IOC,rl / (presume END)	1-82 ***		beq 10\$	j cmp c0, i x fr (c3)	; bhís 10\$	1 *** End - HOM 20-Jul-82 ***	mov MORE, r1	105:		I declare event	mov Cwsw(r2),r0		mov r0.cwsw(r2)		rts pc		.title FSA Support Routines		.sbttl Finite State Automaton Support Routines	
WRITE C										001276	001216	000002	000016	000000		000034					000005				000014	115314	10000							
PHOCESS										004767	004767	016100	016203	012701		005763	001402				012701				016200	004767	010062		000207					
PSA TRANSMITTER HOUTINES		~	. ~	•	5	9	1	8 004264	6	10 004264	11 004270	12 004274	13 004300	14 004304	15	16 004310	17 004314	18	19	20	21 004316	22 004322	23	24	25 004122	26 004326	21 004332	28	29 004336	30	11	32		
F 8 -																																		
1641	1643	1644	1646	1647	1648	1649	1650	1651	1652	1653	1654	1655	1656	1657	1658	1659	1660	1661	1662	1663	1664	1665	1666	1667	1668	1669	1670	16/1	1672	1673	1674	1675	16/6	101

									налије Тура		
8	Fclass message	0 1 1	/ (preserve debug channel flag)) insert message type	- gend write-clasa message	ktion Bits or 0 Sch) [preserve debug channel [lay] 1 insert message type 1 set WalfE channel	snkand - Send Protocol Commund Message	RO = KXN, User Subfunction Bits, Debug Channel Flag, & Mesnaye Type Ri = Byte Count or O		
50 1982 267 25	sndrå - send read-class message	Rl = Byte Count of ⁽⁾ R2 ->Channel Block R1 = Messuge Type	(FSA Preserves) ctag(r2),r0 mSdbug,r0 pc,andond pc	sndwr - send wr't	R0 = User Subfunction Bits R1 = Byte Count of 0 R2 ->Channel Block R3 = Messuye Type	(FSA Preserves) Améusbf,r0 r0,-(sp) c.,tag(r2),r0	իանգեսց, r0 r1, r0 ep. vchn, r0 esp) +, r0 pc, snduml pc	srikmid - Senid Pi	RO = KXN, fient : RI = Byte Count	(FSA Pregervng)	rd, ru pc, put-st rd, ru
Wed Aug 25 16:22:50		Entry:	strict: strict: bicb bicb fict fict	.sbttl	Entry	suchar: Buchar: Bic Mov	bicb bis bis jsr rcs	. sbttl /	Entry:		1 AVM 10-537/55 155 10-4
	SUPPORT NUTTINES PALMA VUY, UN 23-NUU-92 SADRD - SEAD READ-CLASS MESSACE , sbttl ,		000002 17767 000036				177767 000400 000002				211006
ş			016200 142700 050300 004767 000207			042700 010046 016200	142700 050300 052700 052700 052600 004767 000207				004767
	- 00		004340 004340 004344 004354 004350 004355			004360 004360 004364	004372 004376 004400 004400 004404 004404 004412			004414	0/11400

xqmcd.lst Wed Aug 25 16:22:50 1982 1715 56 004422 004767 000104 Jsr pc.putcq 1736 57

51

.

			Wed Aug 25 16:22:50 1982	:50 1982
R R NOV	UTINES - SEND F	Support Rolfines Macro Vol.00 Sadind - Send Prytocol (Chhand	25-AUG-82 17;30;56 PAGE 35-1) Message	, PAGE 15-1
004426 004432 004432 004436	016700 012701 004767 010067	173364 000000 175204 173350	; signal transm mov jsr mov	<pre>signal transmitter to begin work mov xstate.(0 ; R0 ~>Transmitter State Subtable mov NMCND,rl ; R1 = "Send Protocol Message" jsr pc,rfas mov r0,xstate</pre>
004446	5 000207		r ta	8
			.sbttl	sridiata - send DATA FOLLOWS or DATA FOLLOWS FND
			Entry:	R0 = User Subfunction Bits R1 = Byte Count R2 ->Channel Block R3 = p.df or p.dfe
			; Exit:	
004450		217221	snddata: ; build hewler	
0445				r0, - (sp) c. taq(r2), r0
UU4462 U04466 U04470 004474	 4 142/00 6 050300 0 052700 4 052600 		bis bis bis	emecond.cu t3.ru Pp.wchn.ru (sp).ru
004476		0(0000 /	1 place request	t in message quoue pc,putcq
004502	2 010100 4 004767	000022	jar jar	r1,r0 pc,puteq
004510 004514	0 016700	100000	notify transmitter myv xstati mov MMD	mitter #state,r0 #XMTDFE,r1
004524			Jac	rc, i sa 10, xst.ate
004530	0 000207	_	ſts	8.
			114ds.	buted - any more to the circle ducing
			j Entry: j	R0 × Data Word
			l Exit:	PO Promoved
0.15100	-			

.

5	size		a word from the circle queue	d (others)	; shouldn't be called if q is empty	lize		- transfer next message from xq/cp to pdp-ll	= Byte Count →Suiffer	l Akiress Bits			; RJ * building antiona ; plus tyte count ; check for 64K overflow	l store the excurs for second receive ; yet size of first receive	; R1 - Ammine C3R
Wed Aug 25 16:22:50 1982 	6 PAGE 35-2 putter, loq+ogalze 505 loq,putter	putter, taker 1005 pc	getog - get a None	RO = Data Word Preserves all (others)	putter , taker 10\$	@taker,r0 02,taker taker,0cq+cq9ize 1005	log, taker pc	rcv - transfe	R0 R1	R2 = Extended	nonc	boundary rdbcxs		105 r], rdhwas r], rd	Frees, 13
25 16:22:50 19 17:10:56 PATE	17:30:5 Canp Lone Inve mov	crash treash rts	l Entry:	Exit:			nov rts	-	Entry:		EXIC	-			2011
Hed Aug 5-AIC-80	25-AUG-87	50\$: 100 \$:	.sbttl		deccd:	105:	100\$:	.sbtt]				Γ Γ			105:
	SUPPORT ROUTINES MACRO VO4.00 25-AUG-82 FUTCQ - AUD MORD TO THE CIRCLE QUEUE 115 004544 026727 001152 007356' 116 004554 012767 005726' 001140 117 004554 012767 005726' 001140	AE1100 AE1100			001120 001120	001110 000002 001102 001076 007356	005726* 001064					1/]]46		2111/1	1 74,244
- - 	TINES 1 ADD WDRD 026727 001003 012767					017700 062767 026727 001003	012767 000207					19115,00	01010	1034031 191010 191010	012/01
	5, 000	004562 0 004570 0 004574 0 004574 0		Ì			004632 004640				004642		004646 004650 004652		

xxpm:rd.lst Wed Aug 25 16:22:50 1982 1855 170 004674 000207 cts pc 1856 171

55

.

MACRO V04.	ESS MESS		911671		201671	176210 VUV002					900000	\$00000 \$17771 \$20000	100000		
8	Ň.														
Wed Aug 25 16:22:50 1982 MACRO V04.00 25-NUG-82 17:30:56 PACE 35	FROM XQ/CP TO PDP , sbttl	Butry:	xmt: ; handle 64K clr	a din Curro	blo vom 105:	ntov jsc rts	.sbttl	Entry:	1 Exit:	wy.p. Inc asr	AQM Qiran	MON Dic		rta	
22:50 1982 56 PACE 35-3	Ę	RO = Byte Count R1 ->Buffer R2 = Extended Address Bits	boundary wrbcxs	1,13 1,13 1,13	10\$ £3,wthcxs F3,f0	bxcsr ,r3 pc, xqcp pc	xqcp - set XQ/CP registera	RO = Byte Count RI ->Data Buffer R2 = Extended Address Bits R3 ->Receive/Transmit CSR	none	0 0 0	r0 r0,wc(r])	rl,ba(r]) CU60,r2	R2,0t) R2,0t) Al Gri	8	
8	- tranfer next message from pdp-11 to xq/cp	dfreas Bits	; clear the excess byte count		<pre>/ store the excess for second transmit / get size of first transmit</pre>		P registers	r ddress Bits 4 & 5 ansmit CSR		<i>i</i> round up to word count	<pre># hardware wants 2's-comploment byte count # load word count register</pre>) load buffer akiresa / isolate mrmiry extrajon bits in R2) (teset previous mimory extension scate)		

ľ

B-52

Wed Aug 25 16:22:50 1982

; R0 = Queue Header Offset (c..grd, etc.) ; R2 ->Channel Block

kijnud. Ist

Wed Aug 25 16:22:50 1982

1917 FSA SUPPORT ROUTINES MACRO VOA.00 25-AUG-82 17:30:56 PAGE 35-4

			20\$	r0,-(sp) 1E.AB04377,r0	cl,c3	ri r 4 (sp)	STUPIN	PC, \$10F1N			r2			return		byte	ž.	1						JUVOE				Cork			15 - 305	.405
NOM NOM	23	_				22	01 5	χ ί	01 + (ds)	10\$	(sp)+, r2	8		calcbc - return minimum of two byte-counts	-	R0 = first byte count	ku = second byte count	R1 = min(R0, R1);		r1,rU 10\$	r0,r1	2		decale - convert missage type to event code		R0 = t;/pe		Rl = Event Corle	and and an and and and and and and and a	direptch p.rts, 105	dispatch p.cts,205 dispatch p.short,30	disputch p. duck, 405
	X 5	ŝ	b Cs	N CHI	NOM	CIT MOV	OFF	JSR	A DE .	ă	NOM	rts		-		encry:		Exit:		ding Plos	non rta			_	Entry:		Exite		hic	disput	disput	disput
	106.	101									20\$:			.sbttl	-	- ••			calcbc:		105.			.sbttl		• •• •	•• •					
		00000		000000		-	000000	000000																								
010246	060200	004767	103413	010046	101010	010446	1.31.1.00	012604	012600	000762	012602	07000							001000	101401	0100010								042700			
	-	004774	002000	200200	-		005016			005026		250000							10200	005036	005040								1407.00	050500	005056	279-00'A12
												246 246	247 248	250	251	52	255	251	258		262 262	263	265	267	£43	0/7	517 717	112	512		117 117	(., 7
230 004770		211 004772	231 004772 060200 232 004774 U 004774 004767	231 004772 060200 232 004774 00476 U 204774 004767 233 00500 103413	231 004772 060200 232 004774 064767 U 004774 004767 233 005000 103413 234 005902 010946 U 235 005004 012700	231 004772 060200 232 004774 064767 U 233 005900 103413 233 005900 103413 234 005904 012700 235 005904 012700 235 005904 012700 235 005904 012700	231 004772 060200 232 004772 060200 233 00500 103413 233 00500 01046 1 235 005004 012700 236 005014 012700 236 005014 012700 238 005014 010460	231 004772 060200 232 004774 04767 233 00500 103413 234 00500 103413 234 005000 102406 235 005000 012700 235 005010 010103 238 005010 010103 239 005016 010446 239 005016 010446	231 004772 060200 232 004772 060200 233 004767 064767 233 005900 103413 234 005900 012400 235 005904 012700 235 005904 012700 236 005916 010446 239 005916 004767 0 240 005916 004767	231 004772 060200 232 004774 064767 233 00500 103413 234 00500 103413 234 00500 01046 235 005010 010103 236 005010 010103 236 005010 010103 238 005016 010446 239 005016 004767 0 005016 004767 240 005022 012600	231 004772 060200 232 004774 064767 233 004774 004767 233 005000 103413 234 005000 101413 235 005000 101046 236 005010 010103 238 005010 010103 238 005016 010446 238 005016 0104467 1 240 005016 0104767 241 005026 000762 243	231 004772 060200 232 004774 060767 233 00500 103415 234 005002 010465 234 005002 010465 235 005000 012700 236 005010 012103 239 005016 004767 U 239 005016 004767 U 240 005026 00762 241 005026 00762 243 005026 00762 244 005026 00762	231 004772 060200 212 004774 064765 212 004774 064765 212 004774 064765 212 004774 064765 233 005000 103413 234 005002 10046 235 005004 012700 237 005016 012700 239 005016 012601 239 005016 01466 239 005016 01476 230 005016 004767 230 005026 007622 240 005026 00762 244 005010 012602 244 015010 012602 245 015012 012602 246 015010 012602 246 015012 012602 246 015012 012602 245 015012 012602 246 015012 012602 246	231 004772 060200 232 004774 04767 232 004774 04767 233 005000 103415 234 005002 010046 0 2355 005000 012413 239 005016 012603 239 005016 004767 239 005016 004767 234 005026 000762 241 005026 000762 243 005026 000762 246 005012 012602 246 005012 012602 246 005012 012602 247 205012 012602 248 248 248 248 248 248 248 248 248 248 248 248	231 004772 060200 212 004774 064767 212 004774 064767 212 004774 064767 213 005000 103415 214 005002 103415 215 005000 103416 217 005012 012013 219 005016 012700 219 005016 012013 219 005016 012604 219 005016 014767 239 005016 014660 240 005026 012604 241 005026 012602 243 005012 012602 246 015012 012027 249 015012 012027 249 248 249 249 249 249 250 249 240	231 004772 060200 232 004774 064767 232 004774 064767 233 005000 103413 234 005002 010046 235 005004 012700 235 005004 012700 236 005016 014767 239 005016 004767 230 005026 0107620 241 005024 012600 241 005024 012600 241 005024 012600 243 005012 012602 248 005012 012602 248 248 248 251 249 251 250 251	231 004772 060200 232 004774 064765 232 004774 064765 232 004774 064765 233 005000 103413 234 005000 103413 234 005000 103416 234 005010 010103 234 005016 010465 234 005016 004767 2341 005926 010466 242 005912 012604 243 005010 012602 244 005010 012602 245 005012 012602 246 05012 012602 245 015010 012602 245 015010 012602 255 254 255 254 255 254	231 004772 060200 212 004774 060200 212 004774 060200 213 005000 013413 214 005002 010046 215 005010 011013 214 005012 0105014 219 005016 011013 219 005016 011013 219 005016 0104767 219 005016 0107012 219 005016 007612 219 005016 00762 219 005016 00762 210 005026 010762 240 005026 012607 241 015012 012602 243 015012 012602 244 015012 012602 249 015012 012602 249 251 253 254 253 254 255 254 255	231 004772 060200 212 004774 064767 212 004774 064767 212 004774 064767 213 005000 103415 234 005002 103415 235 005010 012016 239 005014 01203 239 005016 01203 239 005016 012012 239 005016 01203 239 005016 014767 239 005016 01203 240 005026 012604 241 005026 012602 243 005012 012002 244 015012 012002 249 249 249 249 249 251 255 253 254 255 254 255	231 004772 060200 212 004774 06476 212 004774 06476 212 004774 06476 213 005000 103415 234 005002 103415 235 005001 012706 236 005010 012706 237 005014 010103 238 005016 010120 239 005014 010465 239 005016 010476 239 005016 010476 239 005016 01046 240 005026 012602 241 005022 012602 249 015012 001207 249 249 248 251 253 254 254 254 255 255 258 255 258 258 255	231 004772 060200 U 232 004774 06476 U 232 004774 06476 U 232 004774 06476 U 233 005000 103413 234 005002 01046 012700 235 005004 012700 012700 234 005014 010465 012700 239 005016 012403 012700 234 005016 004767 04560 234 005016 004767 04760 240 005026 010762 012600 244 005010 012600 012602 249 240 015012 012007 249 251 252 253 254 255 254 255 255 255 255 255 255 255 255 255 255 255 255 255 005034	231 004772 060200 122 004774 06476 232 004774 06476 122 004774 06476 123 005000 103413 234 005002 103413 234 005010 012003 239 005016 012003 239 005016 004767 239 005016 004767 239 005016 004767 230 005016 004767 230 005016 004767 240 005026 012602 241 005020 012602 243 005020 012602 244 005020 012602 249 250 254 254 254 254 255 255 255 255 254 0100201 255 254 0100201 255 010504 0101001 255 01	231 004772 060200 004774 064767 232 004774 064767 232 004774 064767 233 005000 103415 234 005000 103415 235 005010 012003 239 005014 01203 239 005016 012013 239 005016 004767 239 005016 012013 240 005026 012604 241 005026 012602 243 005012 012602 244 005012 012602 245 005013 012602 246 015013 012602 247 248 012012 249 254 255 254 254 255 255 256 255 255 256 0103014 254 015014 014011 255 015014 <td< td=""><td>231 004772 060200 122 004774 06476 232 004774 06476 232 004774 06476 233 005000 103413 234 005002 01046 235 005004 012700 234 005014 01046 239 005016 01260 239 005016 00476 239 005016 00476 234 005026 01260 240 005024 012600 241 005024 012602 243 005013 012027 244 05010 012602 245 251 251 251 253 005014 254 254 255 255 254 255 255 005042 010011 254 255 256 255 005014 0101401 254 256</td><td>231 004772 060200 122 004774 06476 232 004774 06476 122 004774 06476 233 005000 103413 234 005002 01046 234 005010 012700 234 005016 01476 239 005016 01476 239 005016 01476 239 005016 00476 239 005016 00476 239 005026 012600 240 005026 012602 241 005026 012602 243 005010 012602 244 005010 012602 249 251 252 254 254 254 255 256 015014 255 015014 01401 255 255 255 255 256 015014 256 015014</td><td>231 004772 060200 122 004774 06476 232 004774 06476 122 004774 06476 233 005000 103413 234 005002 01046 235 005001 012003 239 005016 01476 239 005016 00476 239 005016 00476 239 005016 00476 239 005016 00476 239 005012 012603 240 005026 012602 241 005026 012602 243 005010 012602 244 005010 012602 249 05010 012602 254 05010 012602 254 254 254 255 254 255 255 015042 010201 255 015042 010201 255 0</td><td>231 00477 060200 U 233 005000 101413 234 005002 101045 234 005010 012700 235 005010 012700 236 005010 012700 237 005016 010476 238 005016 010476 239 005016 010476 239 005016 010476 239 005016 004767 231 005024 012602 241 005026 010762 243 005010 012602 244 005010 012602 245 005010 012602 249 015010 012602 245 255 256 255 256 255 256 005040 010401 255 005040 010401 255 256 015042 010207 261 005040 0101401</td><td>231 004772 060200 122 004774 06476 232 004774 06476 122 004774 06476 233 005000 103413 234 005010 012003 235 005010 012013 239 005016 014767 231 005024 012003 231 005026 010467 233 005016 004767 234 005024 012602 243 005010 012602 244 005010 012602 244 005010 012602 245 005026 012602 246 253 254 254 254 254 255 255 015014 0101401 255 255 015040 010207 255 255 015042 010201 264 255 015042 010201 255</td><td>231 004772 060200 122 004774 064767 232 004774 064767 233 005000 103415 234 005000 103415 235 005010 012010 239 005014 010103 239 005016 010103 239 005016 010103 239 005016 010103 234 005016 0016012 241 005026 012602 243 005012 012602 244 005012 012602 245 005012 012602 246 015012 012602 247 015012 012602 248 015013 012602 254 015013 012602 254 254 255 255 256 255 256 015014 014011 255 256 015014 266</td><td>231 004772 060200 12 004774 067670 233 005000 104417 234 005500 104417 235 0055010 012006 237 005501 010103 239 005014 010446 239 005016 012003 239 005016 010103 239 005014 010446 239 005015 0105012 240 005012 010207 241 005024 017600 243 005013 010207 244 005013 010207 245 005013 010207 246 050132 010207 247 005013 010207 248 005013 010207 249 251 252 254 255 255 255 005014 0100101 255 005014 0101001 266</td><td>231 004772 060200 122 004774 064767 232 004774 064767 233 005000 103415 234 005000 103415 235 005010 012706 234 005012 005014 239 005014 010476 239 005014 010103 239 005016 010103 234 005016 0016012 241 005024 012604 243 005012 001207 244 005012 012602 245 005012 012602 246 005013 012017 247 005012 012017 248 005013 012017 249 005014 012017 249 005013 012017 245 005014 012017 246 005014 012017 251 015014 01401 <td< td=""><td>231 004772 060200 U 232 004774 06767 U 233 005000 104414 233 005000 101415 234 005010 0112700 235 005010 0112700 234 005012 005014 239 005016 0112700 239 005014 010446 239 005016 0112700 239 005016 0101200 231 005026 012600 234 005026 012602 241 005026 012602 243 005013 012602 244 005014 012602 245 025012 012602 246 050132 012602 254 015014 012602 255 256 256 255 015014 010011 255 015014 010011 256 015014 010011</td></td<></td></td<>	231 004772 060200 122 004774 06476 232 004774 06476 232 004774 06476 233 005000 103413 234 005002 01046 235 005004 012700 234 005014 01046 239 005016 01260 239 005016 00476 239 005016 00476 234 005026 01260 240 005024 012600 241 005024 012602 243 005013 012027 244 05010 012602 245 251 251 251 253 005014 254 254 255 255 254 255 255 005042 010011 254 255 256 255 005014 0101401 254 256	231 004772 060200 122 004774 06476 232 004774 06476 122 004774 06476 233 005000 103413 234 005002 01046 234 005010 012700 234 005016 01476 239 005016 01476 239 005016 01476 239 005016 00476 239 005016 00476 239 005026 012600 240 005026 012602 241 005026 012602 243 005010 012602 244 005010 012602 249 251 252 254 254 254 255 256 015014 255 015014 01401 255 255 255 255 256 015014 256 015014	231 004772 060200 122 004774 06476 232 004774 06476 122 004774 06476 233 005000 103413 234 005002 01046 235 005001 012003 239 005016 01476 239 005016 00476 239 005016 00476 239 005016 00476 239 005016 00476 239 005012 012603 240 005026 012602 241 005026 012602 243 005010 012602 244 005010 012602 249 05010 012602 254 05010 012602 254 254 254 255 254 255 255 015042 010201 255 015042 010201 255 0	231 00477 060200 U 233 005000 101413 234 005002 101045 234 005010 012700 235 005010 012700 236 005010 012700 237 005016 010476 238 005016 010476 239 005016 010476 239 005016 010476 239 005016 004767 231 005024 012602 241 005026 010762 243 005010 012602 244 005010 012602 245 005010 012602 249 015010 012602 245 255 256 255 256 255 256 005040 010401 255 005040 010401 255 256 015042 010207 261 005040 0101401	231 004772 060200 122 004774 06476 232 004774 06476 122 004774 06476 233 005000 103413 234 005010 012003 235 005010 012013 239 005016 014767 231 005024 012003 231 005026 010467 233 005016 004767 234 005024 012602 243 005010 012602 244 005010 012602 244 005010 012602 245 005026 012602 246 253 254 254 254 254 255 255 015014 0101401 255 255 015040 010207 255 255 015042 010201 264 255 015042 010201 255	231 004772 060200 122 004774 064767 232 004774 064767 233 005000 103415 234 005000 103415 235 005010 012010 239 005014 010103 239 005016 010103 239 005016 010103 239 005016 010103 234 005016 0016012 241 005026 012602 243 005012 012602 244 005012 012602 245 005012 012602 246 015012 012602 247 015012 012602 248 015013 012602 254 015013 012602 254 254 255 255 256 255 256 015014 014011 255 256 015014 266	231 004772 060200 12 004774 067670 233 005000 104417 234 005500 104417 235 0055010 012006 237 005501 010103 239 005014 010446 239 005016 012003 239 005016 010103 239 005014 010446 239 005015 0105012 240 005012 010207 241 005024 017600 243 005013 010207 244 005013 010207 245 005013 010207 246 050132 010207 247 005013 010207 248 005013 010207 249 251 252 254 255 255 255 005014 0100101 255 005014 0101001 266	231 004772 060200 122 004774 064767 232 004774 064767 233 005000 103415 234 005000 103415 235 005010 012706 234 005012 005014 239 005014 010476 239 005014 010103 239 005016 010103 234 005016 0016012 241 005024 012604 243 005012 001207 244 005012 012602 245 005012 012602 246 005013 012017 247 005012 012017 248 005013 012017 249 005014 012017 249 005013 012017 245 005014 012017 246 005014 012017 251 015014 01401 <td< td=""><td>231 004772 060200 U 232 004774 06767 U 233 005000 104414 233 005000 101415 234 005010 0112700 235 005010 0112700 234 005012 005014 239 005016 0112700 239 005014 010446 239 005016 0112700 239 005016 0101200 231 005026 012600 234 005026 012602 241 005026 012602 243 005013 012602 244 005014 012602 245 025012 012602 246 050132 012602 254 015014 012602 255 256 256 255 015014 010011 255 015014 010011 256 015014 010011</td></td<>	231 004772 060200 U 232 004774 06767 U 233 005000 104414 233 005000 101415 234 005010 0112700 235 005010 0112700 234 005012 005014 239 005016 0112700 239 005014 010446 239 005016 0112700 239 005016 0101200 231 005026 012600 234 005026 012602 241 005026 012602 243 005013 012602 244 005014 012602 245 025012 012602 246 050132 012602 254 015014 012602 255 256 256 255 015014 010011 255 015014 010011 256 015014 010011

.

58

ľ

25 16:22:50 1982	100\$ \$CTS, c1
Aug 25 16:	D Nor
wed Au	20\$:
	100000
	0100410
	005106 005110
	282 283
kojnerol . list	2761 2761 7761

 Kymod.list
 Wed Aug 25 16:22:50 1982

 1977
 FSA SUPPORT RUTTIRES
 MCCR0 V04.00
 25-NUC-92 17:10:56 PM2E 35-5

 1979
 1
 DECODE
 CONVERT RESERVER TO EVENT CODE

 1971
 FSA SUPPORT RUTTIRES
 MCCR0 V04.00
 25-NUC-92 17:10:156 PM2E 35-5

 1979
 1
 DECODE
 CONVERT RESERVER TO EVENT CODE
 1005

 1991
 285 005116
 012701
 000001
 105:
 br
 1005

 1991
 285 005116
 012701
 000001
 105:
 br
 1005
 1

 1992
 286 005114
 012701
 000001
 105:
 br
 1005
 f1
 1

 1993
 289
 005110
 000207
 1005:
 f1
 1
 f1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1

60

Ĭ

2000 COMPANIEL BLOCK ROUTINES MACRO VOL.00 25-AUG-82 17:30:56 PAGE 36 2001 1 MAARIEL - FAIL DOWNING AND ALL CHAMBED DECORE


xqmed.lst

	dofall - call routing for all channel blocks			R] ->Routine to be called with R2 ->Channel Block		<pre>#unpcnt-1,r0 ; check all channels, top to bottom </pre>	ru, (sp) .0.7 D2 = DCV_liw footoni linte Number	ryte // // //////////////////////////////	• •	0	r0 200	104 104 Include clanner U	r0 i (Debug channe) is zero)	Idbugcb,r2 i include Debug Channel	pc,êr]	8				haltlo - cause local abort event for read and write channels		0) -) channel block		R2 is preserved.		crsw(r2).r0	pc, f sa	r0,crsw(r2)		riaurati,ti r ugutrði rí	bc.fsa	r0,cwsw(r2)	ş	ς.			totill - short MT (A) for MT change credit by tot	INTEL - WALL AND LAND OF AND CHARMERS CHARMEN AND CHARMEN	(Called via doduit mechanicm)		R2 - Channel Block		r4.r.tch(r2) i this the div?		~	د ط × – (۲)
DOANL - CALL ROUTINE FOR ALL CHANNEL BLOCKS	.sbttl		i Entry:		do4all:	VOM TOC		tar	ist	NOU	dec Sec	3	clr	VOR	jst	rts				.sbttl	_	: ENERY:	~ ~	NOTE:	haltio:		Jar	NCH		A CHIL	tsr	VCM					1 1 1 1 1 1		a Entry:	•	••	: ://://:			etr	26
UTINE FOR						000040		001000						001154											00000	00000	17440	900000	100000	20000	174420	000014											000000		(14)(10)(1)	
ON TINO -						012700	010000	004767	004713	012600	005300	0/1700	005000	012702	004713	107000									107710	016200	004767	010062	101110	002910	004767	010062	200000	107000									120467			1111
DOMME	1	• ~	• ~	•		005134	CAILOUD 1		10 005150		12 005154		15 005160		17 005166	0/1000 81	2 2	21	22	2	24 15	2×	21		27 1500 67 27 1500 10			11 005206)4 36 006713			38 005226	19 40 005112	41	42	; ;	8 5 8 5 7	46	-	48	Q (PL (500) 15	52 001234	01/200 15	24 00 212	44 20 16 14
1002	2003	2004	2005	2006	2007	8007	2010	2011	2012	107	\$102	2016	2017	2018	2019	20.21	2022	2023	2024	2025	9707 LCUX	2028	20.29	2010	2015	1107	2034	2015	91.07	PI NZ	20.19	2040	1907	2043	21144	2045	2045	2044	2049	(m.u2	19.02		70.77	C.III	51.P	110.

61

.

8-56



xupm.d.lst

2060 COMMON CUMMER BLOCK HOUTINES MACHO VOA.00 25-AUG-82 17:30:56 PAGE 36-1

63

.

xqmcd.lst

Wed Aug 25 16:22:50 1982

2107 EXECUTIVE ROL FOURTER FOULTINES MACHO VOL.00 25-AUG-82 17:30:56 PAGE 37

		sectoor - secto executive bool procks		R4 ->5TP			Pool blocks setup		Buy mool space from the executive	10.ri i want 2 mmand hinrig 0.4 hutes each	• •		PC, \$ALOCB	100\$ j Couldn'tl		stuff pool block addresses at megative offsets from channel block table	fundthl,rl i stuff addresses at negative offsets	c0,-(rl) j R0 ->transmit command block in pool	-		-		-	#12,r0 r (point past next block)	r0,-(rl) p R0 -)receive SFORM1 context block		context information into alternate \$FORK1 context blocks	-	1 01.(1)	- -		pc,frkout		(sp)+,r4 ; (reatore SCB pointer)	8	
OL BLOCKS			s Entry:			; Exit:		setmol:	1 Buy pool spac			CNLL	JSR	bcs		; stuff pool bl	NOL	NOM	bis.	ACHE	bbc	ppc	NOM	add	NCU		r load driver c	NOM	NOM	jar	NOU)sr	NOM	NOU	1005: rts	
SETTOOL - SETUP EXECUTIVE POOL BLOCKS										000010	000024		000000				000032		00004		00000	000006		00012					000010	000256	000002	000254	00002			
- SETUP										012701	062701		004767	103432			10/210	110010	062700	010041	062700	062700	110010	062700	110010			010446	016400	004767	010064	004767	010064	012604	000207	
SETROOL	-	. ~	- -	•	s	6	~	8 005344	6	10 005344	11 005150	12 005354	005154	13 005360	1	15	16 005362		_		20 005376		22 005406	23 005410	24 005414	£ 2	97	71 002416	28 005420		-	-	32 005440	33 005444	35 005446	
-													∍																5							
2108		2111	2112	2113	2114	2115	2116	2117	2118	2119	2120	2121	2122	212	2124	2125	2126	2127	2128	2129	21 JO	11.12	2112		1 2134			1117	RI 17	21 19	2140	2141	2142	2141	2145	2146

.

64

.

xqmcd.lst

											check)																											
setcbp - Set Channel Block Pointer		RSX-lim Full-Duplex Channel Number ->UCB		SUCCESS and	Lock		tror Cade		6 R.)		, bad unit number (RSX can't check)	; •2	1 •2	• •	0.4	1 *22	<pre>r R2 ->Channel Block</pre>	flag no error		0					setint - Setup Interrupt Registers		Ri ->Command Block in Executive Pool		Type	Alock			Error Cade		ied and a second second second second second second second second second second second second second second se		· 191 - ··· 400 ··· 1.	
setcbp - Set C		R2 = RSX-11M F R5 ->UCB		CARRY CLEAR ON SUCCESS and	R2 ->Channel Block		CARRY SET R0 * RSX-11M Error Code		Preserves Rl, 6 RJ	1	90S	12,12	r2,-(sp)	2,2	(6) (6)	(sp)+,r2	1un0tb1,r2	1005	1001	IE. IDU40377, r0	8				setint - Setu				R0 = Commond Type	R2 ->Chinnel Block		CARRY SET	RO - RX-LIM Error Code		RI In Pressrand		r0 2-1-5	
	Entcyi					Error:		- SIL		ĺ		add	NOL I		13		add	ក្ត	5	NOT	S S S S S S S S S S S S S S S S S S S				_	Entry:	•	Exits				Error:						
.sbttl	-				•• •					setchp:										3 05:	1005:				sbttl		-	an. **			••					set int :		
										Anna I	160000						000032			00000																		
											103412	060202	010246	060202	101000	062602	062702	000241		012700	197000																title filter	
										005450	005454	005456	005460	005462	331301	0024200	005472	005476		005502	015500						_							_		215200-25	1 00.512	
	~~		9	- 00 /	6 0	=	23	12	2	39	61	2	21	22	3 2	12	26	2	: £	2:	2 2	2	z 2	29	11	9 5	40	₹ \$; ;	44	\$	47	R	Q 3	37	7	- 1	•
																				5																		

65

B-60

16:22:50 1982	Np.debug,r0 10\$
Wed Aug 25 16	bit
	000010
	032700 001007
	005522 005526
	35
xqncd , ist	2204 2205 2206

B-61

xqmud. lat

; clear debug flag for later compares setucb - return address of transmit control block setrcb - return address of receive control block soldbe - return address of Debug Channel Block Rl ->Transmit Control Block in Executive Pool Rl ->Receive Control Block in Executive Pool , R2 ->Channel Block R2 - Detail Channel Bloack CARRY SEF R0 = 16X-11M Error Code EXECUTIVE ROX, FOUNTRER ROUTINES MUCRO V04.00 25-MUG-82 17, 30; 56 PM22 39-1 4 SETINT - SETUP INTERNIPT REGISTERS RI ->1/О Ри'кеt Properties BL 1 CmSdbug, r0
1 dbugcb, r2
pc un0tbl-2,rl pc un0tbl-4,rl pc pc, setchp 20\$ r2 1(r1),r2 r2 SUQU hone Entry: Frrot: Entry: Exit: Entry: Exit: Exit: bisb bisb bisb bisb rts rta bic nov rts .sbttl | .sbttl | .sbttl | Betacht setrcb: 20\$: 105:
 58
 005530
 005002
 00001

 59
 005534
 004367
 177004

 61
 005546
 004367
 17704

 62
 005554
 000207
 001207

 63
 005554
 00207
 001154'

 64
 005554
 00207
 0011202'

 65
 005554
 00207
 0011242'

 66
 005564
 00207
 112242'

 71
 001207
 001207
 01154'

 81
 005560
 016701
 172242'

 82
 005560
 016701
 172242'

 81
 005560
 016701
 172242'

 82
 005556
 016701
 172242'

 83
 005556
 016701
 172242'

 90
 005556
 016701
 172242'

 91
 015566
 016701
 172242'

 92
 015556
 016701
 172242'

 93
 0105556
 016701
 172242'

 94
 B-62

8 8 8 8 8		
Med Aug 25 16:22:50 1982 setdbc: mov Adbugcb,r2		
Kamod.list 2264 111 005574 012702 001154*	B-63	

d.lst
~
ц.,
-
- F .
×

setqrc - return address of channel block for non-transfer requests seture - return address of channel block for transfer requests 1005 1.tcb(rl),c..tcb(r2) 1005 *j* (fall into 1005) CARRY SET RO + REX-ALM Error Cude CARRY SET RO = RSX-11M Error Code 1.tcb(rl),c..tcb(r2) 100\$ R2 ->Channel Block R2 ->Channel Block EXECUTIVE FOOK FOINTER ROUTINES MUCHO VOA.00 25-MUC-82 17:30:56 PMCE 38-2 1 SETTARC - RETURN ADDRESS OF DEBUG CHANNEL BLOCK l..chn-2(rl),r2 pc,setchp pc r2 1...16(r1),r2 pr1...1.1p RI ->1/D Packet DIE. DAA60377, R0 RI ->1/D Packet PERSOFARS RE Preserves Rl c..tcb(r2) 50\$ 2 8 Entry: Frror: Error: n de la Produc Exit: Note: Entry: Note: Exit: clr bisb jsr rts shttl | .sbttl | orhands sotqrc: , 1005: 505: 000000 000004 000000
 115
 005604
 001410
 00000
 0

 116
 005604
 001410
 00000
 0

 119
 005616
 011400
 00000
 0

 120
 005525
 016162
 00000
 0

 121
 005526
 016162
 00000
 0

 121
 005614
 000201
 0
 0

 121
 005614
 000201
 0
 0

 122
 005614
 000201
 0
 0

 123
 005616
 002012
 000004
 0

 121
 005616
 002012
 0000010
 0

 123
 005616
 005002
 176001

 124
 0056516
 005002
 176001

 125
 111
 17601
 176001

 126
 005600
 05502
 000201

 126
 005601
 005002
 176001

 125
 005601
 0550202
 176001

 126
 126
 1561
 17601

 126
 151
 1561
 1561

 128
 1561
 1561

 151
 1561
 1561

 151
 1561
 1561

 151
 1561
 1561

 ∍

20	
1982 1005 i.tcb(rl),ctcb(r2)	
22:50 198 1005 1.tcb(r	
Wed Aug 25 16:22:50 1982 bcs 1005 cmp i.tcb(r1)	
103407	
170 b05664 101407 171 005666 026162 000004 000000	
2)26 2)26 2)25 2)26 2)26 2)26 2)26 2)26	

xqmcd.lst

executive fool fointer routines mucho v04.00 25-mig-82 17:30:56 Prge 38-3 I settre - return adoress of channel block for transfer reques	100\$ ••• 5440117 ••		8				(YOU) and for the last the for Strok for Strok)	train - return pointer to imput concert block for violation		None			R4 ->SFORK1 input context block		unUtbl10, r 4	R				frkout - return pointer to output context block for \$FORKi			None		R4 ->SFORK1 outout context block		undtbl-6,r4	8				LILLE NON-POOL UALA-BARY	
5-AUG-82 X FOR TRV	bed		rta				-	_	Entry:			Exit:			ACH I	611				_	-	Entry:			CALC:		MOV	rts			, 	NON-PON	
VO4.00 2 LANNEL BLOC			100\$:					.sottl		••	••	••	•	frkinp:						shttl		••	-	-		frkout:				.sbtt]	sottl	citle.	
S MACHO S OF CH															_												-						
OUTINE	000000	00000													172110												172104						
OINTER 1 RETURN	001403	000261	000207											:	016204	/ 02000											016704	000207					
E POOL 1	005674	114 U05/02	005704											187 005706	188 005706	71/ CNN 681										005714	202 005714	005720					
BCUTIVE	172 0			176	5	1 78	179	081	181	181	184	185	186	187 (881	681	23	161	16	10	135	961	197	861	6		202	201	204	205	206	201	
		>			_					~	_	~	-	_				n -	. ~	۰ -	. ~.	_	_	<i>ر</i> .	<i>_</i> ~	- 70	-	0		7	_	4	<u>ب</u>
2326	5129	71162	2112	1111	111	2115	2336	2117	2115	2140	2341	2342	214	2344	2345	2346	17	RF17	21-0	1	2352	235	215	5	52	21's	2.15	2160	2361	2142	7	2 364	2165

Wed Aug 25 16:22:50 1982	MICHO V04.00 25-AUG-82 17:30:56 PAGE 39	.sbttl Non-Pool Data-Base } message queve) putter: .vord aq taker: .word aq aq: .blhv aqsize/2	.sbttl .sbttl .title RSX-llM Pool Data-Base .thti PSX-llM Pool Data-Base
	MICHO VOL.00			
st	NIN-POOL DATA-BASE NIN-PIOL DATA-BASE	126	4 5 005722 005726 6 005724 005726 7 005726	° 6 9 1 2
upperi.lst	2366 2366	2368		2316 2316 2318 2318

xigned, list


2)80 ESX-11M FOOL DMTA-BASE MACRO VU4.00 25-AUG-82 17:30:56 PAGE 40

REX-LIM ROOL CMATA-BASE MACRO VU4.00 25-NAG-82 17;30;56 PAGE 40		SOULT Content Definitions	- 112C me	· Function Made Made Dire		• •	• • • •	- 0100 -		•	•/ ·0001 =		iomek a jokil i josth i josth i josto i josto i josto i jost				sbttl Formar Definitions	-		S(INDACE: :		Entition (brown		0.0	IN THE FAN	0				0	0	. 0	. 0	0 000	C\$\$DHV	CHO				.shttl Unit Control Block (KTB)		anito uch unit		REAL FOR A COMP. O COMP. AND A COMPANY AND A	list	IRI LINE (K) S :								
MACTRO VU4,00 LONS																							116	000																														
DOUL DATA-BASE MAD					100000	000002	00000	00100	000200	000400	001000		100 100	001 000							000000	011/10.	125	000	000014	00000	101100	000 300	00000	000000	000000	00000	000000	000000		000000																		
ROOL DW																					007356		007362	107364	UU1 366	0/1/00		P1(100	9/1/00		007402			001410		007412																		
RSX-LIN	-		. ~	-	ŝ	9	1	Ð	3	21	1	1	1	14	15	16	1	18	61	20	71	22	52	24	25	7 6	17	28	29	ğ		77	Ξ	2	2	£.	2	H	£ :	; ;	•	2:			£ ‡	÷ ÷	Ì	9	=	: 3			:	
2180 21812 2182	2181	2384	2185	2 J 86	2 187	8R(2	2 J H9	2340	1912	2142	2193	2344	2115	21.96	2347	2 198	5149	2400	2401	2402	2403	24114	2405	2406	2407	FI(1);7	2409	2410	2411	2412	2413	2114	2115	2416	2417	54142	6.167	2420	1717	7767		1717	(7 1 7		1717	12	1910	2	Ē		1.1	1411.	111	

.

13

B-68



ļ

0,--2 ;1/0 GUB E LISTNEAD un'unit'pri,un'unit'vec/4; PRIORITY, DEVICE INI BAUPT VECTOR 0,0 ; TOTROVLER INI C. ONTROVLER STATU unit'est ;1/0 PACKET ADDRESS 1 ;FORK BLOCK STVARES /* define UMR allocation block offset */ HIGH ALM TANIMARY DRIVENS DRIVER RELOCATION BLAS ; first UMR ; 0 of UMR's 4 /* measure first UCB for size */ TCB POINTER Status Control Block (SCB) ; link . - unuche; . HE DE MOOMIP . WIND O TRUNK DE : RSX-11M RXXL DATA-BASE MUCRY VU4,00 25-AUX-82 17:30:56 PACE 40-1 I UNIT CIMITAD BLOCK (UCB) . IFDF LSSOHV & MSSMEE West Aug 25 16:22:50 1982 .IIF BO unit .nlist 1 .IIP EQ unit .list .WNMO 0,.-2 .**IF EQ unit** ucblen ⁼ . - unucbs; .ilf eq unit u. umo .word 0 .word 0 0 ~ 0 00 ¢ endc 1 df UMR .mucro sub unit BLKW BLKW Gill M. Gatem. BOH. BLACH. (DHN. HYPE. BYTE: JUVIE. .BYTE ume base uch 0 MORD. word. UNTE. BYTE. word. word. word. POON. . If df UMR UN'unit's.B: ; build urn . enchin .sbttl | .nligt crkba .nlist . list ... 19 000 660 0000000 991100 017416 164 01:00:00 0/11/9 0/17/9 01176 007422 107424 xqmud. Ist B-70

р.1.с.242 р.1.с.243 р.1.а. тойский ст. 31.212

17.

04 **V**.

(1010)(101) (1010)(101)

111/1

000000

÷ Þ

76	TO SCB NTER			
22:50 1982	MOND UNUSCE , POINTER TO SCE , MOND 0 ; TICE POINTER			
Mrd Aug 25 16:22:50 1982				
Ist	007440 000000 007440 000000			
Kıştırd, İst	2498 2499 2500			-

xqnad. İst

Wed Aug 25 16:22:50 1982

11-X50 002

25-NIX1-82 17:30:56 PNGE 40-2 (308)	BLKM 3 JUBUE, U.CM	.if dE UMR 	•		word 0 to 1 to 1 to 1 to 1 to 1 to 1 to 1 to	word 0	ende j de Umer	. JP EQ U Jurblen a - Junuchen // material from for the	(contraction)		i build Gr	••	unvaths: skib 0 Induisine.	(1.1)	unupri, un0vec/4:PRIORITY	-	U*2,U	undcar	BLAW I 1/0 PACKET MODRESS	IFDE LSSDRV & MSSM22	BLAW	SMK3.	SIMULTO: :	puó.
A-BASE MACRI VU4.00 25-A STATUS CONTHOL BLOCK (SCB)														007450	010	000	000							
TA-BASE STATUS (000034						000000	200	nnn	000	1/6210						Inonan
RSX-11M POOL DATA-BASE	007442								501	701 101	104	105	04/00 001	00 74 50	007454	95, 12,00	007460	00/462	007466		007476	107	108 007500	603
2500 2501 2502	250) 2504	2505	2507	BU/57	2510	2122	2513 2514	2515 2516	2517	2519	2520	1521	1752	2124		9747 B			25.10	11 < 7	2512	2.14	2535 2535	1157
																~	ŕ	-						