

AD-A224 608

Final Report on the Project
for Development of New
Protocol Hardware and Software
for LSI-11 to Accommodate
AUTODIN II ADCCP-HDLC, and X.25

Appendix C

DO NOT
REMOVE

Final Report on the Project
for Development of New
Protocol Hardware and Software
for LSI-11 to Accommodate
AUTODIN II ADCCP-HDLC, and X.25

Appendix C

Sponsored by:

Defense Advanced Research Projects Agency (DOD)
Order No. 4024
Under Contract No.: MDA903-81-C-0038
Issued by Dept. of Army, Defense Supply Service
Washington, Washington, D.C. 20310

Submitted to: Defense Advanced Research Projects Agency
Information Processing Techniques Office
1400 Wilson Boulevard, Arlington, VA 22209

Submitted by: Associated Computer Consultants
720 Santa Barbara Street, Santa Barbara, CA 93101
(805)963-9431

The views and conclusions contained in this document
are those of the authors and should not be interpreted
as representing the official policies, either expressed
or implied, of the Defense Advanced Research Projects
Agency or the U.S. Government.

IF-11Q/X.25.UM.V001
September 1982

IF-11Q/X.25
USER'S MANUAL

A-1



Copyright (c) 1982 by
Associated Computer Consultants
228 East Cota Street
Santa Barbara, CA 93101
(805) 963-9431

TABLE OF CONTENTS

		<u>Page</u>
1.0	INTRODUCTION	1-1
	1.1 Manual Contents	1-1
	1.2 IF-11Q/X.25 System Overview	1-1
	1.3 Hardware	1-2
	1.4 Software	1-2
	Figure 1-1 IF-11Q/X.25 System Overview	1-3
2.0	REFERENCES	2-1
	2.1 Reference Documents	2-1
3.0	HARDWARE INSTALLATION	3-1
	3.1 Shipping Checklist	3-1
	3.2 Drawing Reference	3-1
	3.3 Installation Considerations	3-2
	3.4 Switch & Jumper Options	3-2
	3.5 Attachment to LSI-11 System	3-3
	3.6 Serial Interface Pinout	3-4
4.0	HOST DEVICE DRIVER PROGRAM. IG	4-1
	4.1 Communication Registers	4-1
	4.2 Hardware Data Transfer	4-2
	Table 4-1 IF-11Q/X.25 RCSR (Receive Control and Status Register)	4-3
	Table 4-2 IF-11Q/X.25 TCSR (Transmit Control and Status Register)	4-6
	4.3 Software Data Transfer	4-9
	Figure 4-1 IF-11Q/X.25 Multiplexing Protocol Input Finite State Automation	4-10
	Figure 4-2 IF-11Q/X.25 Multiplexing Protocol Output Finite State Automation	4-11

5.0	X.25 PROTOCOL PROGRAMMING	5-1
5.1	Implementation Notes	5-1
5.2	Message Formats	5-2
5.3	Message Contents	5-3
5.4	IF-11Q/X.25 Subsystem Queries and Responses .	5-4
	Table 5-1 Correlation between ACC IF-11Q/X.25 and CCITT Packet Types	5-5
	Table 5-2a ACC IF-11Q/X.25 Command Codes	5-6
	Table 5-2a ACC IF-11Q/X.25 Diagnostic Query/Response Codes	5-6
	Table 5-3 ACC IF-11Q/X.25 Response Message Contents	5-7
	Table 5-4 ACC IF-11Q/X.25 Error Response Error Codes	5-10
6.0	MICRODIAGNOSTICS	6-1
6.1	Introduction	6-1
6.2	Display LEDs	6-2
6.3	Error Defeat Switches	6-2
APPENDICES		
A.0	DRAWINGS	A-1
	Top Assembly, IF-11Q/X.25 ACC Drawing Number 8600111	A-2
	Cable Assembly, Null Modem ACC Drawing Number 8300222	A-5
B.0	SAMPLE DEVICE DRIVER LISTING	B-1

IF-11Q/X.25

USER'S MANUAL

CHAPTER 1 - INTRODUCTION

CHAPTER 1

1.0 INTRODUCTION

1.1 Manual Contents - This manual contains all of the information needed to successfully use an IF-11Q/X.25 in an LSI-11 based computer system for X.25 protocol communication. Installation considerations and procedures are detailed. Host device driver programming is explained, and an example device driver listing is included as an appendix. The X.25 protocol data and control programming is described with all message formats and contents presented in tabular form. Information explaining the power-up microdiagnostics completes this manual.

1.2 IF-11Q/X.25 System Overview - The IF-11Q/X.25 is a microprocessor based communications front-end developed by Associated Computer Consultants (ACC). The IF-11Q/X.25 provides DMA support for LSI-11 applications which require X.25 capability. The protocol conforms to ISO HDLC specifications for a combined station operating in Asynchronous Balanced Mode (ABM), implementing options 2 (reject), and 8 (command I-frames only). X.25 frames are assembled and verified independent of host activity.

1.3 Hardware - The IF-11Q/X.25 hardware consists of an MDMA controller and an XQ/CP subsystem. The MDMA is a microcoded bit-slice DMA controller which implements a Subsystem Interface Bus which connects the XQ/CP to the LSI-11 bus. All MDMA functions are packaged on a single LSI-11 dual wide circuit card. The XQ/CP is a Zilog Z-80 based communication subsystem which has been used to implement the X.25 protocol by means of ROM-based software. The XQ/CP consists of three LSI-11 dual width circuit cards. The Interface Board (I-Board) connects the XQ/CP to the MDMA. The Memory Board (M-Board) contains the RAM and ROMs for the X.25 protocol. The Processor Board (P-Board) contains the Z-80 CPU and the serial I/O connections.

1.4 Software - The application program can send and receive "Data Frames" as well as control and sense the status of the physical link by means of "Supervisory Command Messages" (See Chapter 5). Separate "logical channels" are used for these two different kinds of information. The host device driver and the XQ/CP I/O Executive (IOX), together, use the LSI-11 bus interface hardware to implement multiple logical channels (See Chapter 4). The IF-11Q/X.25 firmware thus implements two levels of software protocols. The lower level being a multiplexing protocol and the higher level being the X.25 protocol. (See Figure 1-1.)

IF-11Q/X.25

USER'S MANUAL

CHAPTER 2 - REFERENCES

CHAPTER 2

2.0 REFERENCES

2.1 Reference Documents - The following documents will assist the user in understanding the operation of the IF-11Q/HDLC:

1. Data Communications Standards
(International Organization for Standards)
2. XQ/CP Maintenance Manual (XQCP.MM.V001)
Associated Computer Consultants, Santa Barbara, CA
93101
3. Multichannel DMA Controller for LSI-11 (MDMA.MM.V002)
Associated Computer Consultants, Santa Barbara, CA
93101
4. XQ/CP Communications Processor Software Support
Monitor Manual (XQCP.SSMM.V001)
Associated Computer Consultants, Santa Barbara, CA
93101

IF-11Q/X.25

USER'S MANUAL

CHAPTER 3 - HARDWARE INSTALLATION

CHAPTER 3

3.0 HARDWARE INSTALLATION

3.1 Shipping Checklist - The IF-11Q/X.25 distribution package consists of the following items:

- A. One MDMA Board.
- B. One XQ/CP I-Board.
- C. One XQ/CP M-Board.
- D. One XQ/CP P-Board.
- E. One Distribution Panel (RS-232C, RS-449, or MIL-STD-188-114).
- F. Three (short) flat ribbon cables to connect the boards together.
- G. Two (long) ribbon cables to connect the XQ/CP P-Board to the distribution panel.
- H. One IF-11Q/X.25 User's Manual.

3.2 Drawing Reference - When performing hardware installation, refer to the following drawings which are included in Appendix A of this manual:

<u>ACC Drawing No.</u>	<u>Title</u>
8600108	Top Assembly, IF-11Q/X.25
8300222	Cable Configuration, Null Modem

3.3 Installation Considerations - The IF-11Q/X.25 is installed in an LSI-11 processor box or expansion chassis and requires:

A. Four contiguous dual-height LSI-11 bus slots.

B. The following DC currents (Absolute MAX):

<u>DC Voltage</u>	<u>MDMA</u>	<u>I-board</u>	<u>M-board</u>	<u>P-board</u>	<u>TOTAL</u>
+ 5V	3.0A	2.72A	3.26A	2.26A	11.24
+12V	0.0A	0.0A	0.96A	0.27A	1.23

3.4 Switch and Jumper Options - All switch and jumper options have been pre-set by the factory. The default CSR address is 0776200, and the default interrupt vectors are 0140 for input and 0144 for output. Refer to the maintenance manuals or contact the factory for other configurations.

3.5 Attachment to LSI-11 System - When attaching the IF-11Q/X.25 to the LSI-11 System, the following sequence should be followed:

- A. Remove power from the entire LSI-11 system before performing the subsequent steps.
- B. Install the distribution panel at the back of the LSI-11 cabinet.
- C. Select 4 contiguous LSI-11 bus slots. All of the IF-11Q/X.25 boards provide LSI-11 bus DMA grant continuity and interrupt grant continuity. Care should be exercised to assure that grant continuities exist between the IF-11Q/X.25 and the LSI-11 processor module due to other boards and perhaps unoccupied LSI-11 Bus slots.
- D. The 4-board IF-11Q/X.25 system comes already cabled together. DO NOT DISCONNECT THE BOARDS FROM EACH OTHER.
- E. Position the connected boards over the LSI-11 Bus slots and insert each board into its bus slot.
- F. Install the Serial I/O cables between the distribution panel and the XQ/CP P-board as per the top level assembly drawing in Appendix A. Special attention should be given to Pin 1 positioning as well as Port A/Port B cable orientation.
- G. Power up the system and check all voltages.
- H. Close the processor/expansion box.
- I. Start up system.

3.6 Serial Interface Pinout - ACC drawing #8300222 (Appendix A) shows the pin layout for a null modem cable used to link together two IF-11Q/X.25 systems. Note that each IF-11Q/X.25 transmits a 9600 bps clock signal on pin 24, which can be used if an external clock is not provided. Also note that the IF-11Q/X.25 does not respond to input on pins 8 and 22 (data carrier detect and ring).

IF-11Q/X.25

USER'S MANUAL

CHAPTER 4 - HOST DEVICE DRIVER PROGRAMMING

CHAPTER 4

4.0 HOST DEVICE DRIVER PROGRAMMING

4.1 Communication Registers - The IF-11Q/X.25 and the Host Device Driver interact via a set of Hardware Communication Registers (see Tables 4-1 and 4-2). Eight registers are available to the Host Device Driver:

Receive Control and Status Register	(RCSR)
Receive Data Register	(RDR)
Receive Address Register	(RAR)
Receive Word Count Register	(RWCR)
Transmit Control and Status Register	(TCSR)
Transmit Data Register	(TDR)
Transmit Address Register	(TAR)
Transmit Word Count Register	(TWCR)

The registers of the Hardware Communication Register occupy a contiguous block of addresses on the LSI-11 BUS, starting at an address determined by switch settings on the MDMA circuit board. The register descriptions in Tables 4-1 and 4-2 are written from the point of view of the Host Device Driver. For example, the sense of read and write of the IF-11Q/X.25 RCSR and TCSR is from the LSI-11. A sample Device Driver listing is included in this manual as Appendix B.

4.2 Hardware Data Transfer - A DMA transfer is started when the device driver loads the data buffer starting address into the xAR (i.e., RAR or WAR), loads the 2's complement of the desired transfer word count into the xWCR, and sets the GO bit in the xCSR. If a matching request has been issued by the IF-11Q/X.25 software, the DMA hardware is activated and the transfer takes place.

Table 4-1 IF-11Q/X.25 RCSR (Receive Control and Status Register)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ERR	NXM	ZS3	ZS2	ZS1	ZS0	Z80	DBF	RDY	IEN	ADR	ADR		REC	REC	GO
						HALT					17	16	SIG	RES	
R	R/W	R	R	R	R	R	R	R/W	R/W	R/W	R/W	R/W	R	W	W

- BIT 0 GO The GO bit. Setting this bit clears RDY and initiates a DMA transfer from the IF-11Q/X.25 to the LSI-11 processor. Clearing this bit has no effect. GO will always read as zero.
- BIT 1 REC RESET The RECEIVE RESET bit. Setting this bit resets the receive DMA hardware. The entire IF-11Q/X.25 to LSI-11 channel is reset. Clearing this bit has no effect. This bit will always read as zero.
- BIT 2 REC SIGNAL The RECEIVE SIGNAL bit. This bit is set to one upon completion of a receive DMA data transfer. If EIN is presently set, the LSI-11 is interrupted. RECEIVE SIGNAL is cleared upon reading the RCSR by the LSI-11. This bit is read-only, and writing to this bit has no effect.
- BIT 3 UNUSED This bit is undefined and is reserved for future use. It is cleared upon system startup or reset.
- BIT 4 ADR16 This is ADDRESS BIT 16 for extended addressing operation. This bit is never modified by the IF-11Q/X.25. It is cleared upon system startup or reset.
- BIT 5 ADR17 This is ADDRESS BIT 17 for extended addressing operation. This bit is never modified by the IF-11Q/X.25. It is cleared upon system startup or reset.

Table 4-1, continued

BIT 6 IEN	The INTERRUPT ENABLE bit. The LSI-11 program sets this bit to allow the channel to request program interrupts and clears it to disallow interrupts. This channel only responds to interrupt polling cycles when this bit is on. It is cleared upon system startup or reset.
BIT 7 RDY	The READY bit. This bit is on when the channel is not in DMA mode. When the channel is ready, the Memory Address Register, the Word Count Register, and the Control and Status Register may be modified. This bit goes off when DMA mode is started by setting the GO bit. When DMA mode is active, setting this bit causes DMA to be stopped. Clearing this bit has no effect. This bit is set upon system startup or reset.
BIT 8 DBF	The DATA BUFFER FLAG bit. This bit indicates that the Receive Data Buffer contains a word and is ready to be on read. This bit is allowed to be on only when the channel is in DMA mode (RDY = 0). DATA BUFFER FLAG is cleared when the Receive Data Buffer is read.
BIT 9 Z80 HALT	The Z80-CPU HALT bit. This bit indicates the halt state of the IF-11Q/X.25 microprocessor. If the IF-11Q/X.25 is halted, this bit will read as one. Otherwise, this bit will read as zero. This is a read-only bit and writing to this bit has no effect.
BIT 10 ZS0	This is Z80 STATUS BIT 0. This bit and the following Z80 status bits are user defined status bits passed from the IF-11Q/X.25 to the LSI-11. These bits are read-only and writing to these bits has no effect.
BIT 11 ZS1	This is Z80 STATUS BIT 1. See ZS0.
BIT 12 ZS2	This is Z80 STATUS BIT 2. See ZS0.
BIT 13 ZS3	This is Z80 STATUS BIT 3. See ZS0.

Table 4-1, continued

BIT 14 NXM	The NONEXISTENT MEMORY ERROR bit. This bit being set indicates that DMA was attempted to an LSI-11 address which did not respond. This bit is set by the MDMA and is tested and reset by the LSI-11.
BIT 15 ERR	The COMPOSITE ERROR bit. This bit is the logical OR of all error bits. Currently the only defined error is NONEXISTENT MEMORY ERROR. The ERROR bit is reset by resetting all other error bits. This bit is read-only. It is cleared upon system startup or reset.

Table 4-2 IF-11Q/X.25 TCSR (Transmit Control and Status Register)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ERR	NXM	PS3	PS2	PS1	PS0		DBF	RDY	IEN	ADR	ADR	Z80	XMT	XMT	GO
										17	16	RES	SIG	RES	
R	R/W	R/W	R/W	R/W	R/W	R	R	R/W	R/W	R/W	R/W	R/W	R	W	W

BIT 0 GO	The GO bit. Setting this bit causes RDY to be reset to zero and initiates a DMA transfer from the LSI-11 processor to the IF-11Q/X.25. Clearing this bit has no effect. GO will always read as zero.
BIT 1 TRANS RESET	The TRANSMIT RESET bit. Setting this bit resets the transmit DMA hardware. The entire LSI-11 to IF-11Q/X.25 channel is reset. Clearing this bit has no effect. This bit will always read as zero.
BIT 2 TRANS SIGNAL	The TRANSMIT SIGNAL bit. This bit will always read as zero. Clearing this bit has no effect. NOTE: The host software must never set this bit.
BIT 3 Z80 RESET	The Z80 RESET bit. Setting this bit resets the Z80 hardware in the IF-11Q/X.25 and causes the Z80 CPU to restart at location zero. Clearing this bit has no effect. This bit will always read as zero.
BIT 4 ADR16	This is ADDRESS BIT 16 for extended addressing operation. It is cleared upon system startup or reset.
BIT 5 ADR17	This is ADDRESS BIT 17 for extended addressing operation. It is cleared upon system startup or reset.

Table 4-2, continued

BIT 6 IEN	The INTERRUPT ENABLE bit. The LSI-11 program sets this bit to allow the channel to request program interrupts and clears it to disallow interrupts. This channel only responds to interrupt polling cycles when this bit is on. It is cleared upon system startup or reset.
BIT 7 RDY	The READY bit. This bit has a value of one when the channel is not in DMA mode. When the channel is ready, the Memory Address Register, the Word Count Register, and the Control and Status Register may be modified. This bit is cleared when DMA mode is started by setting the GO bit. When DMA mode is active, setting RDY causes DMA to be stopped. Clearing this bit has no effect. This bit is set upon system startup or reset.
BIT 8 DBF	The DATA BUFFER FLAG bit. This bit indicates that the Transmit Data Buffer is empty and is ready to accept a new word. This bit has a value of one only when the channel is in DMA mode (RDY = 0). DATA BUFFER FLAG is cleared when the Transmit Data Buffer is written.
BIT 9 UNUSED	This bit is always read as a zero.
BIT 10 PS0	This is PROCESSOR STATUS BIT 0. This and the following processor status bits are user defined status bits passed from the LSI-11 program to the IF-11Q/X.25 program. These bits may be set or cleared as required by the LSI-11 program. It is cleared upon system startup or reset.
BIT 11 PS1	This is PROCESSOR STATUS BIT 1. See PS0.
BIT 12 PS2	This is PROCESSOR STATUS BIT 2. See PS0.
BIT 13 PS3	This is PROCESSOR STATUS BIT 3. See PS0.

Table 4-2, continued

BIT 14 NXM	The NONEXISTENT MEMORY ERROR bit. This bit has a value of one DMA was attempted to an LSI-11 address which did not respond. This bit is set by the MDMA and is tested and reset by the LSI-11 program.
BIT 15 ERR	The COMPOSITE ERROR bit. This bit is the logical OR of all error bits. Currently the only defined error is NONEXISTENT MEMORY ERROR. The ERROR bit is reset by resetting all other error bits. This bit is read-only. It is cleared upon system startup or reset.

4.3 Software Data Transfer - The IF-11Q/X.25 interface to the LSI-11 looks like two DMA 'pipes' - one to carry data into the IF-11Q/X.25 and one to carry data away from it. One of the tasks of the IF-11Q/X.25 and the host device driver in the LSI-11 is to make each physical data pipe look like several virtual half duplex paths to higher level programs. This is done by enforcing a multiplexing protocol through a series of supervisory messages associated with each transfer of user data. Thus, two types of information being passed through the pipes are distinguished: the four byte supervisory messages (which are created and read only at the executive driver level), and packets of user data. This 'user data' will be called 'data' while the virtual half-duplex data path will be referred to as a 'channel' in this chapter. See Figures 4-1 and 4-2.

INPUT STATE	READ from user	REQUEST TO SEND from remote	LOCAL ABORT from user	REMOTE ABORT from remote	ABORT ACKNOWLEDGE from remote	IO COMPLETE from hardware
0	NO ACTION	SIGNAL REQUEST TO SEND	SEND 'IO ABORT'	SEND 'ABORT ACKNOWLEDGE'	SEND 'IO ABORT'	SEND 'IO ABORT'
1	CALCULATE NB SEND 'OK TO SEND'	SEND 'IO ABORT'	SEND 'IO ABORT'	SEND 'ABORT ACKNOWLEDGE'	SEND 'IO ABORT'	SEND 'IO ABORT'
2	RETURN ERROR	CALCULATE NB SEND 'OK TO SEND'	SEND 'IO ABORT'	SEND 'ABORT ACKNOWLEDGE' SIGNAL IO COMPLETE	SEND 'IO ABORT'	SEND 'IO ABORT'
3	RETURN ERROR	SEND 'IO ABORT'	SEND 'IO ABORT'	SEND 'ABORT ACKNOWLEDGE' SIGNAL IO COMPLETE	SEND 'IO ABORT'	IF EOS OR DONE SIGNAL IO COMPLETE ELSE UPDATE NR AND ADDRESS
4	NO ACTION	NO ACTION	NO ACTION	SEND 'ABORT ACKNOWLEDGE'	NO ACTION	NO ACTION
5	RETURN ERROR	NO ACTION	NO ACTION	SEND 'ABORT ACKNOWLEDGE'	SIGNAL IO COMPLETE	NO ACTION

Figure 4-1 IF-11Q/X.25 Multiplexing Protocol Input Finite State Automation




Figure 4-2 IF-11Q/ X.25 Multiplexing Protocol Input Finite State Automation

4.3.1 Requirements Supported by the Protocol - The protocol insures that no data is transferred on a channel until symmetric requests are outstanding in the LSI-11 and the IF-11Q/X.25. It allows simultaneous requests on multiple channels, but only one request to be outstanding on an individual channel at a time. The supervisory messages encode End-of-Stream and User Subfunction information independent of the data streams.

4.3.2 Description of Message Use - Each message type and its use is described below. The messages and responses are all channel specific.

4.3.2.1 Request-to-Send Message - Whenever a write is activated, a Request-to-Send NW bytes is sent, where NW = the requested byte count. The four bit User Subfunction associated with the write request is put in the high order four bits of the message byte.

NOTE

A write is 'activated' when a Write or Write End-of-Stream request is made by an applications program, or whenever a data transfer completes which partially, but not completely, fulfills the original request. In the latter case, NW is updated to be the number of bytes from the original request which have not yet been written.

4.3.2.2 OK-to-Send Message - Whenever a read is outstanding for NR bytes (NR = the number of bytes to be read) and a Request-to-Send NW bytes message is received, an OK-to-Send NB bytes message is sent (NB = minimum {NR,NW}). The reading side always calculates NB.

NOTE

A read is 'outstanding' when a read request is made by an applications program, or if a data transfer has completed which partially, but not completely, fulfills the original request and the preceeding Data Follows message was NOT End-of-Stream. In the latter case, NR is updated to reflect the number of bytes of the original request which have not yet been read.

4.3.2.3 Data Follows and Data Follows End-of-Stream Messages - Whenever an OK-to-Send NB bytes message has been received, a Data Follows or Data Follows End-of-Stream message is sent, followed immediately by NB bytes of data. NO MESSAGE TRAFFIC OR DATA FROM ANOTHER CHANNEL MAY COME BETWEEN THE MESSAGE AND THE DATA. The Data Follows End-of-Stream message is sent if, and only if, the original Write request was End-of-Stream and NB = NW (i.e., this will be the last physical transfer to fulfill an End-of-Stream Write request).

4.3.2.4 IO Abort Message - An IO Abort message is sent under the following conditions:

1. an applications program closes a channel,
2. an applications program issues an Abort request,
3. a protocol breakdown is identified with respect to a channel.

The only exception is when an IO Abort message has previously been sent and no Abort Acknowledge message has been received.

4.3.2.5 Abort Acknowledge Message - Whenever an IO Abort message is received, an Abort Acknowledge message is returned.

4.3.3 Supervisory Message Format -

Byte 0 : (Bits 0-2) - message code
 : (Bit 3) - must be zero
 : (Bits 4-7) - user subfunction

Byte 1 : virtual channel number

Byte 2 : requested byte count (low byte)

Byte 3 : requested byte count (high byte)

4.3.4 Message Codes -

0 = OK-to-Send
1 = Request-to-Send
2 = Data Follows
3 = Data Follows End-of-Stream
4 = IO Abort
5 = Abort Acknowledge

IF-11Q/X.25

USER'S MANUAL

CHAPTER 5 - X.25 PROTOCOL PROGRAMMING

CHAPTER 5

5.0 X.25 PROTOCOL PROGRAMMING

5.1 Implementation Notes - Several design decisions were made in the implementation of the IF-11Q/X.25 which must be taken into account in application programming and network usage.

5.1.1 Frame Level Window Size - The X.25 frame level window has the value of seven and cannot be changed by the application program.

5.1.2 Packet Level Window Size - The X.25 packet level window has the value of two and cannot be changed by the application program.

5.1.3 Loop-Back Mode - The IF-11Q/X.25 Loop-Back switch can be set to any value by the application program and initially has a value of zero. A value of zero disables X.25 loop-back mode while a non-zero value enables X.25 loop-back mode. (See "Restart with diagnostic parameters", Table 5-5)

5.1.4 T1 Timer - The X.25 T1 timer can be set to any value by the application program and initially has the value of three seconds. Legal values range from 0 to 63 seconds, with a resolution of one second. Please note that a value of zero specifies no timer activity and, thus, no timer recovery will occur. (See "Restart with diagnostic parameters", Table 5-5)

5.1.5 N2 Counter - The X.25 N2 counter can be set to any value by the application program and initially has the value of twenty. Legal values range from 2 to 255. The current value remains unchanged if an illegal value is specified. (See "Restart with diagnostic parameters", Table 5-5)

5.1.6 Packet Size - The X.25 data packet size has a maximum value of one hundred twenty-eight bytes and cannot be changed by the application program.

5.2 Message Formats - The format of messages between the application program and the IF-11Q/X.25 is not the format of messages specified by CCITT for X.25 networks. The IF-11Q/X.25 system converts application program X.25 protocol requests into the format specified by CCITT. In addition, any message over 128 bytes in length will automatically be converted into multiple M-Bit packets of 128 bytes.

5.2.1 Supervisory Message Formats - All supervisory messages consist of a fixed-length header optionally followed by a variable-length data field. The header is four bytes in length. The optional data field may range from 0 to 128 bytes in length. Supervisory messages are always sent and received via logical channel zero.

5.2.1.1 Fixed Length Messages - Many supervisory messages do not require additional data beyond the header. For these messages the fourth header byte contains zero.

5.2.1.2 Variable Length Messages - Some supervisory messages require additional data beyond the header. For these messages the fourth header byte contains the count of the data bytes which immediately follow the header.

5.2.2 Data Message Formats - User data messages may range from 0 to 65535 bytes in length. Data messages are always sent and received via the logical channel number assigned when the call is established. Logical records longer than 65535 bytes are sent as multiple messages using Write Stream for all but the last message and Write Stream and End for the last message (see Sections 6.0.4.1.1 and 6.6.4.1.2).

5.2.2.1 M-Bit Packets - Any message over 128 bytes in length will automatically be converted into multiple M-Bit packets of 128 bytes. Only the last packet will reflect the M-Bit value specified by the application program, while the others will have the M-Bit set.

5.2.2.2 Q-Bit Data - User data is normally sent as non-Q-Bit data. The user can also optionally cause packets to be sent with the Q-Bit set to one. Q-Bit data is usually used at higher protocol levels to denote control data.

5.3 Message Contents - The contents of messages between the application program and the IF-11Q/X.25 are not the contents specified by CCITT recommendation X.25. The IF-11Q/X.25 system converts application program X.25 protocol request contents into those specified by CCITT. Table 3.1 details the correlation between ACC IF-11Q/X.25 commands and CCITT supervisory packet types.

5.3.1 Supervisory Message Contents - All supervisory messages have a four byte header. The first byte holds the command code from Table 5-2a. The second byte contains the full-duplex logical channel number (LCN) TIMES TWO. The third byte is used by different commands for different purposes. For several message types the third byte contains the virtual circuit number. The fourth byte contains the count of optional data bytes which follow the header and may be zero.

5.3.1.1 Network Commands - Table 5-1 describes those commands which map directly into CCITT equivalents and initiate or result from actual network activity.

5.4 IF-11Q/X.25 Subsystem Queries and Responses - The IF-11/X.25 maintains internal information pertaining to X.25 network operation. Response messages which return partial contents of this internal information may be elicited by means of query commands from Table 5-2b. Table 5-3 details the contents of the different responses. Virtual circuit or logical channel information can be obtained by means of two related commands. One (Virtual Circuit Query) takes the virtual circuit number as an index while the other (Logical Channel Query) takes the logical channel number as an index. Both commands return the same information. Frame level information can be obtained via the Frame Level Query command. IF-11Q/X.25 network errors and internal error conditions can be obtained by means of the Error Query command. Table 5-4 contains the error codes returned by the error query.

5.4.1 Data Message Contents - User data messages are transmitted and received in complete transparency. No headers are required.

5.4.1.1 Q-Bit Value Specification - The value of the X.25 Q-Bit for a message is typically controlled by a device driver subfunction value. See section 5.4.

5.4.1.2 M-Bit Stream Generation - The generation of M-Bit Packet streams is typically controlled by device driver subfunction values.

TABLE 5-1

Correlation between ACC IF-11Q/X.25 and CCITT Packet Types

<u>ACC X.25 Commands</u>	<u>CCITT Packet Types</u>
Answer	Call Accepted/Call Connected
Call	Call Request
Clear Logical Channel and Clear Virtual Circuit	Clear Confirmation or Clear Request/Clear Indication
Interrupt	Interrupt Request
Interrupt Acknowledge	Interrupt Confirmation
Ready	Receiver Ready or Receiver Not Ready
Reset	Reset Indication/Reset Request
Reset Acknowledge	Reset Confirmation
Restart	Restart Indication/Restart Request
Restart Acknowledge	Restart Confirmation
Ring	Incoming Call

TABLE 5-2a

ACC IF-11Q/X.25 Command Codes
(All values are octal)

Code	Command
003	Answer
000	Call
004	Clear Logical Channel to X.25 Network
002	Clear Virtual Circuit from X.25 Network
042	Interrupt
045	Interrupt Acknowledge (Response Only)
043	Ready
040	Reset
041	Reset Acknowledge
100	Restart
101	Restart Acknowledge
001	Ring from X.25 Network

TABLE 5-2b

ACC IF-11Q/X.25 Diagnostic Query/Response Codes
(All values are octal)

Code	Command/Response
207	Error Query to IF-11Q/X.25
206	Error Response from IF-11Q/X.25
213	Frame Query to IF-11Q/X.25
212	Frame Response from IF-11Q/X.25
203	Logical Channel Query to IF-11Q/X.25
202	Logical Channel Response from IF-11Q/X.25
201	Virtual Circuit Query to IF-11Q/X.25
200	Virtual Circuit Response from IF-11Q/X.25

TABLE 5-3

ACC IF-11Q/X.25 Response Message Contents
(All values are octal)

VIRTUAL CIRCUIT TABLE RESPONSE:

Offset	Contents
0:	response type (200)
1:	virtual circuit number
2:	zero
3:	response length (32)
4:	if non-zero, logical channel is active
5:	logical channel number
6:	p(s) for receive side
7:	p(r) for receive side
10:	receive window
11:	receive flags
12:	p(s) for transmit side
13:	p(r) for transmit side
14:	transmit window
15:	transmit flags
16-17:	addr of first packet on queue to frame level
20-21:	addr of last packet on queue to frame level
22:	state of virtual circuit
23:	state of output side of logical channel (from host)
24:	state of input side of logical channel (to host)
25:	virtual circuit number
26:	flags for virtual circuit
27-30:	address of first buffer on queue to host
31-32:	address of last buffer on queue to host
35-34:	address of current input buffer (to host)
35-36:	address of current output buffer (from host)

LOGICAL CHANNEL TABLE RESPONSE:

Offset	Contents
0:	response type (202)
1:	logical channel number
2:	zero
5-36:	same as virtual circuit table response

TABLE 5-3 (continued)

ERROR RESPONSE:

Offset	Contents
0:	response type (206)
1:	zero
2:	zero
3:	response length
4:	index of next entry in error table
5:	index of last used entry in error table
6:	count of errors encountered
7-n:	error table: 4 bytes per entry. Each entry has the form:
	0: error number - see Table 5-4
	1: -Reserved-
	2-3: PC at error

LAP FRAME RESPONSE:

(NOTE: These offsets are guaranteed to change from one release to the next)

Offset	Contents
0:	Response type (212)
1:	Zero
2:	Zero
3:	Response length
4-5:	-Reserved-
6:	Frame Level State
	0 - initial state
	1 - UA/SARM wait
	2 - UA wait
	3 - Ready
7-41:	-Reserved-
42:	SARM sent count
43:	SARM received count
44:	DISC sent count
45:	DISC received count
46:	CMDR sent count
47:	CMDR received count
50:	REJ sent count
51:	REJ received count
52:	RNR sent count
53:	RNR received count

TABLE 5-3 (continued)

LAPB FRAME RESPONSE:

Offset	Contents
0:	response type (212)
1-2:	zero
3:	response length
4:	Carrier Detect flag (non-zero if carrier detect is on)
10:	Frame Level State:
	0 - initial state
	1 - UA/SABM wait
	2 - UA/DISC wait
	3 - Ready
14:	T1 timer value
16:	N2 counter value
17:	SABM sent count
20:	SABM received count
21:	DISC sent count
22:	DISC received count
23:	CMDR sent count
24:	CMDR received count
25:	REJ sent count
26:	REJ received count
27:	RNR sent count
30:	RNR received count
31:	count of frames received with bad CRCs
32:	count of badly formed frames received

TABLE 5-4

ACC IF-11Q/X.25 Error Response Error Codes
(all values are octal)

NOTE

The error codes are the lower six bits of each entry. The high order bits are used internally and should be masked off to yield the error codes listed below.

Code	Description
4	- Frame level attempted to retransmit a non-existent frame
5	- CMDR received by frame level
6	- Frame level found itself in an undefined state
7	- Attempt to send call-accepted packet from the wrong state
10	- Attempt to send call-request packet on an active logical channel
11	- Attempt to send clear-confirm packet from the wrong state
12	- Attempt to send data packet on virtual circuit zero
13	- Attempt to send data packet from wrong state
14	- Attempt to send interrupt packet from wrong state
15	- Attempt to send interrupt-confirm packet from wrong state
16	- Attempt to send reset-confirm packet from wrong state
17	- Attempt to send RR or RNR packet from wrong state
20	- Packet level was requested to transmit a poorly-formed packet
21	- Packet level was given a packet for an invalid logical channel number
22	- A packet from the DCE had an invalid p(s)
23	- Invalid packet received while in state p1
25	- Invalid packet received while in state p2
26	- Invalid packet received while in state p3
27	- Invalid packet received while in state p5
30	- Invalid packet received while in state p6
31	- Invalid packet received while in state p7
32	- Invalid packet received while in state d1
33	- Invalid packet received while in state d2
34	- Invalid packet received while in state d3
35	- Illegible packet received from DCE
36	- A virtual circuit was found to be in an undefined state

TABLE 5-4 (continued)

Code	Description
41	- A packet from the DCE contained an invalid p(r)
43	- Free list exhausted
44	- The buffer monitor was unable to account for all buffers
45	- A transfer to or from the host failed
46	- A write completed on a logical unit assigned for reading
47	- The output side of a logical channel was in an undefined state
50	- A read completed on a logical unit assigned for writing
51	- The input side of a logical channel was in an undefined state
52	- I/O was attempted to an inactive logical unit
53	- Invalid supervisory command received while in data xfer state
54	- Invalid supervisory command received while in answer-wait state
55	- Invalid supervisory command received while in call-wait state
56	- Invalid supervisory command received while in idle state
57	- A virtual circuit was found to be in an undefined state
60	- Attempt to reassign an active logical unit number
61	- NCP received an undefined command
62	- A supervisory command specified an invalid virtual circuit number

TABLE 5-5
ACC IF-11/K.25 Command Formats




TABLE 5-5 (continued)





TABLE 5-5 (continued)

CODE	= RESET, INTERRUPT
LCN	
REASON	
0	

CODE	= RESET ACKNOWLEDGE , LOGICAL CHANNEL QUERY
LCN	
—	
0	

CODE	= READY
LCN	
0 → RNR	
≠ 0 → RR	
0	

CODE	= RESTART, RESTART ACKNOWLEDGE, FRAME QUERY, ERROR QUERY
—	
—	
0	

CODE	= RESTART (with DIAGNOSTIC PARAMETERS)
—	
—	
LENGTH	NOTE - MUST BE 3
LOOPBACK	
T1	
N2	

TABLE 5-5 (continued)

CODE
VCN
—
0

= VIRTUAL CIRCUIT QUERY

CODE
—
—
COUNT
DATA

= ERROR RESPONSE,
FRAME RESPONSE,
LOGICAL CHANNEL RESPONSE,
VIRTUAL CIRCUIT RESPONSE

IF-11Q/X.25

USER'S MANUAL


CHAPTER 6 - MICRODIAGNOSTICS

CHAPTER 6

6.0 MICRODIAGNOSTICS

6.1 Introduction - The IF-11Q/X.25 microdiagnostics perform subsystem integrity tests upon power-on reset and display the results in a bank of eight LEDs which are clearly visible without removing any boards or cables. This display provides quick visual verification of SYSTEM operational readiness. Detected errors, if determined by the operator to be inconsequential, can be defeated by means of hardware switches. If any errors are detected (and have not been defeated by the operator) then processing halts with the error status displayed in the LEDs. The operator must cycle power down and back up to re-run the microdiagnostics after correcting the problem or electing to ignore the error by means of the defeat switches. If no errors are detected (or all which are detected have been defeated) then processing continues in the X.25 protocol code. Note that the X.25 protocol code idle loop "spins the lights" as a system load indication where a heavy traffic load will slow the "spin" rate.

6.2 Display LEDs - The indicator LEDs are located on the XQ/CP P-board. The significance of each LED is as follows:



Upon power-on reset, all of the display LEDs are turned off and testing begins. All tests are run to completion and then the various error statuses are displayed along with the ALL TESTS COMPLETE indication.

6.3 Error Defeat Switches - Hardware initialization errors can be ignored by means of a bank of DIP switches also located on the XQ/CP P-Board. In order to defeat each detected error (as represented by a lit LED), it is necessary to turn on (or close) the corresponding switch. Each and every error must be defeated for processing to continue into the X.25 protocol code. On the other hand, processing will not continue if a switch is set for which there is no corresponding error. In addition, the high order switch, which corresponds with the ALL TESTS DONE condition and is not an error, should be left off (or open) even though the LED is lit.


IF-11Q/X.25

USER'S MANUAL

APPENDIX A - DRAWINGS

8600108

8600108



NOTE: UNLESS OTHERWISE SPECIFIED, EQUIPMENT SIZE SHALL BE USED.

8	1	8600000	REAR PANEL, 1/2\"/>
9	1	8600001	REAR PANEL, 1/2\"/>
10	1	8600002	REAR PANEL, 1/2\"/>
11	1	8600003	REAR PANEL, 1/2\"/>
12	1	8600004	REAR PANEL, 1/2\"/>
13	1	8600005	REAR PANEL, 1/2\"/>
14	1	8600006	REAR PANEL, 1/2\"/>
15	1	8600007	REAR PANEL, 1/2\"/>
16	1	8600008	REAR PANEL, 1/2\"/>
17	1	8600009	REAR PANEL, 1/2\"/>
18	1	8600010	REAR PANEL, 1/2\"/>
19	1	8600011	REAR PANEL, 1/2\"/>
20	1	8600012	REAR PANEL, 1/2\"/>
21	1	8600013	REAR PANEL, 1/2\"/>
22	1	8600014	REAR PANEL, 1/2\"/>
23	1	8600015	REAR PANEL, 1/2\"/>
24	1	8600016	REAR PANEL, 1/2\"/>
25	1	8600017	REAR PANEL, 1/2\"/>
26	1	8600018	REAR PANEL, 1/2\"/>
27	1	8600019	REAR PANEL, 1/2\"/>
28	1	8600020	REAR PANEL, 1/2\"/>
29	1	8600021	REAR PANEL, 1/2\"/>
30	1	8600022	REAR PANEL, 1/2\"/>
31	1	8600023	REAR PANEL, 1/2\"/>
32	1	8600024	REAR PANEL, 1/2\"/>
33	1	8600025	REAR PANEL, 1/2\"/>
34	1	8600026	REAR PANEL, 1/2\"/>
35	1	8600027	REAR PANEL, 1/2\"/>
36	1	8600028	REAR PANEL, 1/2\"/>
37	1	8600029	REAR PANEL, 1/2\"/>
38	1	8600030	REAR PANEL, 1/2\"/>
39	1	8600031	REAR PANEL, 1/2\"/>
40	1	8600032	REAR PANEL, 1/2\"/>
41	1	8600033	REAR PANEL, 1/2\"/>
42	1	8600034	REAR PANEL, 1/2\"/>
43	1	8600035	REAR PANEL, 1/2\"/>
44	1	8600036	REAR PANEL, 1/2\"/>
45	1	8600037	REAR PANEL, 1/2\"/>
46	1	8600038	REAR PANEL, 1/2\"/>
47	1	8600039	REAR PANEL, 1/2\"/>
48	1	8600040	REAR PANEL, 1/2\"/>
49	1	8600041	REAR PANEL, 1/2\"/>
50	1	8600042	REAR PANEL, 1/2\"/>
51	1	8600043	REAR PANEL, 1/2\"/>
52	1	8600044	REAR PANEL, 1/2\"/>
53	1	8600045	REAR PANEL, 1/2\"/>
54	1	8600046	REAR PANEL, 1/2\"/>
55	1	8600047	REAR PANEL, 1/2\"/>
56	1	8600048	REAR PANEL, 1/2\"/>
57	1	8600049	REAR PANEL, 1/2\"/>
58	1	8600050	REAR PANEL, 1/2\"/>
59	1	8600051	REAR PANEL, 1/2\"/>
60	1	8600052	REAR PANEL, 1/2\"/>
61	1	8600053	REAR PANEL, 1/2\"/>
62	1	8600054	REAR PANEL, 1/2\"/>
63	1	8600055	REAR PANEL, 1/2\"/>
64	1	8600056	REAR PANEL, 1/2\"/>
65	1	8600057	REAR PANEL, 1/2\"/>
66	1	8600058	REAR PANEL, 1/2\"/>
67	1	8600059	REAR PANEL, 1/2\"/>
68	1	8600060	REAR PANEL, 1/2\"/>
69	1	8600061	REAR PANEL, 1/2\"/>
70	1	8600062	REAR PANEL, 1/2\"/>
71	1	8600063	REAR PANEL, 1/2\"/>
72	1	8600064	REAR PANEL, 1/2\"/>
73	1	8600065	REAR PANEL, 1/2\"/>
74	1	8600066	REAR PANEL, 1/2\"/>
75	1	8600067	REAR PANEL, 1/2\"/>
76	1	8600068	REAR PANEL, 1/2\"/>
77	1	8600069	REAR PANEL, 1/2\"/>
78	1	8600070	REAR PANEL, 1/2\"/>
79	1	8600071	REAR PANEL, 1/2\"/>
80	1	8600072	REAR PANEL, 1/2\"/>
81	1	8600073	REAR PANEL, 1/2\"/>
82	1	8600074	REAR PANEL, 1/2\"/>
83	1	8600075	REAR PANEL, 1/2\"/>
84	1	8600076	REAR PANEL, 1/2\"/>
85	1	8600077	REAR PANEL, 1/2\"/>
86	1	8600078	REAR PANEL, 1/2\"/>
87	1	8600079	REAR PANEL, 1/2\"/>
88	1	8600080	REAR PANEL, 1/2\"/>
89	1	8600081	REAR PANEL, 1/2\"/>
90	1	8600082	REAR PANEL, 1/2\"/>
91	1	8600083	REAR PANEL, 1/2\"/>
92	1	8600084	REAR PANEL, 1/2\"/>
93	1	8600085	REAR PANEL, 1/2\"/>
94	1	8600086	REAR PANEL, 1/2\"/>
95	1	8600087	REAR PANEL, 1/2\"/>
96	1	8600088	REAR PANEL, 1/2\"/>
97	1	8600089	REAR PANEL, 1/2\"/>
98	1	8600090	REAR PANEL, 1/2\"/>
99	1	8600091	REAR PANEL, 1/2\"/>
100	1	8600092	REAR PANEL, 1/2\"/>

NOT INDICATED FOR 1/2\"/>

SHOCK CONNECTOR

IF-11Q/X.25

USER'S MANUAL

APPENDIX B - SAMPLE DEVICE DRIVER LISTING

B-1

expnd.lst

Wed Aug 25 16:22:50 1982

7

193 56
194 57
195

of XDT breakpoints for driver debugging.

```

195  RSXMC  MACRO V04.00  25-AUG-82 17:30:56 PAGE 4-1
196
197
198  58      dvlp.def      Select the exclusion of hardware reset at driver load
199  59                      time so as to retain RAM-based development code.
200  60
201  61      Assembly Command Line:
202  62          MAC>UNDRV,UNDRV/-SP={1,1}EXEMC/ML,{1,54}RSXMC,{100,100}UNDRV
203  63
204  64      Task Build Command Line:
205  65          TKB>UNDRV/-HD/-MM,UNDRV/-SP/CR,UNDRV=UNDRV
206  66          TKB>{1,54}RSXLM.STB/SS,{1,1}EXELIB/LB
207  67          TKB>/
208  68          TKB>STACK=0
209  69          TKB>PAR=DRVPAR:120000:10000
210  70          TKB>//
211  71
212  72      .endr
213  73      .sbtcl | Definitions
214  74      .title Macros
215  75      .sbtcl |      Macros
216

```


B-4

```

267 DEC DEVICE DRIVER INFORMATION MACRO V04.00 25-AUG-82 17:30:56 PNJZ 6
268 1
269 DEC DEVICE DRIVER INFORMATION
270
271 1
272 2
273 3
274 4 000000
275 5 000000
276 6 000000
277 7 000000
278 8 000000
279 9
280 10
281 11
282 12 000000
283 13
284 14
285 15
286 16 000000
287 17
288 18
289 19
290 20 000002
291 21 000002 001312*
292 22 000004 001630*
293 23 000006 001644*
294 24 000010 001176*
295 25
296 26

; DEC Device Driver Macros
.mcall abodf$, hndf$, pktdf$, tcbdf$, devdf$
abodf$
hndf$
pktdf$
tcbdf$
devdf$

; UCB address for controller
cntrl: .blkw 1

; defined for loadable driver
ldsun = 0;

; drive dispatch table (DOT)
Suntbl::
.word unini ; QIO Request Entry
.word uncan ; I/O Kill Entry
.word untmo ; Device Time-Out Entry
.word unpwf ; Driver Load Entry

.title ACC Device Driver Information

```

```

296 ACC DEVICE DRIVER INFORMATION MACRO V04.00 25-AUG-82 17:30:56 PAGE 7
297 |
298 ACC DEVICE DRIVER INFORMATION
299 |
300 |
301 |
302 |
303 |
304 |
305 |
306 |
307 |
308 |
309 |
310 |
311 |
312 |
313 |
314 |
315 |
316 |
317 |
318 |
319 |
320 |
321 |
322 |
323 |
324 |
325 |

        .sbtcl |
        ; RSX-11M I/O Packet Definitions Required by SGTPTK Circumvention
        ;
        i..buf = i.prm; /* First Word of Buffer Address Double-word */
        i..cnt = i.prm+4; /* Data Buffer Byte Count */
        i..chn = i.prm+6; /* RSX-11M Full-Duplex Channel Number */
        i..xfr = i.prm+10; /* Here for xfer requests, -2 for con/dsc */
        ;
        ; RSX-11M QIO Subfunction Definitions
        ;
        sf.str = 2; /* Stream Subfunction Flag */
        sf.end = 4; /* End Subfunction Flag */
        ;
        ; RSX-11M QIO Function : Definitions
        ;
        io.con = 3000; /* Connect to Data Path */
        io.dsc = 3400; /* Disconnect Data Path */
        io.dbr = 4000; /* Debug Read */
        io.dfw = 4400; /* Debug Write */
        ;
        .sbtcl |
        .title Non-Pool Data Base Definitions
        .sbtcl |
        ACC Non-Pool Device Driver Data Base Definitions

```


349 NON-POOL DATA BASE DEFINITIONS MACRO V04.00 25-AUG-82 17:30:56 PAGE 9
350 |
351 |
352 |
353 |
354 |
355 |
356 |
357 |
358 |
359 |
360 |
361 |
362 |
363 |
364 |
365 |
366 |
367 |
368 |
369 |
370 |
371 |
372 |
373 |
374 |
375 |
376 |
377 |
378 |
379 |
380 |
381 |
382 |
383 |
384 |
385 |
386 |
387 |
388 |

```

.abttl |
unpct = 33; /* Format Definitions
           count of full-duplex data paths */
cgsz = 6*2*unpct; /* byte count of message circle queue */

; Channel Block Entry Definitions.
;
;
; Each Channel Block relates RSX-11M QIOs to XQ/CP data paths.
; Two half-duplex XQ/CP channels are paired to produce each full-duplex
; RSX-11M channel.
; The Task TCB address is used for channel allocation. No task may
; diddle a channel to which it has not connected. (A horrible exception
; is the "Debug Channel" which is first-come/first-served).
; The TNG word contains a prototype header for protocol messages for
; the channel. It contains the Read LCN, Debug Channel Flag, Message
; type code, and the user subfunction bits from the last RTS received.
; The Read byte count is copied out of the I/O packet to allow
; the received byte count to be summed there.
; The RTS byte count is used for byte count arbitration.
; The Read-Status-Word and Write-Status-Word contain the address
; of the state sub-table for the channel.
; Read and Write QIO Queue Headers implement a queue for multiple
; QIO requests. While the requests are handled sequentially and in
; the order in which they are received, the capability exists to start
; a new I/O without going all the way back up to the controlling task.

; .macro cbe
;
;      asect 0; /* Each Channel Block Entry has this format */
;      word c...tcb; /* TCB Address */
;      word c...tag; /* Prototype Protocol Header */
;      word c...rts; /* RTS Byte Count */
;      word c...fsw; /* Read Status Word */
;      word c...grd, 2; /* Read QIO Queue Header */
;      word c...wsw; /* Write Status Word */
;      word c...qwr, 2; /* Write QIO Queue Header */
;
; .endm

```

1	191	;
2	192	;
3	193	;
4	194	;
5	195	;
6	196	;
7	197	;
8	000012	000000
9	000014	000000
10	000016	000000
11	000020	000000
12	000022	000000
13	000024	000000
14	000026	000000
15	000030	000000
16	000032	
17	000041	
18		
19		
20		
21		
22	001154	
23		
24		
25		
416		


```

473 XQ/CP REGISTER DEFINITIONS      MACRO V04.00 25-AUG-82 17:30:56 PAGE 12
474 | ACC XQ/CP REGISTER DEFINITIONS
475 |
476 | 1
477 | 2
478 | 3
479 | 4
480 | 5
481 | 6
482 | 7
483 | 8
484 | 9
485 | 10
486 | 11
487 | 12
488 | 13
489 | 14
490 | 15
491 | 16
492 | 17
493 | 18
494 | 19
495 | 20
496 | 21
497 | 22
498 | 23
499 | 24
500 | 25
501 | 26
502 |

; Finite State Automaton Event Code Numbers
;
READ = 0; /* Read Request */
CTS = 1; /* Clear-to-Send */

WRITE = 0; /* Write Request */
RTS = 1; /* Request-to-Send */

LABORT = 2; /* Local Abort */
RABORT = 3; /* Remote Abort */
ABACK = 4; /* Abort ACK */
MORE = 5; /* More Data to come */
IOC = 6; /* I/O Completion and/or End-of-Stream */

XMTCHD = 0; /* Send RTS, CTS, etc. */
XMTDUE = 1; /* Send some flavor of a DATA FOLLOWS message */
XMTIOC = 2; /* I/O Completion Event

RCVCHD = 0; /* Received RTS, CTS, etc. */
RCVDUE = 1; /* Received some flavor of DATA FOLLOWS */

.sbtll |
.title Device Driver Major Routines
.sbtll | RSX-11M Device Driver Major Routines

```



```

502 DEVICE DRIVER MAJOR ROUTINES MACRO V04.00 25-AUG-82 17:30:56 PAGE 13
503 POWER-FAIL / DRIVER LOAD
504
505 .sbtcl | Power-Fail / Driver Load
506 |
507 | This routine is called upon device driver load.
508 | Thus, it is a handy place to put a breakpoint for debugging.
509 | Also, general device initialization.
510 |
511 | Entry: R3 = controller index
512 | R4 ->SCB
513 | R5 ->UCB
514 |
515 | unpf:
516 | Allow other driver breakpoints to be set at load time
517 | .lif df DEBUG BPT
518 |
519 | Buy blocks from executive pool, but just once.
520 | tst un0tbl-2
521 | bne 30$ ; (already allocated)
522 | jar pc,setup ; setup pool blocks
523 | 30$:
524 |
525 | clear channel blocks.
526 | mov #initcb,r3 ; R3 ->Channel Block Initialization Routine
527 | jsr pc,do4all ; Init all channel blocks
528 |
529 | flag debug channel block
530 | bis #p.debug,dbgcbtc..tag
531 |
532 | Init RSTATE & XSTATE
533 | mov #rcmd,rstate ; rstate is address of state subtable
534 | mov #midle,xstate ; xstate is address of state subtable
535 |
536 | Reset hardware Pipes and Processor
537 | bis #RRESET,KCSR
538 | bis #KRESET1X280,KCSR
539 |
540 | Enable Interrupts
541 | bis #RIEN,KCSR
542 | bis #XIEN,KCSR
543 |
544 | Issue first read
545 | mov #4,r0 ; R0 = Byte Count
546 | jsr pc,setup ; R1 ->Receive Block
547 | clc r2 ; R2 = extenode address bits
548 | jar pc,rcv
549 | rts pc
550 |
551 | .sbtcl | I/O Packet Process:jar
552 | .sbtcl |
553 |

```

553 DEVICE DRIVER MAJOR ROUTINES MACRO V04.00 25-AUG-82 17:30:56 PAGE 14
554 | ENTRY AND VALIDATION

```

555 |
556 | .sbtcl |
557 | ;
558 | ; Here upon QIO
559 | ;
560 | ;
561 | ; Accept a QIO request and dispatch processing for it.
562 | ; NOTE: This is very different from the usual device driver handling.
563 | ;
564 | ; Entry:
565 | ; R1 -> I/O Packet
566 | ; R4 -> SCB
567 | ; R5 -> UCB
568 | ;
569 | ;
570 | ;
571 | ;
572 | ;
573 | ;
574 | ;
575 | ;
576 | ;
577 | ;
578 | ;
579 | ;
580 | ;
581 | ;
582 | ;
583 | ;
584 | ;
585 | ;
586 | ;
587 | ;

```

unint:

```

553 | mov i.fcn(r1),r0 ; get the QIO Function Code from the I/O Packet
554 | bicb r0,r0 ; (drop subfunction bits for dispatch compare)
555 | dispatch IO.CON,10$
556 | dispatch IO.DSC,20$
557 | dispatch IO.DBR,30$
558 | dispatch IO.RLB,31$
559 | cmp #IO.RLB,r0
560 | dispatch IO.DBR,40$
561 | dispatch IO.WLB,41$
562 | cmp #IO.WLB,r0
563 | ;
564 | ; Invalid Request (includes RSX ATTACH and DETACH)
565 | ;
566 | ;
567 | ;
568 | ;
569 | ;
570 | ;
571 | ;
572 | ;
573 | ;
574 | ;
575 | ;
576 | ;
577 | ;
578 | ;
579 | ;
580 | ;
581 | ;
582 | ;
583 | ;
584 | ;
585 | ;
586 | ;
587 | ;

```

9\$; mov #IE.IPC,77,r0 ; INVALID FUNCTION CODE
br 90\$; call \$iofin and return

.sbtcl |
.sbtcl | Non-Transfer Requests

```

587 DEVICE DRIVER MAJOR ROUTINES      MACRO V04.00  25-AUG-82 17:30:56 PAGE 15
588 |                                CONNECT REQUEST
589 |                                .sbtll |
590 |                                |
591 |                                | Provide single-access functionality lost in making the unit selection
592 |                                | a parameter of the QIO request.
593 |                                |
594 |                                | Entry:
595 |                                | R1 ->I/O Packet
596 |                                | R4 ->SCB
597 |                                | R5 ->UCB
598 |                                |
599 |                                | I/O$:
600 |                                |
601 |                                | jsr pc.setqrc ; R2 ->Channel Block
602 |                                | bcs 90$
603 |                                | bne.DMA6377,r0 ; presume DEVICE ALREADY ATTACHED
604 |                                | tst c..tcb(r2) ; if already allocated . . .
605 |                                | bne 90$ ; user wins error
606 |                                | mov l.tcb(r1),c..tcb(r2); else plug tcb address
607 |                                | br 80$ ; and return with success code
608 |                                |
609 |                                |
610 |                                |
611 |                                |
612 |                                |
613 |                                |
614 |                                |
615 |                                |
616 |                                |
617 |                                |
618 |                                |
619 |                                |
620 |                                |
621 |                                |
622 |                                |
623 |                                |
624 |                                |
625 |                                |
626 |                                |
627 |                                |
628 |                                |
629 |                                |
630 |                                |
631 |                                |

```


686 DEVICE DRIVER MAJOR ROUTINES MACRO V04.00 25-AUG-82 17:30:56 PAGE 17
687 1 DEBUG WRITE REQUEST

```

688      .sbtcl 1
689      ;
690      ;
691      ; Entry:
692      ; R1 -> I/O Packet
693      ; R4 -> SCB
694      ; R5 -> UCB
695      ;
696      40$:
697      jsr pc, setdrc
698      bcs 90$
699      br 45$
700
701      ; R2 -> Debug Channel Block
702      ; use common error exit
703      ; merge with common Write code
704
705      ;
706      ;
707      ;
708      ;
709      ;
710      ;
711      ;
712      ;
713      ;
714      ;
715      ;
716      ;
717      ;
718      ;
719      ;
720      ;
721      ;
722      ;
723      ;
724      ;
725      ;
726      ;
727      ;
728      ;
729      ;
730      ;
731      ;
732      ;
733      ;
734      ;
735      ;
736      ;
737      ;
738      ;
739      ;
740      ;
741      ;
742      ;

```

Write Request

```

705      .sbtcl 1
706      ;
707      ; Entry:
708      ; R1 -> I/O Packet
709      ; R4 -> SCB
710      ; R5 -> UCB
711      ;
712      41$:
713      jsr pc, setdrc
714      bcs 90$
715      br 45$
716
717      ; R2 -> Channel Block
718      ; Error code in R0
719      ; (fall into 45$)
720
721      ;
722      ;
723      ;
724      ;
725      ;
726      ;
727      ;
728      ;
729      ;
730      ;
731      ;
732      ;
733      ;
734      ;
735      ;
736      ;
737      ;
738      ;
739      ;
740      ;
741      ;
742      ;

```

Common Write Request Code

```

705      ; Common Write Request Code
706      ;
707      ; R1 -> I/O Packet
708      ; R2 -> Channel Block
709      ; R4 -> SCB
710      ; R5 -> UCB
711      ;
712      45$:
713      ; add I/O Packet to write queue for this channel
714      mov r2, r0
715      add pc, qwr, r0
716      mov r2, -(sp)
717      CALL SQINSP
718      JSR PC, SQINSP
719      mov (sp), r2
720
721      ; Declare Write Request Event for this channel
722      mov c.wreq(r2), r0
723      mov hwRITE, r1
724      jsr pc, fca
725      mov r0, c.wreq(r2)
726
727      br 100$
728      ; toffn called at completion time, not now.
729
730      ;
731      ;
732      ;
733      ;
734      ;
735      ;
736      ;
737      ;
738      ;
739      ;
740      ;
741      ;
742      ;

```

```

742 DEVICE DRIVER MAJOR ROUTINES MACRO V04.00 25-AUG-82 17:30:56 PAGE 18
743 | COMMON QIO REQUEST EXIT CODE
744 |
745 | .sbtcl | Common QIO Request Exit Code
746 | ;
747 | ; Return Success Code
748 | ;
749 | 80$:
750 | 5 001612 012700 000001
751 | 7 mov #1,r0
752 | 8 br 90$
753 | 9 ; (fall into 90$)
754 | 10
755 | 11
756 | 12
757 | 13
758 | 14
759 | 15 001616
760 | 16 001616 010103
761 | 17 001620 005001
762 | 18 001622
763 | 19 001622 004767 000000
764 | 20
765 | 21
766 | 22
767 | 23
768 | 24 001626 000207
769 | 25
770 | 26
771 |
772 | .sbtcl |

```

```

; Call $IOFIN
;
90$:
mov r1,r1
clr r1
CALL $IOFIN
JSR PC,$IOFIN
br 100$
; (fall into 100$)
;
; QIO Request Routine Exit
;
100$: rts pc
.sbtcl |

```

```

; RJ->I/O Packet addr
; byte count (=0 for error)
; (fall into 90$)
; (fall into 100$)

```



```

806 XQ/CP FSA      MACRO V04.00 25-AUG-82 17:30:56 PAGE 20
807 |             FINITE STATE AUTOMATON STATE TRANSITION DRIVER
808 |
809 |             .sbt1 |             Finite State Automaton State Transition Driver
810 |             .sbt1 |             fsa - execute state routine indexed by event
811 |             ;
812 |             ;
813 |             ; Entry:
814 |             ;             R0 -> State Transition Subtable
815 |             ;             R1 = Event Code Number
816 |             ;
817 |             ; Exit:
818 |             ;             R0 -> New State Transition Subtable
819 |             ;
820 |             fsa:
821 |             ; Preserve registers
822 |             mov     r5,-(sp)
823 |             mov     r4,-(sp)
824 |             mov     r3,-(sp)
825 |             mov     r2,-(sp)
826 |             ; Convert event code to routine address pointer
827 |             add     r1,r1
828 |             add     r1,r1
829 |             ; service the event
830 |             mov     (r0)+,-(sp)
831 |             jar     pc,(R0)+
832 |             mov     (sp)+,r0
833 |             ; Save new state value
834 |             ; call routine
835 |             ; return new state value
836 |             ; Restore caller's registers
837 |             mov     (sp)+,r2
838 |             mov     (sp)+,r3
839 |             mov     (sp)+,r4
840 |             mov     (sp)+,r5
841 |             ignore: rta     pc

```



```

841 NO/CP FSA      MACRO V04.00  25-AUG-82 17:30:56 PAGE 21
842 | READ STATE TABLES
843 |
844 | 1
845 | 2
846 | 3 001704 001774' 002154'
847 | 4 001710 001740' 002170'
848 | 5 001714 002064' 002552'
849 | 6 001720 001704' 002570'
850 | 7 001724 002064' 002552'
851 | 8 001730 000001 003132'
852 | 9 001734 000002 005132'
853 | 10
854 | 11
855 | 12 001740 002030' 002224'
856 | 13 001744 002064' 002552'
857 | 14 001750 002120' 002552'
858 | 15 001754 001704' 002570'
859 | 16 001760 002064' 002552'
860 | 17 001764 000003 005132'
861 | 18 001770 000004 005132'
862 | 19
863 | 20
864 | 21 001774 001774' 001702'
865 | 22 002000 002030' 002270'
866 | 23 002004 002120' 002552'
867 | 24 002010 001704' 002522'
868 | 25 002014 002120' 002552'
869 | 26 002020 000005 005132'
870 | 27 002024 000006 005132'
871 | 28
872 | 29
873 | 30 002030 002030' 001702'
874 | 31 002034 002120' 002552'
875 | 32 002040 002120' 002552'
876 | 33 002044 001704' 002522'
877 | 34 002050 002120' 002552'
878 | 35 002054 001774' 002352'
879 | 36 002060 001704' 002404'
880 | 37
881 | 38
882 | 39 002064 002120' 001702'
883 | 40 002070 002064' 001702'
884 | 41 002074 002120' 001702'
885 | 42 002100 002064' 002570'
886 | 43 002104 001704' 001702'
887 | 44 002110 002064' 001702'
888 | 45 002114 002064' 001702'
889 | 46
890 | 47
891 | 48 002120 002120' 001702'
892 | 49 002124 002120' 001702'
893 | 50 002130 002120' 001702'
894 | 51 002134 002120' 002570'
895 | 52 002140 001704' 002540'
896 | 53 002144 002120' 001702'
897 | 54 002150 002120' 001702'
898 | 55

```

.subttl | Read State Tables
 | (Wait for Read or RTS)
 rdidle: .word rtswait, idlrtd
 .word rdapn, idlrtd
 .word rdidle, rdsaba
 .word rdapn, rdsaba
 .word 1, die
 .word 2, die

 | (Read Wait)
 rdwait: .word rdlop, gotrd
 .word rdapn, rdsabo
 .word rdidle, rdsaba
 .word rdapn, rdsabo
 .word 3, die
 .word 4, die

 | (RTS Wait)
 RTSwait: .word rtswait, ignore
 .word rdlop, gotrts
 .word rdapn, rdsabo
 .word rdidle, rdabort
 .word rdapn, rdsabo
 .word 5, die
 .word 6, die

 | (Read I/O in Progress)
 rdlop: .word rdlop, ignore
 .word rdapn, rdsabo
 .word rdapn, rdsabo
 .word rdidle, rdabort
 .word rdapn, rdsabo
 .word RTSwait, rmore
 .word rdidle, rloc

 | (Read Abort Pending, No Signal)
 rdapn: .word rdapn, ignore
 .word rdapn, ignore
 .word rdapn, ignore
 .word rdapn, rdsaba
 .word rdidle, ignore
 .word rdapn, ignore
 .word rdapn, ignore

 | (Read Abort Pending and Signal)
 rdapn: .word rdapn, ignore
 .word rdapn, ignore
 .word rdapn, ignore
 .word rdapn, rdsaba
 .word rdidle, ignore
 .word rdapn, ignore
 .word rdapn, ignore

;*READ
 ;*RTS
 ; LOCAL ABORT
 ; REMOTE ABORT
 ; ABORT ACK
 ; MORE
 ; IOC

 ;*READ
 ;*RTS
 ; LOCAL ABORT
 ; REMOTE ABORT
 ; ABORT ACK
 ; MORE
 ; IOC

 ;*READ
 ;*RTS
 ; LOCAL ABORT
 ; REMOTE ABORT
 ; ABORT ACK
 ; MORE
 ; IOC

 ;*READ
 ;*RTS
 ; LOCAL ABORT
 ; REMOTE ABORT
 ; ABORT ACK
 ; MORE
 ; IOC

 ;*READ
 ;*RTS
 ; LOCAL ABORT
 ; REMOTE ABORT
 ; ABORT ACK
 ; MORE
 ; IOC

 ;*READ
 ;*RTS
 ; LOCAL ABORT
 ; REMOTE ABORT
 ; ABORT ACK
 ; MORE
 ; IOC

sgmnd.lst

899 56
900 57
901

Wed Aug 25 16:22:50 1982

.sbttl |
.sbttl | Finite State Automaton Read Routines

```

901 90/CP FSA      MACRO V04.00 25-AUG-82 17:30:56 PAGE 22
902 1 IDLERD - READ REQUEST WITH NO PENDING RTS
903
904 1 .sbtcl 1      idlerd - Read request with no pending RTS
905 2 ;
906 3 ; Copy count of desired bytes and clear received byte count
907 4 ;
908 5 ; Entry:
909 6 ; R2 ->Channel Block
910 7 ;
911 8 ; Exit:
912 9 ; R2 Preserved
913 10 002154
914 11 002154 016201 000010
915 12 002160 016161 000014
916 13 002166 000207
917 14
918 15
919 16
920 17
921 18
922 19
923 20
924 21
925 22
926 23
927 24
928 25
929 26
930 27 002170
931
932 28 ; copy user subfunction bits into channel block tag word
933 29 002170 004767 001364
934 30 002174 011100
935 31 002176 042700 177417
936 32 002202 042762 000360 000002
937 33 002210 050062 000002
938 34
939 35 ; note RTS byte count
940 36 002214 016162 000002 000004
941 37 002222 000207
942 38
943 39
944 40
945 41
946 42
947 43 ; gotrd - Read Request after previous RTS
948 44 ; Arbitrate byte count from previous RTS and send CTS
949 45 ; Entry:
950 46 ; R2 ->Channel Block
951 47 ;
952 48 ; Exit:
953 49 ; CTS message queued to transmitter
954 50 ;
955 51 ;
956 52 002224
957 53 ; note desired byte count and clear received byte count
958 54 002224 016161 000010
959 55 002226 016161 000014

```

xqmed.lst

959 56
960 57
961

Wed Aug 25 16:22:50 1982

1 arbitrate byte count

28

```

961 NO/CP FSA MACRO V04.00 25-AUG-82 17:30:56 PAGE 22-1
962 | CTRND - READ REQUEST AFTER PREVIOUS RTS
963
964      58 002236 016200 000004      mov c...rts(r2),r0      ; get RTS byte count in R0
965      59 002242 016101 000034      mov l...af(r1),r1      ; R1 = read request byte count
966      60 002246 004767 002562      jar pc,calcabc      ; R1 = min(R0, R1)
967      61 002252 010162 000004      mov r1,c...rts(r2)      ; remember actual byte count of transfer
968      62
969      ; Send CTS to other side
970      63
971      64 002256 012703 000000      mov fp.cts,r3      ; R3 = Message Type
972      65 002262 004767 002052      jar pc,snldrd      ; (byte count already in R1)
973      66 002266 000207
974      67
975      68
976      69
977      70
978      71
979      72
980      73
981      74
982      75
983      76
984      77
985      78
986      79
987      80 002270
988      81
989      82 002270 004767 003264      jar pc,setrcb      ; R1 -> Receive Command Block
990      83 002274 011100
991      84 002276 042700 177417      mov fp,subbf,r0      ; isolate user subfunction bits
992      85 002302 042762 000360      blic fp,subbf,c...tag(r2)
993      86 002310 050062 000002      bta r0,c...tag(r2)      ; store them in prototype tag word
994      87
995      88
996      89 002314 016100 000002      ; arbitrate byte count
997      90 002320 016201 000010      mov 2(r1),r0      ; R0 = RTS byte count
998      91 002324 016101 000034      mov c...qd(r2),r1      ; R1 = read request byte count
999      92 002330 004767 002500      jar pc,calcabc      ; select minimum
1000      93 002334 010162 000004      mov r1,c...rts(r2)      ; remember actual transfer byte count
1001      94
1002      95
1003      96 002340 012703 000000      ; Send CTS to other side
1004      97 002344 004767 001770      mov fp.cts,r3      ; R3 = Message Type
1005      98 002350 000207      jar pc,snldrd      ; R1 already holds byte count
1006      99
1007      100
1008      101
1009      102
1010      103
1011      104
1012      105
1013      106
1014      107
1015      108
1016      109 002352
1017      110 002352 016201 000010      rmore:      mov c...qd(r2),r1      ; R1 -> packet
1018      111 002356 016200 000004      mov c...rts(r2),r0      ; R0 = transfer byte count
1019      112 002362 100001 000034      sub r0,l...af(r1)      ; count down bytes to receive

```

Wed Aug 25 16:22:50 1982

xcpvrd.lst

1019	113 002366 060061 000026	add r0,1...buf+2(r1) ; update buffer address
1020	114 002372 103003	bcc 10\$
1021		

```

1021 NO/CP FSA MACRO V04.00 25-AUG-82 17:30:56 PAGE 22-2
1022 MORE - MORE DATA TO COME
1023
1024 115 002374 062761 000020 000024 add #020,1..buf(r1) ; (18-bit format)
1025 116 002402 000207 10$; rts pc
1026
1027 117
1028 118
1029 119
1030 120
1031 121
1032 122
1033 123
1034 124
1035 125 002404
1036 126
1037 127 002404 010200
1038 128 002406 062700 000010
1039 129 002412 010246
1040 130 002414
1041 131 002414 004767 000000
1042 132 002420 103001
1043 133 002422
1044 134 002424 010103
1045 135 002426 012602
1046 136 136 002430 166261 000004 000034
1047 137
1048 138 002436 016200 000002
1049 139 002442 010001
1050 140 002444 042700 177417
1051 141 002450 000300
1052 142
1053 143
1054 144 002452 004767 003102
1055 145 002456 011101
1056 146 002460 042701 177770
1057 147 002464 022701 000003
1058 148 002470 001403
1059 149 002472 052700 000000
1060 150 002476 000402
1061 151 002500 052700 000000
1062 152 002504
1063 153
1064 154
1065 155 002504 016101 000010
1066 156 002510 166301 000014
1067 157 002514
1068 158 002514 004767 000000
1069 159 002520 000207
1070 160
1071 161
1072 162
1073 163
1074 164
1075 165
1076 166
1077 167
1078 168
1079 169
1080 170
1081 171
1082 172
1083 173
1084 174
1085 175
1086 176
1087 177
1088 178
1089 179
1090 180
1091 181
1092 182
1093 183
1094 184
1095 185
1096 186
1097 187
1098 188
1099 189
1100 190
1101 191
1102 192
1103 193
1104 194
1105 195
1106 196
1107 197
1108 198
1109 199
1110 200
1111 201
1112 202
1113 203
1114 204
1115 205
1116 206
1117 207
1118 208
1119 209
1120 210
1121 211
1122 212
1123 213
1124 214
1125 215
1126 216
1127 217
1128 218
1129 219
1130 220
1131 221
1132 222
1133 223
1134 224
1135 225
1136 226
1137 227
1138 228
1139 229
1140 230
1141 231
1142 232
1143 233
1144 234
1145 235
1146 236
1147 237
1148 238
1149 239
1150 240
1151 241
1152 242
1153 243
1154 244
1155 245
1156 246
1157 247
1158 248
1159 249
1160 250
1161 251
1162 252
1163 253
1164 254
1165 255
1166 256
1167 257
1168 258
1169 259
1170 260
1171 261
1172 262
1173 263
1174 264
1175 265
1176 266
1177 267
1178 268
1179 269
1180 270
1181 271
1182 272
1183 273
1184 274
1185 275
1186 276
1187 277
1188 278
1189 279
1190 280
1191 281
1192 282
1193 283
1194 284
1195 285
1196 286
1197 287
1198 288
1199 289
1200 290
1201 291
1202 292
1203 293
1204 294
1205 295
1206 296
1207 297
1208 298
1209 299
1210 300
1211 301
1212 302
1213 303
1214 304
1215 305
1216 306
1217 307
1218 308
1219 309
1220 310
1221 311
1222 312
1223 313
1224 314
1225 315
1226 316
1227 317
1228 318
1229 319
1230 320
1231 321
1232 322
1233 323
1234 324
1235 325
1236 326
1237 327
1238 328
1239 329
1240 330
1241 331
1242 332
1243 333
1244 334
1245 335
1246 336
1247 337
1248 338
1249 339
1250 340
1251 341
1252 342
1253 343
1254 344
1255 345
1256 346
1257 347
1258 348
1259 349
1260 350
1261 351
1262 352
1263 353
1264 354
1265 355
1266 356
1267 357
1268 358
1269 359
1270 360
1271 361
1272 362
1273 363
1274 364
1275 365
1276 366
1277 367
1278 368
1279 369
1280 370
1281 371
1282 372
1283 373
1284 374
1285 375
1286 376
1287 377
1288 378
1289 379
1290 380
1291 381
1292 382
1293 383
1294 384
1295 385
1296 386
1297 387
1298 388
1299 389
1300 390
1301 391
1302 392
1303 393
1304 394
1305 395
1306 396
1307 397
1308 398
1309 399
1310 400
1311 401
1312 402
1313 403
1314 404
1315 405
1316 406
1317 407
1318 408
1319 409
1320 410
1321 411
1322 412
1323 413
1324 414
1325 415
1326 416
1327 417
1328 418
1329 419
1330 420
1331 421
1332 422
1333 423
1334 424
1335 425
1336 426
1337 427
1338 428
1339 429
1340 430
1341 431
1342 432
1343 433
1344 434
1345 435
1346 436
1347 437
1348 438
1349 439
1350 440
1351 441
1352 442
1353 443
1354 444
1355 445
1356 446
1357 447
1358 448
1359 449
1360 450
1361 451
1362 452
1363 453
1364 454
1365 455
1366 456
1367 457
1368 458
1369 459
1370 460
1371 461
1372 462
1373 463
1374 464
1375 465
1376 466
1377 467
1378 468
1379 469
1380 470
1381 471
1382 472
1383 473
1384 474
1385 475
1386 476
1387 477
1388 478
1389 479
1390 480
1391 481
1392 482
1393 483
1394 484
1395 485
1396 486
1397 487
1398 488
1399 489
1400 490
1401 491
1402 492
1403 493
1404 494
1405 495
1406 496
1407 497
1408 498
1409 499
1410 500
1411 501
1412 502
1413 503
1414 504
1415 505
1416 506
1417 507
1418 508
1419 509
1420 510
1421 511
1422 512
1423 513
1424 514
1425 515
1426 516
1427 517
1428 518
1429 519
1430 520
1431 521
1432 522
1433 523
1434 524
1435 525
1436 526
1437 527
1438 528
1439 529
1440 530
1441 531
1442 532
1443 533
1444 534
1445 535
1446 536
1447 537
1448 538
1449 539
1450 540
1451 541
1452 542
1453 543
1454 544
1455 545
1456 546
1457 547
1458 548
1459 549
1460 550
1461 551
1462 552
1463 553
1464 554
1465 555
1466 556
1467 557
1468 558
1469 559
1470 560
1471 561
1472 562
1473 563
1474 564
1475 565
1476 566
1477 567
1478 568
1479 569
1480 570
1481 571
1482 572
1483 573
1484 574
1485 575
1486 576
1487 577
1488 578
1489 579
1490 580
1491 581
1492 582
1493 583
1494 584
1495 585
1496 586
1497 587
1498 588
1499 589
1500 590
1501 591
1502 592
1503 593
1504 594
1505 595
1506 596
1507 597
1508 598
1509 599
1510 600
1511 601
1512 602
1513 603
1514 604
1515 605
1516 606
1517 607
1518 608
1519 609
1520 610
1521 611
1522 612
1523 613
1524 614
1525 615
1526 616
1527 617
1528 618
1529 619
1530 620
1531 621
1532 622
1533 623
1534 624
1535 625
1536 626
1537 627
1538 628
1539 629
1540 630
1541 631
1542 632
1543 633
1544 634
1545 635
1546 636
1547 637
1548 638
1549 639
1550 640
1551 641
1552 642
1553 643
1554 644
1555 645
1556 646
1557 647
1558 648
1559 649
1560 650
1561 651
1562 652
1563 653
1564 654
1565 655
1566 656
1567 657
1568 658
1569 659
1570 660
1571 661
1572 662
1573 663
1574 664
1575 665
1576 666
1577 667
1578 668
1579 669
1580 670
1581 671
1582 672
1583 673
1584 674
1585 675
1586 676
1587 677
1588 678
1589 679
1590 680
1591 681
1592 682
1593 683
1594 684
1595 685
1596 686
1597 687
1598 688
1599 689
1600 690
1601 691
1602 692
1603 693
1604 694
1605 695
1606 696
1607 697
1608 698
1609 699
1610 700
1611 701
1612 702
1613 703
1614 704
1615 705
1616 706
1617 707
1618 708
1619 709
1620 710
1621 711
1622 712
1623 713
1624 714
1625 715
1626 716
1627 717
1628 718
1629 719
1630 720
1631 721
1632 722
1633 723
1634 724
1635 725
1636 726
1637 727
1638 728
1639 729
1640 730
1641 731
1642 732
1643 733
1644 734
1645 735
1646 736
1647 737
1648 738
1649 739
1650 740
1651 741
1652 742
1653 743
1654 744
1655 745
1656 746
1657 747
1658 748
1659 749
1660 750
1661 751
1662 752
1663 753
1664 754
1665 755
1666 756
1667 757
1668 758
1669 759
1670 760
1671 761
1672 762
1673 763
1674 764
1675 765
1676 766
1677 767
1678 768
1679 769
1680 770
1681 771
1682 772
1683 773
1684 774
1685 775
1686 776
1687 777
1688 778
1689 779
1690 780
1691 781
1692 782
1693 783
1694 784
1695 785
1696 786
1697 787
1698 788
1699 789
1700 790
1701 791
1702 792
1703 793
1704 794
1705 795
1706 796
1707 797
1708 798
1709 799
1710 800
1711 801
1712 802
1713 803
1714 804
1715 805
1716 806
1717 807
1718 808
1719 809
1720 810
1721 811
1722 812
1723 813
1724 814
1725 815
1726 816
1727 817
1728 818
1729 819
1730 820
1731 821
1732 822
1733 823
1734 824
1735 825
1736 826
1737 827
1738 828
1739 829
1740 830
1741 831
1742 832
1743 833
1744 834
1745 835
1746 836
1747 837
1748 838
1749 839
1750 840
1751 841
1752 842
1753 843
1754 844
1755 845
1756 846
1757 847
1758 848
1759 849
1760 850
1761 851
1762 852
1763 853
1764 854
1765 855
1766 856
1767 857
1768 858
1769 859
1770 860
1771 861
1772 862
1773 863
1774 864
1775 865
1776 866
1777 867
1778 868
1779 869
1780 870
1781 871
1782 872
1783 873
1784 874
1785 875
1786 876
1787 877
1788 878
1789 879
1790 880
1791 881
1792 882
1793 883
1794 884
1795 885
1796 886
1797 887
1798 888
1799 889
1800 890
1801 891
1802 892
1803 893
1804 894
1805 895
1806 896
1807 897
1808 898
1809 899
1810 900
1811 901
1812 902
1813 903
1814 904
1815 905
1816 906
1817 907
1818 908
1819 909
1820 910
1821 911
1822 912
1823 913
1824 914
1825 915
1826 916
1827 917
1828 918
1829 919
1830 920
1831 921
1832 922
1833 923
1834 924
1835 925
1836 926
1837 927
1838 928
1839 929
1840 930
1841 931
1842 932
1843 933
1844 934
1845 935
1846 936
1847 937
1848 938
1849 939
1850 940
1851 941
1852 942
1853 943
1854 944
1855 945
1856 946
1857 947
1858 948
1859 949
1860 950
1861 951
1862 952
1863 953
1864 954
1865 955
1866 956
1867 957
1868 958
1869 959
1870 960
1871 961
1872 962
1873 963
1874 964
1875 965
1876 966
1877 967
1878 968
1879 969
1880 970
1881 971
1882 972
1883 973
1884 974
1885 975
1886 976
1887 977
1888 978
1889 979
1890 980
1891 981
1892 982
1893 983
1894 984
1895 985
1896 986
1897 987
1898 988
1899 989
1900 990
1901 991
1902 992
1903 993
1904 994
1905 995
1906 996
1907 997
1908 998
1909 999
1910 1000
1911 1001
1912 1002
1913 1003
1914 1004
1915 1005
1916 1006
1917 1007
1918 1008
1919 1009
1920 1010
1921 1011
1922 1012
1923 1013
1924 1014
1925 1015
1926 1016
1927 1017
1928 1018
1929 1019
1930 1020
1931 1021
1932 1022
1933 1023
1934 1024
1935 1025
1936 1026
1937 1027
1938 1028
1939 1029
1940 1030
1941 1031
1942 1032
1943 1033
1944 1034
1945 1035
1946 1036
1947 1037
1948 1038
1949 1039
1950 1040
1951 1041
1952 1042
1953 1043
1954 1044
1955 1045
1956 1046
1957 1047
1958 1048
1959 1049
1960 1050
1961 1051
1962 1052
1963 1053
1964 1054
1965 1055
1966 1056
1967 1057
1968 1058
1969 1059
1970 1060
1971 1061
1972 1062
1973 1063
1974 1064
1975 1065
1976 1066
1977 1067
1978 1068
1979 1069
1980 1070
1981 1071
1982 1072
1983 1073
1984 1074
1985 1075
1986 1076
1987 1077
1988 1078
1989 1079
1990 1080
1991 1081
1992 1082
1993 1083
1994 1084
1995 1085
1996 1086
1997 1087
1998 1088
1999 1089
2000 1090
2001 1091
2002 1092
2003 1093
2004 1094
2005 1095
2006 1096
2007 1097
2008 1098
2009 1099
2010 1100
2011 1101
2012 1102
2013 1103
2014 1104
2015 1105
2016 1106
2017 1107
2018 1108
2019 1109
2020 1110
2021 1111
2022 1112
2023 1113
2024 1114
2025 1115
2026 1116
2027 1117
2028 1118
2029 1119
2030 1120
2031 1121
2032 1122
2033 1123
2034 1124
2035 1125
2036 1126
2037 1127
2038 1128
2039 1129
2040 1130
2041 1131
2042 1132
2043 1133
2044 1134
2045 1135
2046 1136
2047 1137
2048 1138
2049 1139
2050 1140
2051 1141
2052 1142
2053 1143
2054 1144
2055 1145
2056 1146
2057 1147
2058 1148
2059 1149
2060 1150
2061 1151
2062 1152
2063 1153
2064 1154
2065 1155
2066 1156
2067 1157
2068 1158
2069 1159
2070 1160
2071 1161
2072 1162
2073 1163
2074 1164
2075 1165
2076 1166
2077 1167
2078 1168
2079 1169
2080 1170
2081 1171
2082 1172
2083 1173
2084 1174
2085 1175
2086 1176
2087 1177
2088 1178
2089 1179
2090 1180
2091 1181
2092 1182
2093 1183
2094 1184
2095 1185
2096 1186
2097 1187
2098 1188
2099 1189
2100 1190
2101 1191
2102 1192
2103 1193
2104 1194
2105 1195
2106 1196
2107 1197
2108 1198
2109 1199
2110 1200
2111 1201
2112 1202
2113 1203
2114 1204
2115 1205
2116 1206
2117 1207
2118 1208
2119 1209
2120 1210
2121 1211
2122 1212
2123 1213
2124 1214
2125 1215
2126 1216
2127 1217
2128 1218
2129 1219
2130 1220
2131 1221
2132 1222
2133 1223
2134 1224
2135 1225
2136 1226
2137 1227
2138 1228
2139 1229
2140 1230
2141 1231
2142 1232
2143 1233
2144 1234
2145 1235
2146 1236
2147 1237
2148 1238
2149 1239
2150 1240
2151 1241
2152 1242
2153 1243
2154 1244
2155 1245
2156 1246
2157 1247
2158 1248
2159 1249
2160 1250
2161 1251
2162 1252
2163 1253
2164 1254
2165 1255
2166 1256
2167 1257
2168 1258
2169 1259
2170 1260
2171 1261
2172 1262
2173 1263
2174 1264
2175 1265
2176 1266
2177 1267
2178 1268
2179 1269
2180 1270
2181 1271
2182 1272
2183 1273
2184 1274
2185 1275
2186 1276
2187 1277
2188 1278
2189 1279
2190 1280
2191 1281
2192 1282
2193 1283
2194 1284
2195 1285
2196 1286
2197 1287
2198 1288
2199 1289
2200 1290
2201 1291
2202 1292
2203 1293
2204 1294
2205 1295
2206 1296
2207 1297
2208 1298
2209 1299
2210 1300
2211 1301
2212 1302
2213 1303
2214 1304
2215 1305
2216 1306
2217 1307
2218 1308
2219 1309
2220 1310
2221 1311
2222 1312
2223 1313
2224 1314
2225 1315
2226 1316
2227 1317
2228 1318
2229 1319
2230 1320
2231 1321
2232 1322
2233 1323
2234 1324
2235 1325
2236 1326
2237 1327
2238 1328
2239 1329
2240 1330
2241 1331
2242 1332
2243 1333
2244 1334
2245 1335
2246 1336
2247 1337
2248 1338
2249 1339
2250 1340
2251 1341
2252 1342
2253 1343
2254 1344
2255 1345
2256 1346
2257 1347
2258 1348
2259 1349
2260 1350
2261 1351
2262 1352
2263 1353
2264 1354
2265 1355
2266 1356
2267 1357
2268 1358
2269 1359
2270 1360
2271 1361
2272 1362
2273 1363
22
```

sqmcd.lst

1079 168 002522
1080 169
1081

Wed Aug 25 16:22:50 1982

rdabort:
; send abort ACK and abort all I/O Packets


```

1135 NO/CP FSA MACRO VIA.00 25-AUG-82 17:30:56 PAGE 23
1136 |
1137 |
1138 |
1139 |
1140 |
1141 |
1142 |
1143 |
1144 |
1145 |
1146 |
1147 |
1148 |
1149 |
1150 |
1151 |
1152 |
1153 |
1154 |
1155 |
1156 |
1157 |
1158 |
1159 |
1160 |
1161 |
1162 |
1163 |
1164 |
1165 |
1166 |
1167 |
1168 |
1169 |
1170 |
1171 |
1172 |
1173 |
1174 |
1175 |
1176 |
1177 |
1178 |
1179 |
1180 |
1181 |
1182 |
1183 |
1184 |
1185 |
1186 |
1187 |
1188 |

1 |
2 |
3 |
4 002606 002642' 003022'
5 002612 002732' 003302'
6 002616 002766' 003302'
7 002622 002606' 003320'
8 002626 002732' 003302'
9 002632 000007 005132'
10 002636 000010 005132'
11 |
12 |
13 002642 002642' 001702'
14 002646 002676' 003056'
15 002652 002766' 003302'
16 002656 002606' 003252'
17 002662 002766' 003302'
18 002666 000011 005132'
19 002672 000012 005132'
20 |
21 |
22 002676 002676' 001702'
23 002702 002766' 003302'
24 002706 002766' 003302'
25 002712 002606' 003252'
26 002716 002766' 003302'
27 002722 002642' 003136'
28 002726 002606' 003210'
29 |
30 |
31 002732 002766' 001702'
32 002736 002732' 001702'
33 002742 002766' 001702'
34 002746 002732' 003320'
35 002752 002606' 001702'
36 002756 002732' 001702'
37 002762 002732' 001702'
38 |
39 |
40 002766 002766' 001702'
41 002772 002766' 001702'
42 002776 002766' 001702'
43 003002 002766' 003320'
44 003006 002606' 003270'
45 003012 002766' 001702'
46 003016 002766' 001702'
47 |
48 |
49 |
50 |

.sbtcl |
.sbtcl |
| (Wait for Write Request)
| wrwait: .word CTSwait, gotwr
| .word wraps, wrsabo
| .word wraps, wrsabo
| .word wrwait, wrsaba
| .word wrapn, wrsabo
| .word 7, die
| .word 10, die
|
| (Wait for Clear-to-Send)
| CTSwait: .word CTSwait, ignore
| .word wrlop, gotCTS
| .word wraps, wrsabo
| .word wrwait, wrsabo
| .word wraps, wrsabo
| .word 11, die
| .word 12, die
|
| (Write I/O In Progress)
| wrlop: .word wrlop, ignore
| .word wraps, wrsabo
| .word wraps, wrsabo
| .word wrwait, wrsabo
| .word wraps, wrsabo
| .word CTSwait, wmore
| .word wrwait, wloc
|
| (Write Abort Pending, No Signal)
| wrapn: .word wraps, ignore
| .word wrapn, ignore
| .word wraps, ignore
| .word wrapn, wrsaba
| .word wrwait, ignore
| .word wrapn, ignore
| .word wrapn, ignore
|
| (Write Abort Pending and Signal)
| wraps: .word wraps, ignore
| .word wraps, ignore
| .word wraps, ignore
| .word wraps, wrsaba
| .word wrwait, wrsabo
| .word wraps, ignore
|
| Title FSA Write Rout Inn
| .sbtcl |
| Finite State Automation Write Rout Inn

```

1188

1189

1190

1191

1192

1193

1194

1195

1196

1197

1198

1199

1200

1201

1202

1203

1204

1205

1206

1207

1208

1209

1210

1211

1212

1213

1214

1215

1216

1217

1218

1219

1220

1221

1222

1223

1224

1225

1226

1227

1228

1229

1230

1231

1232

1233

1234

1235

1236

1237

1238

1239

1240

1241

1242

1243

1244

1245

1246

1247

1248

1249

1250

1251

1252

1253

1254

1255

1256

1257

1258

1259

1260

1261

1262

1263

1264

1265

1266

1267

1268

1269

1270

1271

1272

1273

1274

1275

1276

1277

1278

1279

1280

1281

1282

1283

1284

1285

1286

1287

1288

1289

1290

1291

1292

1293

1294

1295

1296

1297

1298

1299

1300

1301

1302

1303

1304

1305

1306

1307

1308

1309

1310

1311

1312

1313

1314

1315

1316

1317

1318

1319

1320

1321

1322

1323

1324

1325

1326

1327

1328

1329

1330

1331

1332

1333

1334

1335

1336

1337

1338

1339

1340

1341

1342

1343

1344

1345

1346

1347

1348

1349

1350

1351

1352

1353

1354

1355

1356

1357

1358

1359

1360

1361

1362

1363

1364

1365

1366

1367

1368

1369

1370

1371

1372

1373

1374

1375

1376

1377

1378

1379

1380

1381

1382

1383

1384

1385

1386

1387

1388

1389

1390

1391

1392

1393

1394

1395

1396

1397

1398

1399

1400

1401

1402

1403

1404

1405

1406

1407

1408

1409

1410

1411

1412

1413

1414

1415

1416

1417

1418

1419

1420

1421

1422

1423

1424

1425

1426

1427

1428

1429

1430

1431

1432

1433

1434

1435

1436

1437

1438

1439

1440

1441

1442

1443

1444

1445

1446

1447

1448

1449

1450

1451

1452

1453

1454

1455

1456

1457

1458

1459

1460

1461

1462

1463

1464

1465

1466

1467

1468

1469

1470

1471

1472

1473

1474

1475

1476

1477

1478

1479

1480

1481

1482

1483

1484

1485

1486

Wed Aug 25 16:22:50 1982

u.p.m.d.1st

1246 56 003160 062761 000020 000024 add #020,i..buf(r1) ; (18-bit format)
1247 57 003166 10\$;
1248

xymd.lst

1306 111
1307 112
1308

Wed Aug 25 16:22:50 1982

38

Wed Aug 25 16:22:50 1982

expm1.lst

```

1308 FSA WRITE ROUTINES      MACRO V04.00 25-AUG-82 17:10:56 PAGE 24-2
1309 |      WRABORT - FINISH UP WRITE ABORT
1310 |
1311 |      .sbrtl |      wrabort - finish up write abort
1312 |      ;
1313 |      ;      Entry:
1314 |      ;      R2 ->Channel Block
1315 |      ;
1316 |      ;      Exit:
1317 |      ;      (FSA preserves)
1318 |      wrabort: mov    pc,qwr,r0
1319 |                jsr    pc,drain
1320 |                rta    pc
1321 |
1322 |
1323 |
1324 |
1325 |
1326 |
1327 |
1328 |
1329 |
1330 |
1331 |
1332 |
1333 |
1334 |
1335 |
1336 |
1337 |
1338 |
1339 |
1340 |
1341 |
1342 |
1343 |
1344 |
1345 |
1346 |
1347 |
1348 |
1349 |
1350 |
1351 |
1352 |
1353 |
1354 |
1355 |
1356 |
1357 |
1358 |
1359 |

```

B-35

B-36

B-37

B-38

1480 FSA RECEIVER ROUTINES MACRO V04.00 25-AUG-82 17:30:56 PAGE 29
1481 |
1482 |

1483 |
1484 |
1485 |
1486 |
1487 |
1488 |
1489 |
1490 |
1491 |
1492 |
1493 |
1494 |
1495 |
1496 |
1497 |
1498 |
1499 |
1500 |
1501 |
1502 |
1503 |
1504 |
1505 |
1506 |
1507 |
1508 |
1509 |
1510 |
1511 |
1512 |
1513 |
1514 |
1515 |
1516 |
1517 |
1518 |
1519 |
1520 |
1521 |

```

1      .start |          rcvdat - process user data message
2      |
3      |          Data Message Received.
4      |
5      |          Entry:
6      |          Command still in receive block
7      |          user data in user buffer
8      |
9      |          Exit:
10     |          (FSA preserves)
11     |
12     |          rcvdat:
13     |          ; set status code from byte count and/or command type
14     |          ; R1 ->Receive Block
15     |          ; R2 ->Channel Block
16     |          ; R3 = byte count for later end test
17     |          ; assume END
18     |          ; sender said end?
19     |          ; that settle it!
20     |          ; (R2 ->I/O Packet)
21     |          ; or byte count fulfilled?
22     |          ; likewise means end
23     |          ;
24     |          255: mov (ep)+,r2
25     |
26     |          ; declare the event
27     |          mov c..rsw(r2),r0
28     |          jsr pc,fsa
29     |          mov r0,c..rsw(r2)
30     |
31     |          ; Load regs and receive next command into pool block
32     |          mov #4,r0
33     |          ; R0 = byte count
34     |          ; R1 ->Receive Command Block
35     |          ; R2 = Extended Address Bits
36     |          ; start the hardware
37     |          jsr pc,rcv
38     |          rta pc
39     |
40     |          .start |

```

B-40

Wed Aug 25 16:22:50 1982

signed.lst

```

1572 FSA RECEIVER ROUTINES MACRO V04.00 25-AUG-82 17:30:56 PAGE 31
1573 |
1574
1575
1576
1577
1578
1579
1580
1581
1582
1583
1584
1585
1586
1587
1588
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599

      .sbt1 |
      .sbt1 | Transmitter State Tables
      ; (Idle, Ready for work)
      xmidle: .word xmiop0, cmiidle ; *XMTOMD
      .word xmiop1, cmiidle ; *XMTDFE
      .word 14, die ; *XMTIOC

      ; (Command I/O Pending)
      xmiop0: .word xmiop0, ignore ; *XMTOMD
      .word xmiop0, ignore ; *XMTDFE
      .word xmidle, ignore ; *XMTIOC

      ; (Data Follows Command I/O Pending)
      xmiop1: .word xmiop1, ignore ; *XMTOMD
      .word xmiop2, ignore ; *XMTDFE
      .word xmiop2, xmidat ; *XMTIOC

      ; (User Data I/O Pending)
      xmiop2: .word xmiop2, ignore ; *XMTOMD
      .word xmiop2, ignore ; *XMTDFE
      .word xmidle, datioc ; *XMTIOC

      .title FSA Transmitter Routines
      .sbt1 | Finite State Automaton Transmitter Routines

```

```

1599 FSA TRANSMITTER ROUTINES      MACRO 004.00 25-AUG-82 17:30:56 PAGE 32
1600 1  CHDIFE - SEND PROTOCOL COMMAND MESSAGE
1601
1602     1  .sbtcl 1      chdife - send protocol command message
1603     2  ;
1604     3  ; Entry:
1605     4  ; Command must already be in circle-queue
1606     5  ;
1607     6  ; Exit:
1608     7  ; (FSA preserves)
1609     8  004170
1610
1611     9  CHDIFE:
1612     10 load next command from queue into transmit block
1613     11 jsr pc, setacb ; R1 -> Transmit Control Block
1614     12 jsr pc, getcqb
1615     13 mov r0, r1
1616     14 jsr pc, getcqb
1617     15 mov r0, 2(r1)
1618
1619     16 ; send the command
1620     17 mov r4, r0 ; R0 = byte count
1621     18 clr r2 ; R2 = Extended Address Bits
1622     19 jsr pc, int ; R1 -> Buffer
1623     20 rts pc

```

xmped.lst

Wed Aug 25 16:22:50 1982

48

```

1622 FSA TRANSMITTER ROUTINES      MACRO V04.00  25-AUG-82 17:30:56 PAGE 33
1623 | XMTDAT - TRANSMIT USER DATA
1624 |
1625 | .sbtcl | xmtdat - transmit user data
1626 | ;
1627 | ; Entry: none
1628 | ;
1629 | ; Exit:
1630 | ; (FSA preserves)
1631 | XMTDAT:
1632 | 8 004226 004767 001334      ; R1 -> Transmit Control Block
1633 | 9 004226 004767 001254      ; R0 = Cmd code, R2 -> Channel Block
1634 | 10 004232 004767 001254      ; R0 = Already Negotiated Byte Count
1635 | 11 004236 016100 000002      ; R3 -> I/O Packet
1636 | 12 004242 016203 000016      ; R2 -> User Buffer Address
1637 | 13 004246 016101 000026      ; R1 = Extended Address Bits
1638 | 14 004252 016102 000024      ; R2 = "light fuse, stand well back."
1639 | 15 004256 004767 000414      ; R3 = User Buffer Address
1640 | 16 004262 000207
1641 |

```


1641	FSA TRANSMITTER ROUTINES	MACRO V04.00	25-AUG-82	17:30:56	PAGE 34
1642	1	.sbtll	l	datloc ~ process write completion	
1643	2				
1644	3				
1645	4				
1646	5				
1647	6				
1648	7				
1649	8	004264			
1650	9				
1651	10	004264	004767	001276	
1652	11	004270	004767	001216	
1653	12	004274	016100	000002	
1654	13	004300	016203	000016	
1655	14	004304	012701	000006	
1656	15				
1657	16	004310	005763	000034	
1658	17	004314	001402		
1659	18				
1660	19				
1661	20				
1662	21	004316	012701	000005	
1663	22	004322			
1664	23				
1665	24				
1666	25	004322	016200	000014	
1667	26	004326	004767	175314	
1668	27	004332	010062	000014	
1669	28				
1670	29	004336	000207		
1671	30				
1672	31				
1673	32				
1674	33				
1675					
1676					
1677					

send write-class message

```

    pttl =
    0
    1
    2
    3
    4
    5
    6
    7
    8
    9
    10
    11
    12
    13
    14
    15
    16
    17
    18
    19
    20
    21
    22
    23
    24
    25
    26
    27
    28
    29
    30
    31
    32
    33
    34
    35
    36
    37
    38
    39
    40
    41
    42
    43
    44
    45
    46
    47
    48
    49
    50
    51
    52
    53
    54
    55
    56
    57
    58
    59
    60
    61
    62
    63
    64
    65
    66
    67
    68
    69
    70
    71
    72
    73
    74
    75
    76
    77
    78
    79
    80
    81
    82
    83
    84
    85
    86
    87
    88
    89
    90
    91
    92
    93
    94
    95
    96
    97
    98
    99
    100
    101
    102
    103
    104
    105
    106
    107
    108
    109
    110
    111
    112
    113
    114
    115
    116
    117
    118
    119
    120
    121
    122
    123
    124
    125
    126
    127
    128
    129
    130
    131
    132
    133
    134
    135
    136
    137
    138
    139
    140
    141
    142
    143
    144
    145
    146
    147
    148
    149
    150
    151
    152
    153
    154
    155
    156
    157
    158
    159
    160
    161
    162
    163
    164
    165
    166
    167
    168
    169
    170
    171
    172
    173
    174
    175
    176
    177
    178
    179
    180
    181
    182
    183
    184
    185
    186
    187
    188
    189
    190
    191
    192
    193
    194
    195
    196
    197
    198
    199
    200
    201
    202
    203
    204
    205
    206
    207
    208
    209
    210
    211
    212
    213
    214
    215
    216
    217
    218
    219
    220
    221
    222
    223
    224
    225
    226
    227
    228
    229
    230
    231
    232
    233
    234
    235
    236
    237
    238
    239
    240
    241
    242
    243
    244
    245
    246
    247
    248
    249
    250
    251
    252
    253
    254
    255
    256
    257
    258
    259
    260
    261
    262
    263
    264
    265
    266
    267
    268
    269
    270
    271
    272
    273
    274
    275
    276
    277
    278
    279
    280
    281
    282
    283
    284
    285
    286
    287
    288
    289
    290
    291
    292
    293
    294
    295
    296
    297
    298
    299
    300
    301
    302
    303
    304
    305
    306
    307
    308
    309
    310
    311
    312
    313
    314
    315
    316
    317
    318
    319
    320
    321
    322
    323
    324
    325
    326
    327
    328
    329
    330
    331
    332
    333
    334
    335
    336
    337
    338
    339
    340
    341
    342
    343
    344
    345
    346
    347
    348
    349
    350
    351
    352
    353
    354
    355
    356
    357
    358
    359
    360
    361
    362
    363
    364
    365
    366
    367
    368
    369
    370
    371
    372
    373
    374
    375
    376
    377
    378
    379
    380
    381
    382
    383
    384
    385
    386
    387
    388
    389
    390
    391
    392
    393
    394
    395
    396
    397
    398
    399
    400
    401
    402
    403
    404
    405
    406
    407
    408
    409
    410
    411
    412
    413
    414
    415
    416
    417
    418
    419
    420
    421
    422
    423
    424
    425
    426
    427
    428
    429
    430
    431
    432
    433
    434
    435
    436
    437
    438
    439
    440
    441
    442
    443
    444
    445
    446
    447
    448
    449
    450
    451
    452
    453
    454
    455
    456
    457
    458
    459
    460
    461
    462
    463
    464
    465
    466
    467
    468
    469
    470
    471
    472
    473
    474
    475
    476
    477
    478
    479
    480
    481
    482
    483
    484
    485
    486
    487
    488
    489
    490
    491
    492
    493
    494
    495
    496
    497
    498
    499
    500
    501
    502
    503
    504
    505
    506
    507
    508
    509
    510
    511
    512
    513
    514
    515
    516
    517
    518
    519
    520
    521
    522
    523
    524
    525
    526
    527
    528
    529
    530
    531
    532
    533
    534
    535
    536
    537
    538
    539
    540
    541
    542
    543
    544
    545
    546
    547
    548
    549
    550
    551
    552
    553
    554
    555
    556
    557
    558
    559
    560
    561
    562
    563
    564
    565
    566
    567
    568
    569
    570
    571
    572
    573
    574
    575
    576
    577
    578
    579
    580
    581
    582
    583
    584
    585
    586
    587
    588
    589
    590
    591
    592
    593
    594
    595
    596
    597
    598
    599
    600
    601
    602
    603
    604
    605
    606
    607
    608
    609
    610
    611
    612
    613
    614
    615
    616
    617
    618
    619
    620
    621
    622
    623
    624
    625
    626
    627
    628
    629
    630
    631
    632
    633
    634
    635
    636
    637
    638
    639
    640
    641
    642
    643
    644
    645
    646
    647
    648
    649
    650
    651
    652
    653
    654
    655
    656
    657
    658
    659
    660
    661
    662
    663
    664
    665
    666
    667
    668
    669
    670
    671
    672
    673
    674
    675
    676
    677
    678
    679
    680
    681
    682
    683
    684
    685
    686
    687
    688
    689
    690
    691
    692
    693
    694
    695
    696
    697
    698
    69
```

1722	43	
1723	44	
1724	45	
1725	46	
1726	47	
1727	48	
1728	49	
1729	50	
1730	51	
1731	52	004414
1732	53	
1733	54	004414
1734	55	004420
		010100
		000112

51

Wed Aug 25 16:22:50 1982

xqmed.lst

1735	56	004422	004767	000104	jar	pc,putcoq
1736	57					
1737						

B-47

Wed Aug 25 16:22:50 1982

xgmod.lst

1795	113 004532	010077	001164	mov	r0,0putter
1796	114 004536	062767	000002	add	02,putter
1797			001156		

```

1797 FSA SUPPORT ROUTINES      MACRO V04.00 25-AUG-82 17:30:56 PAGE 35-2
1798 PUTCQ - ADD WORD TO THE CIRCLE QUEUE
1799
1800      115 004544 026727 001152 007356*      cmp      putter,logqsize
1801      116 004552 001003                    bne      50$
1802      117 004554 012767 005726* 001140      mov      log,putter
1803      118 004562 026767 001134 001134 50$:   cmp      putter,taker
1804      119 004570 001001                    bne      100$
1805      120 004572      crash
1806      121 004574 000207      100$:      rts      pc
1807
1808
1809
1810
1811
1812
1813
1814
1815
1816
1817
1818
1819
1820
1821
1822
1823
1824
1825
1826
1827
1828
1829
1830
1831
1832
1833
1834
1835
1836
1837
1838
1839
1840
1841
1842
1843
1844
1845
1846
1847
1848
1849
1850
1851
1852
1853
1854
1855
1856
1857
1858
1859
1860
1861
1862
1863
1864
1865
1866
1867
1868
1869
1870
1871
1872
1873
1874
1875
1876
1877
1878
1879
1880
1881
1882
1883
1884
1885
1886
1887
1888
1889
1890
1891
1892
1893
1894
1895
1896
1897
1898
1899
1900
1901
1902
1903
1904
1905
1906
1907
1908
1909
1910
1911
1912
1913
1914
1915
1916
1917
1918
1919
1920
1921
1922
1923
1924
1925
1926
1927
1928
1929
1930
1931
1932
1933
1934
1935
1936
1937
1938
1939
1940
1941
1942
1943
1944
1945
1946
1947
1948
1949
1950
1951
1952
1953
1954
1955
1956
1957
1958
1959
1960
1961
1962
1963
1964
1965
1966
1967
1968
1969
1970
1971
1972
1973
1974
1975
1976
1977
1978
1979
1980
1981
1982
1983
1984
1985
1986
1987
1988
1989
1990
1991
1992
1993
1994
1995
1996
1997
1998
1999
2000
2001
2002
2003
2004
2005
2006
2007
2008
2009
2010
2011
2012
2013
2014
2015
2016
2017
2018
2019
2020
2021
2022
2023
2024
2025
2026
2027
2028
2029
2030
2031
2032
2033
2034
2035
2036
2037
2038
2039
2040
2041
2042
2043
2044
2045
2046
2047
2048
2049
2050
2051
2052
2053
2054
2055
2056
2057
2058
2059
2060
2061
2062
2063
2064
2065
2066
2067
2068
2069
2070
2071
2072
2073
2074
2075
2076
2077
2078
2079
2080
2081
2082
2083
2084
2085
2086
2087
2088
2089
2090
2091
2092
2093
2094
2095
2096
2097
2098
2099
2100
2101
2102
2103
2104
2105
2106
2107
2108
2109
2110
2111
2112
2113
2114
2115
2116
2117
2118
2119
2120
2121
2122
2123
2124
2125
2126
2127
2128
2129
2130
2131
2132
2133
2134
2135
2136
2137
2138
2139
2140
2141
2142
2143
2144
2145
2146
2147
2148
2149
2150
2151
2152
2153
2154
2155
2156
2157
2158
2159
2160
2161
2162
2163
2164
2165
2166
2167
2168
2169
2170
2171
2172
2173
2174
2175
2176
2177
2178
2179
2180
2181
2182
2183
2184
2185
2186
2187
2188
2189
2190
2191
2192
2193
2194
2195
2196
2197
2198
2199
2200
2201
2202
2203
2204
2205
2206
2207
2208
2209
2210
2211
2212
2213
2214
2215
2216
2217
2218
2219
2220
2221
2222
2223
2224
2225
2226
2227
2228
2229
2230
2231
2232
2233
2234
2235
2236
2237
2238
2239
2240
2241
2242
2243
2244
2245
2246
2247
2248
2249
2250
2251
2252
2253
2254
2255
2256
2257
2258
2259
2260
2261
2262
2263
2264
2265
2266
2267
2268
2269
2270
2271
2272
2273
2274
2275
2276
2277
2278
2279
2280
2281
2282
2283
2284
2285
2286
2287
2288
2289
2290
2291
2292
2293
2294
2295
2296
2297
2298
2299
2300
2301
2302
2303
2304
2305
2306
2307
2308
2309
2310
2311
2312
2313
2314
2315
2316
2317
2318
2319
2320
2321
2322
2323
2324
2325
2326
2327
2328
2329
2330
2331
2332
2333
2334
2335
2336
2337
2338
2339
2340
2341
2342
2343
2344
2345
2346
2347
2348
2349
2350
2351
2352
2353
2354
2355
2356
2357
2358
2359
2360
2361
2362
2363
2364
2365
2366
2367
2368
2369
2370
2371
2372
2373
2374
2375
2376
2377
2378
2379
2380
2381
2382
2383
2384
2385
2386
2387
2388
2389
2390
2391
2392
2393
2394
2395
2396
2397
2398
2399
2400
2401
2402
2403
2404
2405
2406
2407
2408
2409
2410
2411
2412
2413
2414
2415
2416
2417
2418
2419
2420
2421
2422
2423
2424
2425
2426
2427
2428
2429
2430
2431
2432
2433
2434
2435
2436
2437
2438
2439
2440
2441
2442
2443
2444
2445
2446
2447
2448
2449
2450
2451
2452
2453
2454
2455
2456
2457
2458
2459
2460
2461
2462
2463
2464
2465
2466
2467
2468
2469
2470
2471
2472
2473
2474
2475
2476
2477
2478
2479
2480
2481
2482
2483
2484
2485
2486
2487
2488
2489
2490
2491
2492
2493
2494
2495
2496
2497
2498
2499
2500
2501
2502
2503
2504
2505
2506
2507
2508
2509
2510
2511
2512
2513
2514
2515
2516
2517
2518
2519
2520
2521
2522
2523
2524
2525
2526
2527
2528
2529
2530
2531
2532
2533
2534
2535
2536
2537
2538
2539
2540
2541
2542
2543
2544
2545
2546
2547
2548
2549
2550
2551
2552
2553
2554
2555
2556
2557
2558
2559
2560
2561
2562
2563
2564
2565
2566
2567
2568
2569
2570
2571
2572
2573
2574
2575
2576
2577
2578
2579
2580
2581
2582
2583
2584
2585
2586
2587
2588
2589
2590
2591
2592
2593
2594
2595
2596
2597
2598
2599
2600
2601
2602
2603
2604
2605
2606
2607
2608
2609
2610
2611
2612
2613
2614
2615
2616
2617
2618
2619
2620
2621
2622
2623
2624
2625
2626
2627
2628
2629
2630
2631
2632
2633
2634
2635
2636
2637
2638
2639
2640
2641
2642
2643
2644
2645
2646
2647
2648
2649
2650
2651
2652
2653
2654
2655
2656
2657
2658
2659
2660
2661
2662
2663
2664
2665
2666
2667
2668
2669
2670
2671
2672
2673
2674
2675
2676
2677
2678
2679
2680
2681
2682
2683
2684
2685
2686
2687
2688
2689
2690
2691
2692
2693
2694
2695
2696
2697
2698
2699
2700
2701
2702
2703
2704
2705
2706
2707
2708
2709
2710
2711
2712
2713
2714
2715
2716
2717
2718
2719
2720
2721
2722
2723
2724
2725
2726
2727
2728
2729
2730
2731
2732
2733
2734
2735
2736
2737
2738
2739
2740
2741
2742
2743
2744
2745
2746
2747
2748
2749
2750
2751
2752
2753
2754
2755
2756
2757
2758
2759
2760
2761
2762
2763
2764
2765
2766
2767
2768
2769
2770
2771
2772
2773
2774
2775
2776
2777
2778
2779
2780
2781
2782
2783
2784
2785
2786
2787
2788
2789
2790
2791
2792
2793
2794
2795
2796
2797
2798
2799
2800
2801
2802
2803
2804
2805
2806
2807
2808
2809
2810
2811
2812
2813
2814
2815
2816
2817
2818
2819
2820
2821
2822
2823
2824
2825
2826
2827
2828
2829
2830
2831
2832
2833
2834
2835
2836
2837
2838
2839
2840
2841
2842
2843
2844
2845
2846
2847
2848
2849
2850
2851
2852
2853
2854
2855
2856
2857
2858
2859
2860
2861
2862
2863
2864
2865
2866
2867
2868
2869
2870
2871
2872
2873
2874
2875
2876
2877
2878
2879
2880
2881
2882
2883
2884
2885
2886
2887
2888
2889
2890
2891
2892
2893
2894
2895
2896
2897
2898
2899
2900
2901
2902
2903
2904
2905
2906
2907
2908
2909
2910
2911
2912
2913
2914
2915
2916
2917
2918
2919
2920
2921
2922
2923
2924
2925
2926
2927
2928
2929
2930
2931
2932
2933
2934
2935
2936
2937
2938
2939
2940
2941
2942
2943
2944
2945
2946
2947
2948
2949
2950
2951
2952
2953
2954
2955
2956
2957
2958
2959
2960
2961
2962
2963
2964
2965
2966
2967
2968
2969
2970
2971
2972
2973
2974
2975
2976
2977
2978
2979
2980
2981
2982
2983
2984
2985
2986
2987
2988
2989
2990
2991
2992
2993
2994
2995
2996
2997
2998
2999
3000

```

55

Wed Aug 25 16:22:50 1982

exped. list

1855 170 004674 000207
1856 171
1857

rts pc

```

1857 FSA SUPPORT ROUTINES      MACRO V
1858 |      RCV - TRANSFER NEXT MES

```

```

; sbttl | xmt - transfer next message from pdp-11 to mq/cp
;
; Entry:
;   R0 = Byte Count
;   R1 -> Buffer
;   R2 = Extended Address Bits
;
xmt:      ; handle 64K boundary
          clr wrbcxs
          mov r1,r3
          add r0,r3
          cmp r1,r3
          blo 10$
          mov r3,wrbcs
          sub r3,r0
          ; clear the excess byte count
          ; R3 = buffer address
          ; plus byte count
          ; check for 64K overflow
          ; store the excess for second time
          ; get size of first transmit
          10$:

```

```

; .sbtbl |
;
; Entry:
; R0 = Byte Count
; R1 ->Data Buffer
; R2 = Extended Address Bits
; R3 ->Receive/Transmit CSR
;
; Exit:
; none
;
; xqcp:
; inc r0 ; round up
; asr r0 ; hardware
; mov r0 ; load word
; mov r1,ba(r3) ; load buffer
; bicc #C060,r2 ; isolate n
; bicc #060,0r3 ; (test p
; bicc #1,0r3 ; light the
; rra dc

```

.chrt |
 ;
 ;

kgmcl.lst

1915 227
1916 228
1917

Wed Aug 25 16:22:50 1982

; R0 = Queue Header Offset (c.grd, etc.)
; R2 ->Channel Block

57

1917 FSA SUPPORT ROUTINES MACRO V04.00 25-AUG-82 17:30:56 PAGE 35-4
1918 | DRAIN - ABORT PENDING I/O
1919

```

1920      229 004770      mov     r2,-(sp)      ; preserve channel block pointer
1921      230 004770      add     r2,r0        ; R0 -> wait queue header
1922      231 004772      CALL    SQRRVP      ; point R1 at a waiting packet, if any
1923      232 004774      JSR     PC,SQRRVP
1924      233 005000      000000
1925      234 005000      103413      bcs     20$      ; none left
1926      235 005004      010046      mov     r0,-(sp)      ; save header pointer
1927      236 005010      012700      mov     #IE.ABORT377,r0      ; R0 = ABORT Condition code
1928      237 005012      010103      mov     r1,r3      ; R3 -> I/O packet
1929      238 005014      010446      clc      ; R1 = byte count (0 for abort)
1930      239 005016      004767      CALL    $IOFIN      ; protect R4 from $IOFIN ...
1931      240 005022      012604      JSR     PC,$IOFIN      ; abort this packet to user
1932      241 005024      012600      mov     (sp)+,r4      ; restore *SCB
1933      242 005026      000762      mov     10$,      ; restore queue header pointer
1934      243      mov     (sp)+,r2      ; loop for next packet, if any
1935      244      br      20$      ; restore channel block pointer
1936      245 005032      000207
1937      246
1938      247
1939      248
1940      249
1941      250
1942      251
1943      252
1944      253
1945      254
1946      255
1947      256
1948      257
1949      258 005034      020100
1950      259 005036      101401
1951      260 005040      010001
1952      261 005042      000207
1953      262
1954      263
1955      264
1956      265
1957      266
1958      267
1959      268
1960      269
1961      270
1962      271
1963      272
1964      273
1965      274 005044      042700      117730
1966      275 005046      000000
1967      276 005050
1968      277 005056
1969      278 005064
1970      279 005072
1971      280 005100
1972      281 005102      012701      000001
1973      282

```

.sbtcl | calcbc - return minimum of two byte-counts

Entry: R0 = first byte count
R1 = second byte count

Exit: R1 = min(R0, R1);

```

calcbc:  cmp     r1,r0
        blos    10$
        mov     r0,r1
        rts     pc
10$:

```

.sbtcl | decode - convert message type to event code

Entry: R0 = type

Exit: R1 = Event Code

```

decode:  blic     #msgtyp,r0
        dispatch p.rts,10$
        dispatch p.rts,20$
        dispatch p.abort,30$
        dispatch p.aback,40$
        crch     #msg,r1
10$:

```

; something is VERY wrong

Wed Aug 25 16:22:50 1982

u.p.m.v.l.list

1975	282 005106 000410	br	100\$
1976	283 005110 012701 000001	mov	0CTS,rl
1977			

xgmcd.lst

Wed Aug 25 16:22:50 1982

60

```
1977 FSA SUPPORT ROUTINES      MACRO V04.00  25-AUG-82 17:30:56 PAGE 35-5
1978 |      DECODE - CONVERT MESSAGE TYPE TO EVENT CODE
1979 |
1980 |      284 005114 000405          br      100$
1981 |      285 005116 012701 000003    30$:  mov  (RABORT,r1
1982 |      286 005122 000402          bc      100$
1983 |      287 005124 012701 000004    40$:  mov  (RABACK,r1
1984 |      288                                f      bc  100$
1985 |      289 005130 000207          100$:  rts      pc
1986 |
1987 |
1988 |
1989 |
1990 |
1991 |
1992 |
1993 |
1994 |      298 005132
1995 |
1996 |
1997 |
1998 |
1999 |
2000 |

      .sbtcl |      die - illegal state/event trap
      ;
      ; die - illegal state/event trap
      ;
      die:  CRASH

      .sbtcl |
      .title Common Channel Block Routines
      .sbtcl | Common Channel Block Routines
```

COMMON CHANNEL BLOCK ROUTINES MACRO V04.00 25-AUG-82 17:30:56 PAGE 36
DOCALL - CALL ROUTINE FOR ALL CHANNEL BLOCKS

```

2000 1 .sbttl |
2001 2 |
2002 3 |
2003 4 |
2004 5 005134
2005 6 005134 012700 000040
2006 7 005140 010046
2007 8 005142 010002
2008 9 005144 004767 000300
2009 10 005150 004713
2010 11 005152 012600
2011 12 005154 005300
2012 13 005156 002370
2013 14
2014 15 005160 005000
2015 16 005162 012702 001154*
2016 17 005166 004713
2017 18 005170 000207
2018 19
2019 20
2020 21
2021 22
2022 23
2023 24
2024 25
2025 26
2026 27
2027 28
2028 29
2029 30
2030 31
2031 32
2032 33
2033 34
2034 35
2035 36
2036 37
2037 38
2038 39
2039 40
2040 41
2041 42
2042 43
2043 44
2044 45
2045 46
2046 47
2047 48
2048 49
2049 50
2050 51
2051 52
2052 53
2053 54
2054 55
2055 56
2056 57
2057 58
2058 59
2059 60
2060 61
2061 62
2062 63
2063 64
2064 65
2065 66
2066 67
2067 68
2068 69
2069 70
2070 71
2071 72
2072 73
2073 74
2074 75
2075 76
2076 77
2077 78
2078 79
2079 80
2080 81
2081 82
2082 83
2083 84
2084 85
2085 86
2086 87
2087 88
2088 89
2089 90
2090 91
2091 92
2092 93
2093 94
2094 95
2095 96
2096 97
2097 98
2098 99
2099 100
2100 101
2101 102
2102 103
2103 104
2104 105
2105 106
2106 107
2107 108
2108 109
2109 110
2110 111
2111 112
2112 113
2113 114
2114 115
2115 116
2116 117
2117 118
2118 119
2119 120
2120 121
2121 122
2122 123
2123 124
2124 125
2125 126
2126 127
2127 128
2128 129
2129 130
2130 131
2131 132
2132 133
2133 134
2134 135
2135 136
2136 137
2137 138
2138 139
2139 140
2140 141
2141 142
2142 143
2143 144
2144 145
2145 146
2146 147
2147 148
2148 149
2149 150
2150 151
2151 152
2152 153
2153 154
2154 155
2155 156
2156 157
2157 158
2158 159
2159 160
2160 161
2161 162
2162 163
2163 164
2164 165
2165 166
2166 167
2167 168
2168 169
2169 170
2170 171
2171 172
2172 173
2173 174
2174 175
2175 176
2176 177
2177 178
2178 179
2179 180
2180 181
2181 182
2182 183
2183 184
2184 185
2185 186
2186 187
2187 188
2188 189
2189 190
2190 191
2191 192
2192 193
2193 194
2194 195
2195 196
2196 197
2197 198
2198 199
2199 200
2200 201
2201 202
2202 203
2203 204
2204 205
2205 206
2206 207
2207 208
2208 209
2209 210
2210 211
2211 212
2212 213
2213 214
2214 215
2215 216
2216 217
2217 218
2218 219
2219 220
2220 221
2221 222
2222 223
2223 224
2224 225
2225 226
2226 227
2227 228
2228 229
2229 230
2230 231
2231 232
2232 233
2233 234
2234 235
2235 236
2236 237
2237 238
2238 239
2239 240
2240 241
2241 242
2242 243
2243 244
2244 245
2245 246
2246 247
2247 248
2248 249
2249 250
2250 251
2251 252
2252 253
2253 254
2254 255
2255 256
2256 257
2257 258
2258 259
2259 260
2260 261
2261 262
2262 263
2263 264
2264 265
2265 266
2266 267
2267 268
2268 269
2269 270
2270 271
2271 272
2272 273
2273 274
2274 275
2275 276
2276 277
2277 278
2278 279
2279 280
2280 281
2281 282
2282 283
2283 284
2284 285
2285 286
2286 287
2287 288
2288 289
2289 290
2290 291
2291 292
2292 293
2293 294
2294 295
2295 296
2296 297
2297 298
2298 299
2299 300
2300 301
2301 302
2302 303
2303 304
2304 305
2305 306
2306 307
2307 308
2308 309
2309 310
2310 311
2311 312
2312 313
2313 314
2314 315
2315 316
2316 317
2317 318
2318 319
2319 320
2320 321
2321 322
2322 323
2323 324
2324 325
2325 326
2326 327
2327 328
2328 329
2329 330
2330 331
2331 332
2332 333
2333 334
2334 335
2335 336
2336 337
2337 338
2338 339
2339 340
2340 341
2341 342
2342 343
2343 344
2344 345
2345 346
2346 347
2347 348
2348 349
2349 350
2350 351
2351 352
2352 353
2353 354
2354 355
2355 356
2356 357
2357 358
2358 359
2359 360
2360 361
2361 362
2362 363
2363 364
2364 365
2365 366
2366 367
2367 368
2368 369
2369 370
2370 371
2371 372
2372 373
2373 374
2374 375
2375 376
2376 377
2377 378
2378 379
2379 380
2380 381
2381 382
2382 383
2383 384
2384 385
2385 386
2386 387
2387 388
2388 389
2389 390
2390 391
2391 392
2392 393
2393 394
2394 395
2395 396
2396 397
2397 398
2398 399
2399 400
2400 401
2401 402
2402 403
2403 404
2404 405
2405 406
2406 407
2407 408
2408 409
2409 410
2410 411
2411 412
2412 413
2413 414
2414 415
2415 416
2416 417
2417 418
2418 419
2419 420
2420 421
2421 422
2422 423
2423 424
2424 425
2425 426
2426 427
2427 428
2428 429
2429 430
2430 431
2431 432
2432 433
2433 434
2434 435
2435 436
2436 437
2437 438
2438 439
2439 440
2440 441
2441 442
2442 443
2443 444
2444 445
2445 446
2446 447
2447 448
2448 449
2449 450
2450 451
2451 452
2452 453
2453 454
2454 455
2455 456
2456 457
2457 458
2458 459
2459 460
2460 461
2461 462
2462 463
2463 464
2464 465
2465 466
2466 467
2467 468
2468 469
2469 470
2470 471
2471 472
2472 473
2473 474
2474 475
2475 476
2476 477
2477 478
2478 479
2479 480
2480 481
2481 482
2482 483
2483 484
2484 485
2485 486
2486 487
2487 488
2488 489
2489 490
2490 491
2491 492
2492 493
2493 494
2494 495
2495 496
2496 497
2497 498
2498 499
2499 500
2500 501
2501 502
2502 503
2503 504
2504 505
2505 506
2506 507
2507 508
2508 509
2509 510
2510 511
2511 512
2512 513
2513 514
2514 515
2515 516
2516 517
2517 518
2518 519
2519 520
2520 521
2521 522
2522 523
2523 524
2524 525
2525 526
2526 527
2527 528
2528 529
2529 530
2530 531
2531 532
2532 533
2533 534
2534 535
2535 536
2536 537
2537 538
2538 539
2539 540
2540 541
2541 542
2542 543
2543 544
2544 545
2545 546
2546 547
2547 548
2548 549
2549 550
2550 551
2551 552
2552 553
2553 554
2554 555
2555 556
2556 557
2557 558
2558 559
2559 560
2560 561
2561 562
2562 563
2563 564
2564 565
2565 566
2566 567
2567 568
2568 569
2569 570
2570 571
2571 572
2572 573
2573 574
2574 575
2575 576
2576 577
2577 578
2578 579
2579 580
2580 581
2581 582
2582 583
2583 584
2584 585
2585 586
2586 587
2587 588
2588 589
2589 590
2590 591
2591 592
2592 593
2593 594
2594 595
2595 596
2596 597
2597 598
2598 599
2599 600
2600 601
2601 602
2602 603
2603 604
2604 605
2605 606
2606 607
2607 608
2608 609
2609 610
2610 611
2611 612
2612 613
2613 614
2614 615
2615 616
2616 617
2617 618
2618 619
2619 620
2620 621
2621 622
2622 623
2623 624
2624 625
2625 626
2626 627
2627 628
2628 629
2629 630
2630 631
2631 632
2632 633
2633 634
2634 635
2635 636
2636 637
2637 638
2638 639
2639 640
2640 641
2641 642
2642 643
2643 644
2644 645
2645 646
2646 647
2647 648
2648 649
2649 650
2650 651
2651 652
2652 653
2653 654
2654 655
2655 656
2656 657
2657 658
2658 659
2659 660
2660 661
2661 662
2662 663
2663 664
2664 665
2665 666
2666 667
2667 668
2668 669
2669 670
2670 671
2671 672
2672 673
2673 674
2674 675
2675 676
2676 677
2677 678
2678 679
2679 680
2680 681
2681 682
2682 683
2683 684
2684 685
2685 686
2686 687
2687 688
2688 689
2689 690
2690 691
2691 692
2692 693
2693 694
2694 695
2695 696
2696 697
2697 698
2698 699
2699 700
2700 701
2701 702
2702 703
2703 704
2704 705
2705 706
2706 707
2707 708
2708 709
2709 710
2710 711
2711 712
2712 713
2713 714
2714 715
2715 716
2716 717
2717 718
2718 719
2719 720
2720 721
2721 722
2722 723
2723 724
2724 725
2725 726
2726 727
2727 728
2728 729
2729 730
2730 731
2731 732
2732 733
2733 734
2734 735
2735 736
2736 737
2737 738
2738 739
2739 740
2740 741
2741 742
2742 743
2743 744
2744 745
2745 746
2746 747
2747 748
2748 749
2749 750
2750 751
2751 752
2752 753
2753 754
2754 755
2755 756
2756 757
2757 758
2758 759
2759 760
2760 761
2761 762
2762 763
2763 764
2764 765
2765 766
2766 767
2767 768
2768 769
2769 770
2770 771
2771 772
2772 773
2773 774
2774 775
2775 776
2776 777
2777 778
2778 779
2779 780
2780 781
2781 782
2782 783
2783 784
2784 785
2785 786
2786 787
2787 788
2788 789
2789 790
2790 791
2791 792
2792 793
2793 794
2794 795
2795 796
2796 797
2797 798
2798 799
2799 800
2800 801
2801 802
2802 803
2803 804
2804 805
2805 806
2806 807
2807 808
2808 809
2809 810
2810 811
2811 812
2812 813
2813 814
2814 815
2815 816
2816 817
2817 818
2818 819
2819 820
2820 821
2821 822
2822 823
2823 824
2824 825
2825 826
2826 827
2827 828
2828 829
2829 830
2830 831
2831 832
2832 833
2833 834
2834 835
2835 836
2836 837
2837 838
2838 839
2839 840
2840 841
2841 842
2842 843
2843 844
2844 845
2845 846
2846 847
2847 848
2848 849
2849 850
2850 851
2851 852
2852 853
2853 854
2854 855
2855 856
2856 857
2857 858
2858 859
2859 860
2860 861
2861 862
2862 863
2863 864
2864 865
2865 866
2866 867
2867 868
2868 869
2869 870
2870 871
2871 872
2872 873
2873 874
2874 875
2875 876
2876 877
2877 878
2878 879
2879 880
2880 881
2881 882
2882 883
2883 884
2884 885
2885 886
2886 887
2887 888
2888 889
2889 890
2890 891
2891 892
2892 893
2893 894
2894 895
2895 896
2896 897
2897 898
2898 899
2899 900
2900 901
2901 902
2902 903
2903 904
2904 905
2905 906
2906 907
2907 908
2908 909
2909 910
2910 911
2911 912
2912 913
2913 914
2914 915
2915 916
2916 917
2917 918
2918 919
2919 920
2920 921
2921 922
2922 923
2923 924
2924 925
2925 926
2926 927
2927 928
2928 929
2929 930
2930 931
2931 932
2932 933
2933 934
2934 935
2935 936
2936 937
2937 938
2938 939
2939 940
2940 941
2941 942
2942 943
2943 944
2944 945
2945 946
2946 947
2947 948
2948 949
2949 950
2950 951
2951 952
2952 953
2953 954
2954 955
2955 956
2956 957
2957 958
2958 959
2959 960
2960 961
2961 962
2962 963
2963 964
2964 965
2965 966
2966 967
2967 968
2968 969
2969 970
2970 971
2971 972
2972 973
2973 974
2974 975
2975 976
2976 977
2977 978
2978 979
2979 980
2980 981
2981 982
2982 983
2983 984
2984 985
2985 986
2986 987
2987 988
2988 989
2989 990
2990 991
2991 992
2992 993
2993 994
2994 995
2995 996
2996 997
2997 998
2998 999
2999 1000

```

haltio - cause local abort event for read and write channels

```

.sbtcl | haltio - cause local abort event for read and write channels
|
| Entry: R2 ->channel block
|
| NOTE: R2 is preserved.
|
| haltio: mov HALBERT,r1
|          mov c..rsw(r2),r0
|          jsr pc,fsa
|          mov r0,c..rsw(r2)
|
|          mov HALBERT,r1
|          mov c..rsw(r2),r0
|          jsr pc,fsa
|          mov r0,c..rsw(r2)
|
|          rts pc

```

loktil - abort ALL I/O for ALL channels owned by task

```

.sbtcl | loktil - abort ALL I/O for ALL channels owned by task
|
| Entry: (Called via dbail mechanism)
|          R0 = Channel Index
|          R2 ->Channel Block
|          R4 ->RIB
|
| loktil: r4,c..tbl(r2) ; this the guy?
|          mov r0,r4 ; no, spare him
|          rts pc ; yes, knock down the construction

```

xsqnd. list

2058
2059
2060

56 005250 004767 177716
57 005254 012604

Wed Aug 25 16:22:50 1982

jsr pc, haltio
mov (sp)+, r4

; abort all t/O

62


```

2107 EXECUTIVE POOL POINTER ROUTINES MACRO V04.00 25-AUG-82 17:30:56 PAGE 37
2108 |
2109 | SETUP EXECUTIVE POOL BLOCKS
2110 |
2111 |
2112 |
2113 |
2114 |
2115 |
2116 |
2117 |
2118 |
2119 |
2120 |
2121 |
2122 |
2123 |
2124 |
2125 |
2126 |
2127 |
2128 |
2129 |
2130 |
2131 |
2132 |
2133 |
2134 |
2135 |
2136 |
2137 |
2138 |
2139 |
2140 |
2141 |
2142 |
2143 |
2144 |
2145 |
2146 |

      .sbtll |      setup - setup executive pool blocks
      |
      |      Entry:      R4 ->SCB
      |
      |      Exit:
      |
      |      Pool blocks setup
      |
      |      setup:
      |      | Buy pool space from the executive
      |      | want 2 command blocks @ 4 bytes each
      |      | plus 2 $FORKL context blocks @ 10. bytes each
      |      | allocate space from RSX pool
      |      | PC, $ALOCB
      |      | JSR
      |      | bcs 100$ ; Couldn't
      |
      |      ; stuff pool block addresses at negative offsets from channel block table
      |      | funtbl,rl
      |      | mov r0,-(rl) ; stuff addresses at negative offsets
      |      | mov r4,r0 ; R0 ->transmit command block in pool
      |      | add r0,-(rl) ; (step past the block itself)
      |      | mov r0,-(rl) ; R0 ->receive command block in pool
      |      | add r4,r0 ; (step past the block itself)
      |      | add r6,r0 ; ($FORKL wants address of third word + 2)
      |      | mov r0,-(rl) ; R0 ->transmit $FORKL context block
      |      | add r12,r0 ; (point past next block)
      |      | mov r0,-(rl) ; R0 ->receive $FORKL context block
      |
      |      ; load driver context information into alternate $FORKL context blocks
      |      | r4,-(sp) ; (save SCB pointer)
      |      | mov s,frkl0(r4),r0 ; R0 = driver context word from SCB
      |      | jsr pc,frklinp ; R4 ->$FORKL input context block
      |      | mov r0,2(r4)
      |      | jsr pc,frkout ; R4 ->$FORKL output context block
      |      | mov r0,2(r4)
      |      | mov (spi),r4 ; (restore SCB pointer)
      |
      |      100$;
      |      rts
      |      pc

```


$$\begin{aligned} \text{b) } & \text{if } \mathbf{u} \in \mathbf{U} \text{ then } \mathbf{u} = \mathbf{u}_1 + \mathbf{u}_2 \text{ where } \mathbf{u}_1 \in \mathbf{U}_1 \text{ and } \mathbf{u}_2 \in \mathbf{U}_2 \\ \text{c) } & \text{if } \mathbf{u} \in \mathbf{U} \text{ then } \mathbf{u} = \mathbf{u}_1 + \mathbf{u}_2 \text{ where } \mathbf{u}_1 \in \mathbf{U}_1 \text{ and } \mathbf{u}_2 \in \mathbf{U}_2 \end{aligned}$$

exped. list

2204 56 005522 032700 000010
2205 57 005526 001007
2206

Wed Aug 25 16:22:50 1982

b1c pp.debug,r0
bne 10\$

EXECUTIVE POOL ROUTINES MACRO V04.00 25-AUG-82 17:30:56 PAGE 38-1

SETINT - SETUP INTERRUPT REGISTERS

```

2206 58 005530 005002      clr      r2
2207 59 005532 156102      blab     1(r1),r2
2208 60 005536 006202      asr      r2
2209 61 005540 004767      jsr      pc,setup ; R2 ->Channel Block
2210 62 005544 000404      bc       20$
2211 63
2212 64 005546 042700 000010      blic   0'OnsDebug,r0 ; clear debug flag for later compares
2213 65 005552 012702 001154      mov     0'debugcb,r2
2214 66 005556 000207      rts      pc
2215 67
2216 68
2217 69
2218 70
2219 71
2220 72
2221 73
2222 74
2223 75
2224 76
2225 77
2226 78 005560 016701 172242      mov     un0tbl-4,r1
2227 79 005560 016701 172242      rts      pc
2228 80 005564 000207
2229 81
2230 82
2231 83
2232 84
2233 85
2234 86
2235 87
2236 88
2237 89
2238 90
2239 91
2240 92 005566 016701 172236      mov     un0tbl-2,r1
2241 93 005572 000207      rts      pc
2242 94
2243 95
2244 96
2245 97
2246 98
2247 99
2248 100
2249 101
2250 102
2251 103
2252 104
2253 105
2254 106
2255 107
2256 108
2257 109
2258 110
2259 111
2260 112
2261 113
2262 114
2263 115
2264 116
2265 117
2266 118
2267 119
2268 120
2269 121
2270 122
2271 123
2272 124
2273 125
2274 126
2275 127
2276 128
2277 129
2278 130
2279 131
2280 132
2281 133
2282 134
2283 135
2284 136
2285 137
2286 138
2287 139
2288 140
2289 141
2290 142
2291 143
2292 144
2293 145
2294 146
2295 147
2296 148
2297 149
2298 150
2299 151
2300 152
2301 153
2302 154
2303 155
2304 156
2305 157
2306 158
2307 159
2308 160
2309 161
2310 162
2311 163
2312 164
2313 165
2314 166
2315 167
2316 168
2317 169
2318 170
2319 171
2320 172
2321 173
2322 174
2323 175
2324 176
2325 177
2326 178
2327 179
2328 180
2329 181
2330 182
2331 183
2332 184
2333 185
2334 186
2335 187
2336 188
2337 189
2338 190
2339 191
2340 192
2341 193
2342 194
2343 195
2344 196
2345 197
2346 198
2347 199
2348 200
2349 201
2350 202
2351 203
2352 204
2353 205
2354 206
2355 207
2356 208
2357 209
2358 210
2359 211
2360 212
2361 213
2362 214
2363 215
2364 216
2365 217
2366 218
2367 219
2368 220
2369 221
2370 222
2371 223
2372 224
2373 225
2374 226
2375 227
2376 228
2377 229
2378 230
2379 231
2380 232
2381 233
2382 234
2383 235
2384 236
2385 237
2386 238
2387 239
2388 240
2389 241
2390 242
2391 243
2392 244
2393 245
2394 246
2395 247
2396 248
2397 249
2398 250
2399 251
2400 252
2401 253
2402 254
2403 255
2404 256
2405 257
2406 258
2407 259
2408 260
2409 261
2410 262
2411 263
2412 264
2413 265
2414 266
2415 267
2416 268
2417 269
2418 270
2419 271
2420 272
2421 273
2422 274
2423 275
2424 276
2425 277
2426 278
2427 279
2428 280
2429 281
2430 282
2431 283
2432 284
2433 285
2434 286
2435 287
2436 288
2437 289
2438 290
2439 291
2440 292
2441 293
2442 294
2443 295
2444 296
2445 297
2446 298
2447 299
2448 300
2449 301
2450 302
2451 303
2452 304
2453 305
2454 306
2455 307
2456 308
2457 309
2458 310
2459 311
2460 312
2461 313
2462 314
2463 315
2464 316
2465 317
2466 318
2467 319
2468 320
2469 321
2470 322
2471 323
2472 324
2473 325
2474 326
2475 327
2476 328
2477 329
2478 330
2479 331
2480 332
2481 333
2482 334
2483 335
2484 336
2485 337
2486 338
2487 339
2488 340
2489 341
2490 342
2491 343
2492 344
2493 345
2494 346
2495 347
2496 348
2497 349
2498 350
2499 351
2500 352
2501 353
2502 354
2503 355
2504 356
2505 357
2506 358
2507 359
2508 360
2509 361
2510 362
2511 363
2512 364
2513 365
2514 366
2515 367
2516 368
2517 369
2518 370
2519 371
2520 372
2521 373
2522 374
2523 375
2524 376
2525 377
2526 378
2527 379
2528 380
2529 381
2530 382
2531 383
2532 384
2533 385
2534 386
2535 387
2536 388
2537 389
2538 390
2539 391
2540 392
2541 393
2542 394
2543 395
2544 396
2545 397
2546 398
2547 399
2548 400
2549 401
2550 402
2551 403
2552 404
2553 405
2554 406
2555 407
2556 408
2557 409
2558 410
2559 411
2560 412
2561 413
2562 414
2563 415
2564 416
2565 417
2566 418
2567 419
2568 420
2569 421
2570 422
2571 423
2572 424
2573 425
2574 426
2575 427
2576 428
2577 429
2578 430
2579 431
2580 432
2581 433
2582 434
2583 435
2584 436
2585 437
2586 438
2587 439
2588 440
2589 441
2590 442
2591 443
2592 444
2593 445
2594 446
2595 447
2596 448
2597 449
2598 450
2599 451
2600 452
2601 453
2602 454
2603 455
2604 456
2605 457
2606 458
2607 459
2608 460
2609 461
2610 462
2611 463
2612 464
2613 465
2614 466
2615 467
2616 468
2617 469
2618 470
2619 471
2620 472
2621 473
2622 474
2623 475
2624 476
2625 477
2626 478
2627 479
2628 480
2629 481
2630 482
2631 483
2632 484
2633 485
2634 486
2635 487
2636 488
2637 489
2638 490
2639 491
2640 492
2641 493
2642 494
2643 495
2644 496
2645 497
2646 498
2647 499
2648 500
2649 501
2650 502
2651 503
2652 504
2653 505
2654 506
2655 507
2656 508
2657 509
2658 510
2659 511
2660 512
2661 513
2662 514
2663 515
2664 516
2665 517
2666 518
2667 519
2668 520
2669 521
2670 522
2671 523
2672 524
2673 525
2674 526
2675 527
2676 528
2677 529
2678 530
2679 531
2680 532
2681 533
2682 534
2683 535
2684 536
2685 537
2686 538
2687 539
2688 540
2689 541
2690 542
2691 543
2692 544
2693 545
2694 546
2695 547
2696 548
2697 549
2698 550
2699 551
2700 552
2701 553
2702 554
2703 555
2704 556
2705 557
2706 558
2707 559
2708 560
2709 561
2710 562
2711 563
2712 564
2713 565
2714 566
2715 567
2716 568
2717 569
2718 570
2719 571
2720 572
2721 573
2722 574
2723 575
2724 576
2725 577
2726 578
2727 579
2728 580
2729 581
2730 582
2731 583
2732 584
2733 585
2734 586
2735 587
2736 588
2737 589
2738 590
2739 591
2740 592
2741 593
2742 594
2743 595
2744 596
2745 597
2746 598
2747 599
2748 600
2749 601
2750 602
2751 603
2752 604
2753 605
2754 606
2755 607
2756 608
2757 609
2758 610
2759 611
2760 612
2761 613
2762 614
2763 615
2764 616
2765 617
2766 618
2767 619
2768 620
2769 621
2770 622
2771 623
2772 624
2773 625
2774 626
2775 627
2776 628
2777 629
2778 630
2779 631
2780 632
2781 633
2782 634
2783 635
2784 636
2785 637
2786 638
2787 639
2788 640
2789 641
2790 642
2791 643
2792 644
2793 645
2794 646
2795 647
2796 648
2797 649
2798 650
2799 651
2800 652
2801 653
2802 654
2803 655
2804 656
2805 657
2806 658
2807 659
2808 660
2809 661
2810 662
2811 663
2812 664
2813 665
2814 666
2815 667
2816 668
2817 669
2818 670
2819 671
2820 672
2821 673
2822 674
2823 675
2824 676
2825 677
2826 678
2827 679
2828 680
2829 681
2830 682
2831 683
2832 684
2833 685
2834 686
2835 687
2836 688
2837 689
2838 690
2839 691
2840 692
2841 693
2842 694
2843 695
2844 696
2845 697
2846 698
2847 699
2848 700
2849 701
2850 702
2851 703
2852 704
2853 705
2854 706
2855 707
2856 708
2857 709
2858 710
2859 711
2860 712
2861 713
2862 714
2863 715
2864 716
2865 717
2866 718
2867 719
2868 720
2869 721
2870 722
2871 723
2872 724
2873 725
2874 726
2875 727
2876 728
2877 729
2878 730
2879 731
2880 732
2881 733
2882 734
2883 735
2884 736
2885 737
2886 738
2887 739
2888 740
2889 741
2890 742
2891 743
2892 744
2893 745
2894 746
2895 747
2896 748
2897 749
2898 750
2899 751
2900 752
2901 753
2902 754
2903 755
2904 756
2905 757
2906 758
2907 759
2908 760
2909 761
2910 762
2911 763
2912 764
2913 765
2914 766
2915 767
2916 768
2917 769
2918 770
2919 771
2920 772
2921 773
2922 774
2923 775
2924 776
2925 777
2926 778
2927 779
2928 780
2929 781
2930 782
2931 783
2932 784
2933 785
2934 786
2935 787
2936 788
2937 789
2938 790
2939 791
2940 792
2941 793
2942 794
2943 795
2944 796
2945 797
2946 798
2947 799
2948 800
2949 801
2950 802
2951 803
2952 804
2953 805
2954 806
2955 807
2956 808
2957 809
2958 810
2959 811
2960 812
2961 813
2962 814
2963 815
2964 816
2965 817
2966 818
2967 819
2968 820
2969 821
2970 822
2971 823
2972 824
2973 825
2974 826
2975 827
2976 828
2977 829
2978 830
2979 831
2980 832
2981 833
2982 834
2983 835
2984 836
2985 837
2986 838
2987 839
2988 840
2989 841
2990 842
2991 843
2992 844
2993 845
2994 846
2995 847
2996 848
2997 849
2998 850
2999 851
3000 852
3001 853
3002 854
3003 855
3004 856
3005 857
3006 858
3007 859
3008 860
3009 861
3010 862
3011 863
3012 864
3013 865
3014 866
3015 867
3016 868
3017 869
3018 870
3019 871
3020 872
3021 873
3022 874
3023 875
3024 876
3025 877
3026 878
3027 879
3028 880
3029 881
3030 882
3031 883
3032 884
3033 885
3034 886
3035 887
3036 888
3037 889
3038 890
3039 891
3040 892
3041 893
3042 894
3043 895
3044 896
3045 897
3046 898
3047 899
3048 900
3049 901
3050 902
3051 903
3052 904
3053 905
3054 906
3055 907
3056 908
3057 909
3058 910
3059 911
3060 912
3061 913
3062 914
3063 915
3064 916
3065 917
3066 918
3067 919
3068 920
3069 921
3070 922
3071 923
3072 924
3073 925
3074 926
3075 927
3076 928
3077 929
3078 930
3079 931
3080 932
3081 933
3082 934
3083 935
3084 936
3085 937
3086 938
3087 939
3088 940
3089 941
3090 942
3091 943
3092 944
3093 945
3094 946
3095 947
3096 948
3097 949
3098 950
3099 951
3100 952
3101 953
3102 954
3103 955
3104 956
3105 957
3106 958
3107 959
3108 960
3109 961
3110 962
3111 963
3112 964
3113 965
3114 966
3115 967
3116 968
3117 969
3118 970
3119 971
3120 972
3121 973
3122 974
3123 975
3124 976
3125 977
3126 978
3127 979
3128 980
3129 981
3130 982
3131 983
3132 984
3133 985
3134 986
3135 987
3136 988
3137 989
3138 990
3139 991
3140 992
3141 993
3142 994
3143 995
3144 996
3145 997
3146 998
3147 999
3148 1000
3149 1001
3150 1002
3151 1003
3152 1004
3153 1005
3154 1006
3155 1007
3156 1008
3157 1009
3158 1010
3159 1011
3160 1012
3161 1013
3162 1014
3163 1015
3164 1016
3165 1017
3166 1018
3167 1019
3168 1020
3169 1021
3170 1022
3171 1023
3172 1024
3173 1025
3174 1026
3175 1027
3176 1028
3177 1029
3178 1030
3179 1031
3180 1032
3181 1033
3182 1034
3183 1035
3184 1036
3185 1037
3186 1038
3187 1039
3188 1040
3189 1041
3190 1042
3191 1043
3192 1044
3193 1045
3194 1046
3195 1047
3196 1048
3197 1049
3198 1050
3199 1051
3200 1052
3201 1053
3202 1054
3203 1055
3204 1056
3205 1057
3206 1058
3207 1059
3208 1060
3209 1061
3210 1062
3211 1063
3212 1064
3213 1065
3214 1066
3215 1067
3216 1068
3217 1069
3218 1070
3219 1071
3220 1072
3221 1073
3222 1074
3223 1075
3224 1076
3225 1077
3226 1078
3227 1079
3228 1080
3229 1081
3230 1082
3231 1083
3232 1084
3233 1085
3234 1086
3235 1087
3236 1088
3237 1089
3238 1090
3239 1091
3240 1092
3241 1093
3242 1094
3243 1095
3244 1096
3245 1097
3246 1098
3247 1099
3248 1100
3249 1101
3250 1102
3251 1103
3252 1104
3253 1105
3254 1106
3255 1107
3256 1108
3257 1109
3258 1110
3259 1111
3260 1112
3261 1113
3262 1114
3263 1115
3264 1116
3265 1117
3266 1118
3267 1119
3268 1120
3269 1121
3270 1122
3271 1123
3272 1124
3273 1125
3274 1126
3275 1127
3276 1128
3277 1129
3278 1130
3279 1131
3280 1132
3281 1133
3282 1134
3283 1135
3284 1136
3285 1137
3286 1138
3287 1139
3288 1140
3289 1141
3290 1142
3291 1143
3292 1144
3293 1145
3294 1146
3295 1147
3296 1148
3297 1149
3298 1150
3299 1151
3300 1152
3301 1153
3302 1154
3303 1155
3304 1156
3305 1157
3306 1158
3307 1159
3308 1160
3309 1161
3310 1162
3311 1163
3312 1164
3313 1165
3314 1166
3315 1167
3316 1168
3317 1169
3318 1170
3319 1171
3320 1172
3321 1173
3322 1174
3323 1175
3324 1176
3325 1177
3326 1178
3327 1179
3328 1180
3329 1181
3330 1182
3331 1183
3332 1184
3333 1185
3334 1186
3335 1187
3336 1188
3337 1189
3338 1190
3339 1191
3340 1192
3341 1193
3342 1194
3343 1195
3344 1196
3345 1197
3346 1198
3347 1199
3348 1200
3349 1201
3350 1202
3351 1203
3352 1204
3353 1205
3354 1206
3355 1207
3356 1208
3357 1209
3358 1210
3359 1211
3360 1212
3361 1213
3362 1214
3363 1215
3364 1216
3365 1217
3366 1218
3367 1219
3368 1220
3369 1221
3370 1222
3371 1223
3372 1224
3373 1225
3374 1226
3375 1227
3376 1228
3377 1229
3378 1230
3379 1231
3380 1232
3381 1233
3382 1234
3383 1235
3384 1236
3385 1237
3386 1238
3387 1239
3388 1240
3389 1241
3390 1242
3391 1243
3392 1244
3393 1245
3394 1246
3395 1247
3396 1248
3397 1249
3398 1250
3399 1251
3400 1252
3401 1253
3402 1254
3403 1255
3404 1256
3405 1257
3406 1258
3407 1259
3408 1260
3409 1261
3410 1262
3411 1263
3412 1264
3413 1265
3414 1266
3415 1267
3416 1268
3417 1269
3418 1270
3419 1271
3420 1272
3421 1273
3422 1274
3423 1275
3424 1276
3425 1277
3426 1278
3427 1279
3428 1280
3429 1281
3430 1282
3431 1283
3432 1284
3433 1285
3434 1286
3435 1287
3436 1288
3437 1289
3438 1290
3439 1291
3440 1292
3441 1293
3442 1294
3443 1295
3444 1296
3445 1297
3446 1298
3447 1299
3448 1300
3449 1301
3450 1302
3451 1303
3452 1304
3453 1305
3454 1306
3455 1307
3456 1308
3457 1309
3458 1310
3459 1311
3460 1312
3461 1313
3462 1314
3463 1315
3464 1316
3465 1317
3466 1318
3467 1319
3468 1320
3469 1321
3470 1322
3471 1323
3472 1324
3473 1325
3474 1326
3475 1327
3476 1328
3477 1329
3478 1330
3479 1331
3480 
```

Wed Aug 25 16:22:50 1982

xcped.lst

2264 113 005574
 2265 114 005574 012702 001154*
 2266

setdbr:

mov

ldbugcb,r2

Wed Aug 25 16:22:50 1982

acqmd.lst

```

2266 EXECUTIVE POOL POINTER ROUTINES MACRO V04.00 25-AUG-82 17:30:56 PAGE 38-2
2267 | SETBRC - RETURN ADDRESS OF DEBUG CHANNEL BLOCK
2268
2269 115 005600 005162 000000          tst      c..tcbr(r2)
2270 116 005604 001410                beq      50$
2271 117 005606 026162 000004          cmp      l..tcbr(r1),c..tcbr(r2)
2272 118 005614 001407                beq      100$
2273 U 119 005616 012700 000000          mov      #IE.DAA40377,R0
2274 120 005622 000261                sec
2275 121 005624 000403                bc      l..tcbr(r1),c..tcbr(r2)
2276 122 005626 016162 000004          mov      50$:
2277 123 100$:                          br      100$ ; (fall into 100$)
2278 124 005634 000207                pc
2279 125
2280 126
2281 127
2282 128
2283 129
2284 130
2285 131
2286 132
2287 133
2288 134
2289 135
2290 136
2291 137
2292 138
2293 139
2294 140
2295 141
2296 142
2297 143 005636 005002                setqrc:  clr      r2
2298 144 005636 005002                bisb     l..chr-2(r1),r2
2299 145 005640 156102 000030          jsr      pc,setctcp
2300 146 005644 004767 177600          rts      pc
2301 147 005650 000207
2302 148
2303 149
2304 150
2305 151
2306 152
2307 153
2308 154
2309 155
2310 156
2311 157
2312 158
2313 159
2314 160
2315 161
2316 162
2317 163
2318 164
2319 165
2320 166 007652 004012                setqrc:  clr      r2
2321 167 007652 004012                bisb     l..chr-2(r1),r2
2322 168 007654 154012 000030          jsr      pc,setctcp
2323 169 007654 004012 177600          rts      pc
2324

```

setqrc - return address of channel block for non-transfer requests

Entry: R1 -> I/O Packet

Exit: R2 -> Channel Block

Error: CARRY SET

Note: R0 = RSX-11M Error Code

Preserves R1

setqrc: r2

l..chr-2(r1),r2

pc,setctcp

pc

setqrc - return address of channel block for transfer requests

Entry: R1 -> I/O Packet

Exit: R2 -> Channel Block

Error: CARRY SET

Note: R0 = RSX-11M Error Code

Preserves R1

setqrc: r2

l..chr-2(r1),r2

pc,setctcp

pc

Wed Aug 25 16:22:50 1982

xymcd.lst

2124	170	005664	103407	bcg	1005
2125	171	005666	026162	cmp	i.tcb(r1),c..tcb(r2)
2126					

2126 EXECUTIVE POOL POINTER ROUTINES MACRO V04.00 25-AUG-82 17:30:56 PAGE 38-3
 2127 | SETBRC - RETURN ADDRESS OF CHANNEL BLOCK FOR TRANSFER REQUEST

2128 U
 2129 172 005674 001403 beq 100\$
 2130 173 005676 012700 mov \$1E.0NA60177,r0
 2131 174 005702 000261 sec
 2132 175 005704 000207 100\$: rts pc
 2133 176
 2134 177
 2135 178
 2136 179
 2137 180
 2138 181
 2139 182
 2140 183
 2141 184
 2142 185
 2143 186
 2144 187 005706
 2145 188 005706 016204 172110
 2146 189 005712 000207
 2147 190
 2148 191
 2149 192
 2150 193
 2151 194
 2152 195
 2153 196
 2154 197
 2155 198
 2156 199
 2157 200
 2158 201 005714
 2159 202 005714 016704 172104
 2160 203 005720 000207
 2161 204
 2162 205
 2163 206
 2164 207
 2165

.sbtbl | frkinp - return pointer to input context block for \$FORK1

; Entry: None

; Exit: R4 ->\$FORK1 input context block

; frkinp: mov un0tbl-10,r4
 rts pc

.sbtbl | frkout - return pointer to output context block for \$FORK1

; Entry: None

; Exit: R4 ->\$FORK1 output context block

; frkout: mov un0tbl-6,r4
 rts pc

.sbtbl |

.sbtbl |

.title Non-Pool Data-Bases

```

2365  NON-POOL DATA-BASE
2366  | NON-POOL DATA-BASE
2367
2368
2369
2370
2371
2372  5 005722 005726*
2373  6 005724 005726*
2374  7 005726
2375
2376
2377
2378
2379
2380

```


input.lst

2438 56
2439 57
2440

Wed Aug 25 16:22:50 1982

.WORD 512.
.WORD UN'init'SCB

;DEFAULT BUFFER SIZE
;POINTER TO SCB

74

Wpnd. list

2498 007436 007450*
2499 007140 000000
2500

Wed Aug 25 16:22:50 1982

.WORD UNUSCB
.WORD 0

:POINTER TO SUB
;TCB POINTER

76

```

2500 PSX-11M RXL DATA-BASE MACRO V04.00 25-AUG-82 17:30:56 PAGE 40-2
2501 | STATUS CONTROL BLOCK (S/CB)
2502
2503 .BLKW 3 ;U.BUF, U.CNT
2504
2505
2506
2507
2508
2509
2510
2511
2512
2513
2514
2515
2516
2517
2518
2519
2520
2521
2522
2523
2524
2525
2526
2527
2528
2529
2530
2531
2532
2533
2534
2535
2536
2537

007442
0000034
102
103
104
105
106
107
108
109

        .if df UMR
        .if eq 0 U.umr = . - unucba; /* define UMR allocation block offset */
        .word 0 ; link
        .word 0 ; first UMR
        .word 0 ; # of UMR's * 4
        .word 0
        .endc ; df UMR

        .IF EQ 0
        uncbn = . - unucba; /* measure first UCB for size */
        .ENDC
        ; build S/CB
        ;
        uncbn: S/CB 0
        UNUCB:
        .WORD 0, -2 ;I/O QUEUE LISTHEAD
        .BYTE unucba, un0vec/4; PRIORITY, DEVICE INTERRUPT VECTOR
        .BYTE 0, 0 ;CURRENT TIMEOUT, INITIAL TIMEOUT
        .WORD 0*2, 0 ;CONTROLLER INDEX, CONTROLLER STATUS
        .WORD un0cst ;DEVICE CSR ADDRESS
        .BLKW 1 ;I/O PACKET ADDRESS
        .BLKW 4 ;FORK BLOCK STORAGE
        .IFDF LSSDRV 6 MSSMRZ ;DRIVER RELOCATION BIAS
        .BLKW 1
        .ENDC
$MREID:
        .end
0000001

```