	<b>x</b>		יעם ^ ^
REPORT DOC	UMENTATION	PAGE	
ublic reporting burden for this collection of informa jathering and maintaining the data needed, and com collection of information, including suggestions for r avis highway, Suite 1204, Arlington, VA 22202-4302	tion is estimated to average 1 hour bleting and reviewing the collection ducing this burden, to Washington , and to the Office of Management	per response, n of informatii Headquarter and Budget, f	D-A224 476
AGENCY USE ONLY (Leave blank)	2. REPORT DATE 1990	3. REPORT TYPE	E AND DATES COVERED
. TITLE AND SUBTITLE	A	IINCOIS/ <i>U</i> .	5. FUNDING NUMBERS
A VHDL INTERFACE FOR A	ALTERA DESIGN FII	JES	
. AUTHOR(S) JEROME PAUL NUTTER			
PERFORMING ORGANIZATION NAME AFIT Student at: Wrigh	(S) AND ADDRESS(ES) t State Univ		8. PERFORMING ORGANIZATION REPORT NUMBER AFIT/CI/CIA - 90-046
SPONSORING/MONITORING AGENCY AFIT/CI Wright-Ptatterson AFB O	NAME(S) AND ADDRESS	(ES)	10. SPONSORING / MONITORING AGENCY REPORT NUMBER
1. SUPPLEMENTARY NOTES		<u> </u>	I
2a. DISTRIBUTION/AVAILABILITY STA Approved for Public Rele Distribution Unlimited ERNEST A. HAYGOOD, lst L Executive Officer, Civil	TEMENT ase IAW AFR 190-1 t, USAF ian Institution H	Programs	12b. DISTRIBUTION CODE
3. ABSTRACT (Maximum 200 words)			DTIC ELECTE AUGO 1 1990 Co B
4. SUBJECT TERMS			15. NUMBER OF PAGES 137 16. PRICE CODE
7. SECURITY CLASSIFICATION 18. OF REPORT UNCLASSIFIED	SECURITY CLASSIFICATION OF THIS PAGE	N 19. SECURITY CLA OF ABSTRACT	SSIFICATION 20. LIMITATION OF ABSTR
5N 7540-01-280-5500 9	0 07 8	1 071	Standard Form 298 (Rev. 2-8 Prescribed by ANSI Std. 239-18 298-102

A VHDL INTERFACE FOR ALTERA

-- 1-

DESIGN FILES

A thesis submitted in partial fulfillment of the requirements for the degree of Master of Science

By

JEROME PAUL NUTTER B.S., Troy State University, 1984

> 1990 Wright State University

> > 90 07 11 071

# WRIGHT STATE UNIVERSITY SCHOOL OF GRADUATE STUDIES

July 6, 1990

I HEREBY RECOMMEND THAT THE THESIS PREPARED UNDER MY SUPERVISION BY Jerome P. Nutter ENTITLED <u>A VHDL Interface</u> for Altera Design Files BE ACCEPTED IN PARTIAL FULFILLMENT OF THE REQUIREMENTS FOR THE DEGREE OF Master of Science.

Direct is

Department Chair

Committee on Final Examina

Dean of the School of Graduate Studies

Acce	ssion For			
NTIS	GRA&I	R		
DTIC	TAB	ñ		
Unan	nounced	ŏ		
Just	ification_			
By	·····			
Distr	ibution/			
Avat	Availability Codes			
	Avail and	/or		
Dist	Special			
11				



#### ABSTRACT

Nutter, Jerome Paul. M.S., Department of Computer Science and Engineering, Wright State University, 1990. A VHDL Interface for Altera Design Files.

Altera Erasable Programmable Logic Devices (EPLDs) are chips that can be custom designed. These EPLDs are individually described by their Altera Design Files (ADFs). The language structure of ADFs is not directly supported by the Very High Speed Integrated Circuit (VHSIC) Hardware Description Language (VHDL). VHDL is a software language that was selected as the IEEE standard for a hardware description language.

This thesis describes a program that is capable of transforming an ADF into a VHDL entity declaration and entity structural architecture. The scope of ADFs the program transforms is limited to ADFs that contained only Altera primitives and are not of the State Machine Format.

The transformation program was developed on a Personal Computer (PC) and the programing language used was Turbo C by Borland.

Further development of this program in an expanded way would be a useful direction for future research.

iii

## TABLE OF CONTENTS

I.	INTRODUCTION
	Overview1
	Background
	Problem
	Scope
	Assumptions
	Approach
	Sequence of Presentation9
II.	DETAILED ANALYSIS10
	Projected Use
	Current Capabilities and Limitations
	Performance
	Design Conditions16
	Exact Design Requirements
	Conditions Under Use
	Imposed Constraints

	Established Design Criteria
	Reasons for Program Development
III	DESIGN
	Main Program Structure
	Parsing Code and Data Structure of Tokens
	Name Modifying Code
	Entity Declaration Generating Code
	Entity Architecture Generating Code
	Driver Code
IV.	PROGRAM TESTING
	Testing Methods
	Major Modifications
v.	CONCLUSIONS AND RECOMMENDATIONS
	Major Solutions
	Recommendations
APPI	ENDICES

Α.	Test Files
	Decoder ADF
	Swim ADF
в.	Sample Transformed File
	Transformed Decoder File
c.	Supplemental VHDL Package Source Code
	Altpk.vhd
D.	User Manual
	Required Files
	Command Line Entry
E.	Source Code for Transformation Program
	adftovhd.c
	adftovhd.h
	alt_equa.h60
	asciidef.h60
	name_mod.h61

alt_inst.h	. 62
calloc.h	.63
new_fncs.h	.63
tokens.h	.64
altera_t.h	.65
display.h	.66
altransf.h	.67
ent_arch.hc	. 67
calloc.c	.69
new_fncs.c	.73
alt_equa.c	.83
name_mod.c	.89
alt_inst.c	.94
altera_p.c	.103
ent_arch.c	.111
altransf.c	.129

# Page

BIBLIOGRAPHY	 

## LIST OF FIGURES

Figure						Pa	ge
1.	Altera	to	VHDL	Interface	Overview	••••	.2
2.	Transfo	orma	ation	Process			.25

#### I. INTRODUCTION

This thesis describes a computer program that translates descriptions of a class of programmable logic devices from a proprietary format (Altera EPLDs) to an industry standard format (VHDL). The reader is expected to be familiar with VHDL, the Altera Programmable Logic User System (A+PLUS), and EPLDs. References in the bibliography (3, 5, 6, 7, 8) can be used for refreshment of a specific topic.

#### Overview

Figure 1 shows the overall structure of the Altera and VHDL interface. The figure is provided as a guide for the transformation process.

Through the A+PLUS system, an ADF is created. This ADF is what is used to program an EPLD. The ADF represents a digital device description.

The transformation program is the subject of this thesis. The program transforms an ADF to a VHDL entity description file. The entity description file contains an entity declaration and entity architecture. The entity file name is selected by the user and must have a ".vhd" extension.

The new file can then be processed by a VHDL analyzer. The analyzer accesses predefined Altera primitive component

descriptions during the analysis. If the analysis is successful, the entity declaration and entity architecture are stored in a VHDL library. The new entity can now be used in a larger entity description. The operation of the new entity can also be simulated using a VHDL simulator.

Altera



Figure 1. Altera to VHDL Interface Overview

#### Background

The Very High Speed Integrated Circuit (VHSIC) Hardware Description Language (VHDL) is a full bodied software language that supports hardware device design and simulation. VHDL was developed at the request of the Department of Defense, and is approved and accepted by the

IEEE as the standard for a hardware description language. VHDL provides the capability to declare, describe, and simulate hardware devices.

VHDL hardware devices are referred to as entities. An entity is made up of a declaration and an architecture. The declaration contains the name of the entity and associated ports. Ports are the input and output paths of the entity. The entity architecture is a description of how the device operates.

There are two types of architectures. The first type of entity architecture is behavioral. Behavioral architectures describe an entity in terms of signal declarations and signal assignment statements. Signals are the paths or connections between ports. Signal assignment statements are VHDL processes that contain timing information.

The second type of entity architecture is structural. Structural architectures describe an entity in terms of signal declarations and signal assignments but, also include component declarations and component instantiations. Component declarations contain the name of an entity to be used and also the ports associated with that component. Component instantiations are individual representations of a component and any signal to port associations that are necessary. Typically, a structural architecture is composed of component instantiations with signal assignments that connect the instantiated components.

Developing an entity involves producing VHDL code for an entity declaration and entity architecture that can be analyzed by the VHDL analyzer. The VHDL analyzer checks VHDL code for syntactic and semantic correctness. Valid VHDL code is then stored in a VHDL library.

Once a declaration and architecture for an entity has been developed, the entity can be tested through the use of the VHDL software simulator. Input signals are established prior to simulation and output signals are recorded by the simulator. A report can be generated to print the results of a simulation run. The report contains the values, names, and event times of desired ports or signals described in the entity architecture. If the simulation reveals an unwanted result, the entity architecture can be modified and the simulation can be rerun.

The design and simulation are technology independent. If one desires, an entity can be tested using different architectures. Each architecture would represent a different behavior (technology).

VHDL is currently installed on the SUN computers at the Research Park.

Altera design files contain the information necessary to program EPLDs when using the Altera Programmable Logic User System (A+PLUS). ADFs represent hardware device descriptions. An ADF has seven major sections. Three of these sections OPTIONS, PART, and header are not germane to this thesis. The other five sections are discussed below and throughout this paper.

The header section is the first part of an ADF and contains textual information about the device being described. This information includes but is not limited to the name of the designer, date, revision number, EPLD used, and comments.

The second section of concern is the INPUTS section. This section lists the input pin names and possibly the actual pin numbers associated with the EPLD.

The third section is the OUTPUTS section. The OUTPUTS section lists the output pin names and optionally contains actual EPLD pin numbers.

The fourth section is the NETWORK section. This section lists the Altera primitives used in a particular design and the associated inputs and outputs for each primitive. An Altera primitive is one of many digital devices that are predefined by Altera and are used as building blocks for more complex circuit designs.

The last section of concern is the EQUATIONS section. The EQUATIONS section contains boolean descriptions of device nodes or possibly device outputs. A device node is a labeled connection in the ADF.

#### Problem

VHDL design libraries are composed of many basic and complex hardware components. Each component was created or described using a VHDL system. Outside of the VHDL environment, there exist many custom designed hardware devices which were developed using proprietary software packages. Unfortunately, the format used for the customized components is generally not compatible with VHDL. This makes it difficult (if not impossible) for a designer to incorporate components designed using proprietary software packages into VHDL simulations.

The Altera Erasable Programmable Logic Device family is a semi-custom chip design set. Altera chip designs are used in Wright State University's Computer Engineering Department's microprocessor laboratories. Although the structure of the Altera design files (ADF) is similar to a VHDL entity architecture, ADFs are not compatible with VHDL. A+PLUS is currently not capable of producing VHDL descriptions for Altera device designs. Therefore, there exists the problem of including existing Altera hardware devices in a VHDL design and simulation. A solution is to translate the ADFs into VHDL entity declarations and entity architectures.

#### Scope

The translation process described in this thesis is limited to ADFs that contain only Altera primitives and ADFs that were not created using State Machine Entry. State Machine Entry is a method for creating ADFs that describe the operation of state machine designs using Boolean expressions, truth tables, state diagrams, and Algorithmic State Machine charts.

Each ADF is transformed into a VHDL entity declaration and associated entity architecture of the structural type. The translation software runs under MS-DOS on an IBM Personal Computer (PC) or compatible.

#### Assumptions

In order to define and restrict the scope of the translation program, several assumptions were made before starting it's development:

 It was assumed that all ADFs to be converted by the transformation process would be valid ADFs;

2. The translation process developed would not be responsible for producing Altera primitive VHDL entity declarations or entity architectures. These would be present in the current working VHDL library and would be created as a separate project;

3. The translation process would establish the format for the Altera primitive components. The component format would include the component name, port names, port mode and port order;

4. The Altera input file and the translator produced output would both be in ASCII form.

#### Approach

Program prototyping would be used to develop the program under design. First a parser would be developed that would break down the ADF into individual tokens. The tokens would be stored in a structure that could be searched by an index. A set of procedures would be developed that scanned the tokens to extract the data necessary to then produce an entity declaration. Another set of procedures would be developed that would build a structural architecture of the entity by once again using the tokens. All procedures and functions would be verified individually after being written.

The entity declaration and entity architecture produced would then be transferred to a VHDL system to be tested on a VHDL analyzer. Modifications would be made as necessary

to the design program in order to produce an entity description that would be valid VHDL code.

#### Sequence of Presentation

This thesis is organized into five chapters. The five chapters are Introduction, Detailed Analysis, Design, Program Testing, and Conclusions and Recommendations.

After this Introduction section, the Detailed Analysis chapter explores in detail the thesis problem and defines the research intended. Next, the Design chapter describes the design process for the development of the transformation program. The Program Testing chapter discusses the testing process and the associated test files. Finally, the Conclusion and Recommendations chapter gives a summary of the success of this thesis and recommendations for further study.

#### II.DETAILED ANALYSIS

This section is concerned with a thorough analysis and explanation of the research problem. Many factors had an impact on the definition of the research problem. External, internal, and self imposed restrictions limited the scope of the problem.

The external factors discussed in this section are Projected Use, Design Conditions, Conditions Under Use, and Reasons For Program Development.

The internal factors affecting the problem are Current Capabilities and Limitations, and Performance.

Finally, the self imposed restrictions are covered in the Exact Design Requirements, Imposed Constraints, and Established Design Criteria areas.

#### Projected Use

The program that was developed during the research of this thesis is intended to be useful to a wide range of people. Users would include students, university staff, and outside organizations.

Students will be able to use the transformation program on the ADF files they develop during design studies. The ADF circuits can be tested prior to implementation in a large scale design. In addition to learning how to design

with the A+PLUS system, the student will be exposed to the VHDL description and simulation environment. Testing can be performed by the students and if flaws are detected, the design can be modified and retested. All of these steps could be performed prior to actual programming of an EPLD. Modifying a design on an EPLD involves erasing the EPLD and reprogramming the EPLD. That previously mentioned process could take as long as a half hour per reprogramming. Since the design and testing of a circuit can involve many redesign stages, a great amount of time could be saved by the student when using the transformation program and ultimately the VHDL environment.

University staff would be able to use the transformation program for all of the same reasons as students as well as for the following additions. Previous ADF designs that had been developed could be transformed and simulated in VHDL. Staff could evaluate a previous design more completely using the VHDL simulator. This would ensure better quality control for designs to be given to students for their use. The designs once stored on a VHDL system could then be incorporated into a much larger design for a more complete simulation. The tedious task of hardware testing for each design could be simplified and VHDL software simulations could be substituted. The time saved for staff would be especially valuable due to the limited amount of time they have for course development.

The use of the transforming program by outside organizations would only be limited by the number of institutions that requested the program and any restrictions placed on the use of the program by Wright State University. The transformation program would be useful to any organization that has ADFs that they would like to incorporate into a VHDL environment. These institutions might include individuals, private firms, other universities, and research groups that use the A+PLUS system.

### Current Capabilities and Limitations

Currently the design and simulation of electronic circuits described in ADFs is limited to the capabilities of the A+PLUS system. The use of a design in the VHDL arena is limited to designs that were completely done using VHDL code. There is no way known to the author of translating ADFs to VHDL legal code other than the transformation program developed during the research of this thesis.

The A+PLUS system is a stand alone design apparatus that utilizes the capabilities of a PC XT and an A+PLUS option board to create electronic circuit designs and encode these designs into EPLDs. The A+PLUS system also has a limited simulator for checking ADFs. Using the A+PLUS system a person can create an electronic design using schematic design entry, boolean entry, state machine entry, and

netlist entry. Schematic design entry, netlist entry and boolean entry are the only three methods that produce ADFs that can be processed by the transformation program. There are multiple schematic capture schemes offered with the A+PLUS system. The final product of all of the schematic capture methods is a valid ADF. Boolean entry is exactly what it states, entry using boolean equations. Netlist entry is the process of manually entering the description of a design using standard forms. The standard forms are limited to Altera design primitives described in the A+PLUS system and boolean logic operators. Altera design primitives are predefined circuit descriptions which are stored in a library. The use of design primitives should be considered a limitation from the point of view of versatility. This is because the design would be limited to incorporating only Altera primitives. After an ADF is developed, the user can program an EPLD using the Altera option board. Testing of the design would then occur using manual input on a real-time powered system such as a prototyping board. The process is involved and long. Anv mistakes would require the erasure and reprogramming of the EPLD.

Simulation of the operation of an ADF can be accomplished using the A+PLUS system. Simulation would best be described as individual circuit input manipulation with resolved output states being recorded. Each simulation is

of one ADF only. No accounting for implementation of other components in the simulation is possible.

VHDL capabilities are vast. A full and robust software language allows a user to define and test a circuit design. Designs are created with a text editor and then checked and stored using a VHDL analyzer. Testing is accomplished using the VHDL simulator.

VHDL is a software language that is restricted only to the environment the designer describes. There are no primitives that restrict the user in his designing process. A VHDL simulation allows for completely different implementations of hardware technologies, variations of signal delay, concurrent processing of signals, model generation (simulation scripting), simulation event time variations, and report generation for each simulation timing frame. Testing to an expanded degree can be done using the VHDL simulator. All of the previous VHDL capabilities are not found on the A+PLUS system.

Currently, if a design which is described using the A+PLUS system is needed or required in a VHDL simulation, the design must be completely be redone using VHDL code. This would require the designer to recode the circuit from the ground up. Recoding is a possible source of new errors and is a time-consuming operation.

The use of the transformation program eliminates the need for recoding completed ADFs and expands the current capabilities to include automatic conversion of ADFs to VHDL code.

#### Performance

Even though VHDL and A+PLUS are similar, the focus of each system is different and the implementation methods are not compatible.

A+PLUS is a hardware oriented design system that is implemented on a PC XT. A+PLUS's main purpose for existence is to produce a hardware description from predefined primitives. The whole design concept is hardware oriented. The final product of A+PLUS is a file that is used to program an EPLD. Because the concept of A+PLUS is restricted to in-house building blocks, very little emphasis is placed on simulation. Simulation is geared towards finding out if a design that utilizes primitives will produce the desired output for a set of given inputs. The focus is not on the primitives themselves. The primitives cannot be modified and therefore represent the basis of all designs. In other words, the design process using A+PLUS is a constrained procedure.

VHDL on the other hand is an open, versatile, and complete hardware description language. The focus of VHDL is modeling of systems with as few restrictions as possible.

This makes the designs described in VHDL very useful. A designer is only limited to the environment or constructs made within VHDL. VHDL designs themselves become the primitives and are as malleable as any design construct created with VHDL. Therefore, the performance of VHDL is mainly limited to the ability of the designer. VHDL is currently implemented on mini and mainframe computer systems.

Simulation with VHDL is a system within a system. The environment around the entity is under the complete control of the user. Port levels, timing constraints, and input values are some of the things a user can manipulate. The design signals are processed in a concurrent manner. Α report on each signal value during a timing frame is available. The input scripting provides a way to test a design through all possible transformations. Entity architectures can be substituted between simulations. This is a way of simulating the differences in design behaviors dictated by differing technologies. Simulations are on entities which can be composed of any number of components. An entity is not restricted to the size of any real or existing hardware device. All of these factors lead to a very versatile simulation environment.

Design Conditions

Numerous factors affected the way the transforming program was designed. The equipment used, programming languages, and existing code all had an impact on the design.

A PC XT was selected as the computer system for the transformation process because A+PLUS is installed on an IBM PC XT type computer at Wright State University. The requirements for the computer were that it had to use DOS 2.0 or higher and have at least 448K of RAM. These requirements were dictated by the programming language.<sup>1</sup>

The programming language selected was Borland Turbo C version 2.0. Turbo C supports the Draft-Proposed American National Standards Institute (ANSI) C standard, fully supports the Kernighan and Ritchie definition, and includes certain optional extensions for mixed-language and mixedmodel programming.<sup>1</sup>

The Turbo C package has standard include files. Some of these include files were utilized in the transformation program. Other than the include files, all of the transforming program is original code developed during the research of this thesis. Ultimately, another support package had to be coded in VHDL. All of this code was original and developed during this thesis.

The VHDL environment utilized to test and develop code was the Intermetrics Standard VHDL 1076 Support Environment.

This support system contains the analyzer and simulation software used to validate the VHDL code generated by the transformation program. The code produced by the transformation program should be valid on any standard VHDL environment. No code specific to the Intermetrics VHDL toolset is produced by the transformation program.

#### Exact Design Requirements

Specific goals were established for this research. The intent was to develop a program that was able to accept an ADF and produce a valid VHDL description of the device described by the ADF. The complete process had to take place on a PC. The exact requirements were to produce a VHDL entity describing the ADF, produce a structural architecture describing the behavior of the ADF, and both entity and architecture had to be valid VHDL code.

The first step in a transformation process would be to produce an entity declaration for the ADF device. An entity declaration is a VHDL requirement and represents an external view of the device being described. The input and output pins of the ADF device would have to be converted to ports in an entity declaration. An entity name would have to be determined and assigned.

The entity created would also have to have a VHDL architecture. The architecture would describe the behavior of the device. A structural architecture format was chosen

because it would allow the use of components already stored in the VHDL library and reduce the amount of repetition involved in the transformation process. In other words, by assuming the Altera primitives to already be stored as components on the VHDL environment, repetitive code describing the primitives behaviors could be eliminated from the produced ADF device description. External development of the behaviors of the Altera primitives is also the most appropriate way of dealing with the primitives. The behavior of each Altera primitive is dependent on the EPLD it is implemented on. There are variations in speed depending on the type and recency of the EPLD. By making the behaviors of the primitives independent of the transformation program, the maintainability and versatility of the transformation process is facilitated. When a new or faster EPLD becomes available, a user would just have to create a new component architecture and never have to modify the transformation program.

The most important requirement for the transformation process was that it would have to produce valid VHDL code. This means that the entity declaration and entity architecture would both have to be capable of being successfully analyzed on a VHDL system. Basically, this requirement dictated that all prototype products developed during this research would have to mirror standard VHDL code. In fact, the final product would have to meet the

syntactic and semantic requirements of standard VHDL. The coding style used to create the transformation program was the only variable.

#### Conditions Under Use

This section describes the environment or setup to be employed in the use of the transformation program. The important aspects of the transformation environment would be the location of the ADF files, location of the transformation program, and the location of the VHDL system.

The ADF files would have to be accessible to the transforming program. This would require the ADFs to be on floppy disk or on the hard disk of the PC.

The transformation program would be located on a PC because the programming language is for a PC. The transformation program would access the appropriate ADF from either a floppy disk or hard drive.

The VHDL system would be on a mini to mainframe computer system. This would mean that the transformation file would have to be transferred from the PC to the VHDL computer system. This could be accomplished through physical media transportation or modem transfer. The transformed file could then be analyzed into a VHDL library.

#### Imposed Constraints

The constraints of the research were applied in an effort to limit the tasks associated with this thesis to a level that would promote success and the development of an end produce that would be useful. The areas where restrictions were imposed were equipment used, needed supplemental code, and what a valid ADF would be.

The transformation program was developed for use on a PC because, the Altera software is on a PC in the Wright State University engineering laboratory and for convenient access for computer science and engineering students. However, because the program is written in C, porting it to other environments should not be difficult.

The supplemental code consists of external component descriptions and a VHDL logic package that would support the transformed files. This research was an attempt to develop a program that would transform ADFs into VHDL entities with structural architectures. To that degree it was decided that the development of the entity declarations and entity architectures for the Altera primitives would be a given assumption and not part of this thesis. The behavior of the EPLDs, which is what dictates the behavior of the Altera primitives, is not germane to this thesis. A valid translation could be done with the understanding that the Altera primitive components would eventually be coded, analyzed, and stored in the VHDL library to be used. The transformed entity would simply reference or instantiate a

primitive component by name. The eventual name and port structure of the primitive components would have to match the structure used by the transformation program. The structure or port format used in the design of the transformation program will be discussed in the design chapter of this paper.

An external VHDL logic support package was also needed. This package was developed during the research of this thesis and was a necessity for the successful analysis of the transformed files by a VHDL analyzer. This subject will also be explained in detail in following chapters.

The scope of ADFs that the transformation program would be able to convert was limited for this research. Only ADFs developed through schematic entry, boolean entry, and netlist entry would be valid. State machine entry was not considered in the development of the transformation program. The ADFs would also have to have the INPUTS, OUTPUTS, NETWORK, and EQUATIONS sections to be valid. The transformation program would key off these section headings. A valid ADF was to only use Altera primitives and not have macros in it.

#### Established Design Criteria

The chosen method for program design was prototyping. This method was selected because of the many unknowns involved with coding the transformation program.

Prototyping consisted of trying program code to solve a small core transformation problem and then building on the prototype code to develop the larger program. Much experimentation was done on the development of data constructs and conversion algorithms. Prototyping facilitated this experimentation and was consistent with the idea of researching the transformation process.

A complete solution to the transformation of ADFs to valid VHDL entities was not the goal of this thesis. This is obvious from the constraints imposed on the design. The intent was to develop a program that could transform the majority of ADF types and stand as a good building block for future modification. It was also taken for granted that many new areas of improvement would be discovered during the development of the transformation program. The inadequacies and possible improvements of the transformation program will be covered in the Conclusions and Recommendations chapter.

#### Reasons for Program Development

VHDL is now the IEEE standard for hardware description languages. There are advantages to being compatible with this standard. Compatibility and versatility were the main reasons this thesis was undertaken.

With VHDL being a standard and with it's incorporation into the Wright State curriculum and all of VHDL's advantages to the hardware design environment, the need to

make existing hardware descriptions compatible with VHDL became a necessity. There are existing ADFs which are part of courses taught at Wright State and continuing research is being done with them. A more complete design can be realized with VHDL and therefore the need to convert these ADFs to VHDL valid entities exists. As expressed before, a great deal of development time can be : ved with the use of the VHDL environment. A software development and simulation of a hardware device is advantageous over a burn and test hard-wire method. Since no known way exists to transform ADFs into VHDL code, the need for a transformation process is obvious. The goal of this thesis is to fill this need.

#### III.DESIGN

The design of the transformation program is discussed in this chapter. The structure and logic behind the development of the transformation program are explained in detail. The information covered is Main Program Structure, Parsing Code and Data Structure of Tokens, Name Modifying Code, Entity Declaration Generating Code, Entity Architecture Generating Code, and Driver Code.

Main Program Structure



#### Fig 2. Transformation Process

The transformation process is shown in figure 2. There are four major code sections in the transformation process.

The four sections are Parsing, Name modifying, entity declaration generation, and entity architecture generation. The boxes in figure 2 show the three changes the ADF goes through. The three changes are represented by the Data Structure of Tokens, VHDL entity declaration, and VHDL entity architecture. All of the parts of figure 2 are described below in order of appearance.

#### Parsing Code and Data Structure of Tokens

The parsing of the ADF into tokens was the first part of the transforming program to be tackled. A parser was need to accept the input ADF and put the information gathered from the file into a structure that could be manipulated by the rest of the transformation program. The data structure selected to hold the tokens was an array and is discussed in detail after the parser.

The main idea behind the parser was that it should take characters from standard input and assemble them into tokens. The tokens would be distinguished by the delimiters. Since no appropriate parsers could be found that processed ADFs , an original design for ADFs was done. The development of the parser was also an exercise in design experience. The ADF is attached to standard input and processed one character at a time. While the current character is not a delimiter, the character is added onto any preceding characters to build a token. When a delimiter
is found the token being built is processed to determine type and then stored in the data structure of tokens. The type of the token is also stored in the data structure of tokens. The delimiters and definitions of type needed for the parser were found in the Altera users guide.<sup>3</sup> When the parsing process is complete, the data structure of tokens remains resident as a variable to be accessed.

The data structure of tokens is composed of four parts. There is an array holding the tokens and another array holding the types of the tokens. There is an index value which points to the current token and there is a value representing the total number of tokens stored. Since the tokens and types of the tokens are stored in their arrays in parallel, the index points to the current token and current type. Token types can be names, functions, and delimiters. The delimiter type also includes the specific delimiter in question. The index is an important value because it is a static variable and therefore maintains the current token position throughout the transformation process.

## Name Modifying Code

Name modifying code was necessary because of the differences between valid names in A+PLUS and VHDL. There are certain Altera naming conventions that are not permissible in VHDL. The modifying code makes legal names out of all the names in the ADF.

Altera allows many more characters as valid in Altera names than does VHDL. Specifically, the input and output pins for an Altera EPLD can contain many types of characters other than the VHDL legal A-Z, a-z, and 0-9 characters. The previous restrictions do hold for ADF node names. Nodes are connection points within the device design. Since the Altera names could cause an error in the analysis of the transformation VHCL files, the inappropriate names had to be changed. The method chosen to fix the names was character substitution.

Prior to a token being inserted into the data structure of tokens, if the token is a name type then it is checked by the name modifying code. If any invalid characters are found in the name a substitute character is inserted in place of the invalid character. The current substitution character is a lower case "v" and could be changed if one modified the C source code and recompiled. If a name does not start with an alpha character, the prefix "alpha\_mod" is added to the name. If a name contains a pin reference designated by the "@" symbol, the pin citation is removed.

## Entity Declaration Generating Code

The entity declaration generating code produces the first of the two products of the transformation program. The first product is the entity declaration for the ADF device being transformed and the second product is the

architecture for the entity (see Appendix B). The entity declaration is required if the VHDL transformation is to analyze successfully.

The approach to designing the entity declaration generating code was to look at the requirements for a valid entity declaration and write code that would produce an entity declaration that fulfilled those requirements. The parts of a valid entity declaration that the transformation program generates are the entity declaration identifier, port interface list, and closing identifier.

The declaration identifier is created from the ADF input file name. Any prefix path and any extension of the ADF file name is stripped and the remaining portion of the file name is used as the entity identifier. This method was chosen for the sake of simplicity. The key word "entity" is written to standard output and then the declaration identifier.

The next item needed is the port interface list. The port interface list contains a list of the port names, port modes and port types. The port names and mode are determined from the tokens. First, the key word "port" is output and the structure of tokens is scanned for the INPUTS section. All of the device input pins represent "in" mode ports for the entity. Therefore, the input pin names can be output to the declaration as ports of that name and mode

"in". The type of the port is written as altera\_logic type. This logic type is assigned because it can be described in an external package to the liking of the user. If the type had been declared as "bit", the port values would have been limited to two values. To eliminate this restriction a generic type that can be user defined is assigned to each port. The output or mode "out" ports are found in the OUTPUTS section of the tokens. An ADF tokens that represent comments that are encounter are written to standard output as VHDL comments and processing continues. This is the manner for handling all comment tokens. This method preserves the order and hopefully the usefulness of the comments.

The declaration closure is handled by closing the port interface list with a semi colon and printing the key word "end" followed by the declaration identifier with a semi colon. This is the last step in the entity declaration generating process.

## Entity Architecture Generating Code

The entity architecture generating code produces a structural VHDL architecture for the entity already declared. The architecture contains the architecture signal and component declarations, signal assignment statements, component instantiation, and architecture closure.

The architecture body is started by outputting the key word "architecture", the entity identifier prefixed with "structured\_", the key word "of", the entity identifier, and the key word "is". This represents the architecture body header. An example might be:

## architecture structured sample of sample is .

The signal and component declarations follow the header. A signal is a connection path within the design other than a port. Components are the predefined Altera primitives. Signals connect components together and are also any intermediate nodes within the device. To find the signals, the network and equation sections of tokens are scanned for any node names other than primitive names. The signal is then declared as an altera\_logic type and sent to the standard output. This process continues until the end of the equation section. The signal name and type are separated with a colon and the signal declarations are closed with a semi colon. An example would be:

# signal\_name : altera\_logic; .

Component declarations represent the primi ives used in the ADF design. The network section is scanned for primitive names and any names found are stored with no duplication in an array. The components are then output with the header "component", primitive name, port interface list, and closing primitive name. The port interface list is retrieved from a function that holds specific information on all the Altera primitives. The port list is enclosed in parenthesis followed by a semi colon and closed with an end statement with the key word "component" and a semi colon. An example would be:

The body of the architecture is all that remains to be generated. The body begins with the key word "begin". This word is output and the component instantiation are created. The component instantiation represent all of the primitives used in the design with their associated node connections. The tokens are again scanned for the network section. Each primitive is located and the associated node connections for that primitive are collected from the tokens that follow and proceed the primitive token. The outputs of a primitive precede the primitive token name and are separated from the name by an equal sign. The inputs to a primitive follow the primitive token name and are enclosed with parenthesis. All of this information is collected and sent to standard output. The running label "U?" is printed with the question mark being replace by the current instantiation number. The

primitive name is output followed by the key word "port map". A parenthesis encloses the port names associated with the node names. The port names for the primitive are found from the same function as mentioned before. VHDL allows for a no connection to be labeled as "open". Therefore, if no specific name is associated with a port as determined from the tokens, the default value is used or open if no default value is listed. A no default condition is labeled "ndf" in the information passed from the primitive information function. An example of this might be a sample primitive where input 1 is VCC, input 2 is GND, input 3 is TEST\_IN, and input 4 in a no connection. The Altera description would read "OUTPUT = SAMPLE (,,TEST\_IN,);". The produced VHDL instantiation would read:

The information passed by the function that holds the primitive's information is a list describing the parameters for that primitive. The list includes, for each parameter, the parameter name, the mode, and the default value. The example for SAMPLE would be:

inl in VCC in2 in GND in3 in ndf in4 in ndf outl out ndf .

The architecture body is closed with the end statement and architecture identifier with semi colon. Any comments encountered during the architecture processing are handled as stated before in an effort to maintain the designers intended placement of his comments.

## Driver Code

The driver code is simply the code that calls the procedures and functions necessary to produce the transformation process. The driver code is arranged in the order that produces the entity declaration first and entity architecture second.

The driver first opens the ADF file or asks the user for valid name if it can't open the ADF with the name provided. The driver will except an ADF name issued at the command line or will prompt for the file name if none is given on the command line.

The driver next builds the data structure of tokens. This data structure is then used by the entity declaration and entity architecture generating code driver calls.

All output is directed to standard output and all input is read from standard input. Prompts are issued to and responses retrieved from the display.

#### IV.PROGRAM TESTING

Program testing involves validating program requirements and verification of program design. This section is a discussion of validation and verification of the transformation program. The testing methods used on the program and the process of VHDL validation will also be presented.

## Testing Methods

Both top down and bottom up testing were employed to check the transformation program during it's development. Bottom up testing was used the majority of the time. Top down testing was used to test the overall progress and validity of the program.

Many lower modules were developed for the transformation program. These low level modules were tested for most of their possible permutations. With the C programming language many errors in low level modules are not detected until additions are made to high level code. This is usually caused by memory space not being properly allocated for variables. This became a problem because low level testing would not detect an error, but higher level testing would fail. The debugging process was extremely difficult during the testing of the parsing code.

The parsing code manipulated the data structure of tokens. The tokens and their types were stored in arrays of pointers pointing to character strings. Sometimes, program halts would occur after seemingly small changes were made to the parsing code. This was caused because the new code modification might cause an improperly allocated variable's memory storage area to be over-written and this would eventually halt the program. Once the arrays were sorted out, the rest of the low level modules became fairly manageable during the testing process.

Top down testing was employed to verify the overall development progress. Test ADF files were constantly tested in whole to verify the correct direction of implementation of the transformation process. The input files were ADFs that are currently in use in the Wright State University computer and engineering course curriculum. The test files were modified as necessary to make them exercise the full range of input possibilities. Two of the test files are included in Appendix A.

Unfortunately, the low level testing was unable to reveal the major errors in design requirements. Many syntactic and semantic errors were found only after actual VHDL analysis was performed. Use of the VHDL analyzer was not attempted prior to the completion of the initial version of the transformation program because even slight omissions of code in a VHDL file will stop the analysis process.

## Major Modifications

The first major problem with the output of the transformation process was the problem of illegal names in the transformation file. VHDL has strict naming conventions and not all of the illegal Altera naming methods were taken into account in the original design. After the naming methods were solved, the problem of a support package became apparent.

The use of a generic type for all of the ports and signals caused a problem in that the type hac to be defined and all operations on that type had to be defined. Instead of generating the support package each time an ADF is transformed, it was decided to develop a support package, store it in the working VHDL library, and make it visible to the analyzer. The support package contains type information and operator overload code to define the environment of the type altera\_logic. The support package is listed in Appendix C.

The final group of errors was confined to the areas of syntax and semantics. These errors were caused by omissions of required verbiage or misunderstandings on the designer's part as to what was legal VHDL code. The VHDL analyzer once again was the source of code checking. Validation of the VHDL requirements was accomplished by extensive testing of the transformation program product with the VHDL analyzer.

## V.CONCLUSIONS AND RECOMMENDATIONS

The research accomplished for this thesis was a successful endeavor. The transformation program was developed and met the goals established at the onset of this thesis research. The major solutions and recommendations will be expounded upon in this section.

#### Major Solutions

A transformation program was developed that processes ADFs into valid VHDL entity declarations and entity structural architectures. The transformation program will transform ADFs obtained the Boolean entry, Netlist entry, or Schematic entry format. All of the allowable Altera primitives used in an ADF are correctly transformed into VHDL component instantiations.

The produce of the transformation program is a file that contains an entity declaration and entity architecture. Both of these items will analyze into a VHDL library by passing syntactic and semantic checks by the VHDL analyzer.

This research showed that there is a way to transform ADF device descriptions into VHDL entity descriptions. The end product of this thesis research is a transformation program that accomplished the preceding goal.

## Recommendations

Some improvements on the transformation program are possible. The recommended improvements are:

 The program should be menu driven with more set up options possible;

 The program should be able to handle macros in an ADF;

3. The State Machine entry method should be allowed for ADFs to be processed by the program;

4. A method for adding new Altera primitives to the allowable primitives list should be found with the removal of all internal code referencing of specific primitives.

5. Timing for signal assignment statements should be more generalized.

6. ADF pins which are both input and output should be converted to "inout" mode VHDL ports.

Currently, the program accepts an ADF name and processes the ADF automatically. It would be better if selection of input files were menu driven with the availability to modify program operation. An example of program modification might be the ability to change the invalid name substitution character. The current version of the transformation program cannot handle macros. Changes could be made to the program to allow macros. This could be done by simply treating macros as primitives.

The State Machine entry form of an ADF is different from the currently allowed entry methods. Modifications could be made to the transformation program to allow this form of ADF.

Currently, the Altera primitives allowed and each primitive's parameter information is hard coded into the transformation program. This requires that, if a new primitive needs to be added to the allowable ones, redesign and recompilation would be necessary. A method should be found to remove all specific references to primitives from the transformation program and change the primitive information to an external information source that the program can access each time the program is invoked.

This version of the transformation program applies the timing constraint "after 5 ns" to each signal assignment statement. A more general way to do this would be to output the timing constraint "DELAY" for each signal assignment statement and assign a constant value to DELAY in the Altera support package. This would allow the delay for signal assignment statements to be varied by the user.

If an ADF has a pin which is both an input and output pin, the transformed file will not successfully analyze. The produced port modes will be incompatible and cause an error during analysis. This error could be corrected by parsing over the INPUTS and OUTPUTS section tokens to determine if the condition exists and then assigning the mode "inout" to the declared port.

Overall, I feel this thesis research was successful and produced a useful transformation program. The transformation program should be helpful to anyone needing to transform ADFs into VHDL entity descriptions.

## APPENDIX A

Test Files

Decoder ADF

8

Tom G. Purnhagen CEG 453 02/02/89 45301.500 5.00 5C090 DECODER/WAIT-STATE GENERATOR/VPA-VMA GENERATOR OPTIONS: TURBO = ON PART: 5C090 A19, A18, A17, A16, A15, A14, A7, A6, INPUTS: A0, AS\*, DS\*, RW\*, RESET\*, FC2, FC1, FC0, ROMWS1, ROMWSO, CLOCK, E OUTPUTS: RAMEN0\*, RAMEN1\*, ROMEN0\*, ROMEN1\*, ACIAEN\*, PIAEN\*, VPA\*, DTACK\* NETWORK: ક INPUTS 8 A19 = INP (A19)A18 = INP (A18)A17 = INP (A17)A16 = INP (A16)A15 = INP (A15)A14 = INP (A14)A7 = INP (A7)A6 = INP (A6)A0 = INP (A0) $ASB = INP (AS^*)$  $DSB = INP (DS^*)$ RWB = INP (RW\*)RESETB = INP (RESET\*)FC2 = INP (FC2)FC1 = INP (FC1)FC0 = INP (FC0)ROMWS1 = INP (ROMWS1)ROMWSO = INP (ROMWSO)CLOCK = INP (CLOCK)E = INP (E)ASYNCHRONOUS CLOCKS ક્ર

ASBa = CLKB (ASB) Ea = CLKB (En) 8 DEVICE SELECTS 웈 RAMEN0\* = CONF (RAMEN0c,) $RAMEN1* = CONF (RAMEN1c_{,})$ ROMENO\*, ROMENOf = COIF (ROMENOC,)ROMEN1\*, ROMEN1f = COIF (ROMEN1c,)ACIAEN\* = CONF (ACIAENb,) PIAEN\* = CONF (PIAENb,) ૪ BOOT CIRCUIT 융 QA = NORF (DA, ASBa, RESET, GND) QB = NORF (DB, ASBa, RESET, GND)QC = NORF (DC, ASBa, RESET, GND)BOOTB = NORF (BOOTBd, ASBa, RESET, GND) ક્ર DTACK\* GENERATOR ક્ર WS0 = NORF (VCC, CLOCK, ROMSELC, GND) WS1 = NORF (WS1d, CLOCK, ROMSELC, GND) WS2 = NORF (WS2d, CLOCK, ROMSELC, GND)  $DTACK^* = CONF (DTACKc,)$ 웅 VPA\*/VMA GENERATOR 8 VPA = NOJF (VPAj, Ea, GND, ASB, GND)VMA = NORF (VMAd, CLOCK, ASB, GND)  $VPA^* = CONF (VPAn_{,})$ EQUATIONS: DEVICE SELECTS ક 8 RAMENOC = /(BOOTB \* /DSB \* /(FCO \* FC1 \* FC2) \*/A19 \* /A18 \* /A17 \* /A16 \* /A15 \* /A14 \* /A0); RAMENIC = /(BOOTB \* /DSB \* /(FC0 \* FC1 \* FC2) \*/A19 \* /A18 \* /A17 \* /A16 \* /A15 \* /A14 \* A0); ROMENOC = /((/BOOTB \* /DSB \* /AO) + (/ASB \* /(FCO))\* FC1 \* FC2) \* RWB \* /A19 \* /A18 \* /A17 \* /A16 \* A15 \* /A14 \* /A0)); ROMENIC = /((/BOOTB \* /DSB \* A0) + (/ASB \* /(FC0 \* A0)) + (/ASB \*FC1 \* FC2) \* RWB \* /A19 \* /A18 \* /A17 \*

> /A16 \* A15 \* /A14 \* A0)); ACIAENC = /(/DSB \* /(FC0 \* FC1 \* FC2) \* /A19 \* /A18 \* /A17 \* A16 \* /A15 \* /A14 \* /A7 \* A6 \* /A0);

PIAENc = /(/DSB \* /(FC0 \* FC1 \* FC2) \* /A19 \* /A18 \* /A17 \* A16 \* /A15 \* /A14 \* A7 \* /A6 \* A0); ક BOOT CIRCUIT ક DA = /OA;DB = (QA \* /QB) + (/QA \* QB);DC = (QA \* QB) + QC;BOOTBd = (QA \* QB \* QC) + BOOTB;RESET = /RESETB;ક DTACK\* GENERATOR ક્ર DTACKRAMC = / (BOOTB \* (/DSB + /ASB \* /RWB) \* /A19 \* /A18 \* /A17 \* /A16 \* /A15 \* /A14); ROMSELC = ROMENOf \* ROMEN1f; WS1d = WS0;WS2d = WS1;DTACKc = (DTACKRAMc \* (/WS0 + ROMWS1 + ROMWS0) \* (/WS1 + ROMWS1 + /ROMWS0)  $\star$  (/WS2 + /ROMWS1 + RCMWS0)) + (ROMWS0 \* ROMWS1); ક VPA\*/VMA GENERATOR ક VPAj = ((/A19 \* /A18 \* /A17 \* A16 \* /A15 \* /A14) + (FC0 \* FC1 \* FC2)) \* /ASB; VPAn = /VPA;VMAd = (/ACIAENc + /PIAENc) \* VPA; ACIAENb = ACIAENc + /VMA;PIAENb = PIAENc + /VMA;En = /E;

END\$

Swim ADF

Tom G. Purnhagen CEG 453 02/09/89 45302.100 1.00 5C090 SINGLE-STEP/WATCHDOG TIMER/INTERRUPT MODULE OPTIONS: TURBO = ON PART: 5C090 INPUTS: RUNMODE\*, STEPMODE\*, ADVANCE\*, HOLD\*, ABORT\*, NOABORT\*,

AS\*, CLOCK, E, IRQ2\*, IRQ5\*

OUTPUTS: RUN\*, BERR\*, IPL20\*, IPL1\*

NETWORK:

ቆ INPUTS ቆ

RUNMODEb = INP (RUNMODE\*) STEPMODEb = INP (STEPMODE\*) ADVANCEb = INP (ADVANCE\*) HOLDb = INP (HOLD\*) ABORTb = INP (ABORT\*) NOABORTb = INP (NOABORT\*) ASb = INP (AS\*) CLOCK = INP (CLOCK) E = INP (E) IRQ2b = INP (IRQ2\*) IRQ5b = INP (IRQ5\*) % ASYNCHRONOUS CLOCKS %

ASC = CLKB (AS) STEPc = CLKB (QSTEPf)

% SINGLE STEP MODULE %

QSTEPSf = NOCF (QSTEPS) QNSTEPMf = NOCF (QNSTEPM) QSTEPf = NOCF (QSTEP) QRUN = NORF (VCC, STEPC, ASb, GND) QSTEPMODE = NORF (QSTEPM, ASc, QNSTEPMf, GND) RUN\* = CONF (RUNb,)

& WATCHDOG TIMER MODULE &

QT1 = NORF (AS, E, WCLf, GND) QT2 = NORF (QT1, E, WCLf, GND) QT3 = NORF (QT2, E, WCLf, GND) BERR = NORF (QT3, E, WCLf, GND) BERR\* = CONF (BERRb,) WCLf = NOCF (WCLR)

% INTERRUPT ENCODER MODULE %
QSWAf = NOCF (QSWA)
Q2b = NORF (IRQ2b, CLOCK, GND, GND)
Q5b = NORF (IRQ5b, CLOCK, GND, GND)
QABT = NORF (QSWA, CLOCK, GND, GND)
IPL20\* = RONF (IPL2<sup>0</sup>b, CLOCK, GND, GND,)
IPL1\* = RONF (IPL1b, CLOCK, GND, GND,)

EQUATIONS:

8	SINGLE	STEP	MODULE	<del>8</del>
AS = QSTER QNSTR QSTER QSTER QNSTR RUND	/ASb; PS = / (A) PS = / (A) P = QSTED PM = / (A) PM = / (A)	OVANC OSTEP PS * ( IEPMO) OSTEP IEPMO)	Eb * QN Sf* HOLE QSTEPM; DEb * QN M * RUNN DE + QRU	ISTEPS); )b); ISTEPMf); MODEb); JN);
ક	WATCHD	OG TI	MER MODU	JLE %
BERRI WCLR	o = BERR = ASb #	'; !QNS	TEPMf;	
ક	INTERR	UPT E	NCODER N	IODULE
QSWA QNSWI IPL20 IPL11	= / (ABO A = / (QS Ob = Q5b b= /QABT	RTb & WAf * * /Q * /(	QNSWA); NOABOR: ABT; /Q2b * (	(b); 25b);

ક્ર

END\$

#### APPENDIX B

#### Sample Transformed File

## Transformed Decoder File

-- Tom G. Purnhagen -- CEG 453 -- 02/02/89 -- 45301.500 -- 5.00 -- 5C090 -- DECODER/WAIT-STATE GENERATOR/VPA-VMA GENERATOR -- OPTIONS: TURBO = ON -- PART: 5C090 library work; use work.altera\_package.all; entity decoder is port (A19 : in altera logic; A18 : in altera logic; A17 : in altera logic; A16 : in altera\_logic; A15 : in altera logic; A14 : in altera logic; A7 : in altera logic; A6 : in altera\_logic; A0 : in altera logic; ASv : in altera logic; DSv : in altera logic; RWv : in altera logic; RESETv : in altera logic; FC2 : in altera logic; FC1 : in altera logic; FC0 : in altera logic; ROMWS1 : in altera logic; ROMWS0 : in altera logic; CLOCK : in altera logic; E : in altera logic; RAMENOv : out altera logic; RAMENIv : out altera logic; ROMENOv : out altera logic; ROMEN1v : out altera logic; ACIAENv : out altera logic; PIAENv : out altera logic;

VPAv : out altera logic;

DTACKv : out altera logic); end decoder; architecture structured decoder of decoder is signal A19mod : altera logic; signal A18mod : altera logic; signal A17mod : altera logic; signal A16mod : altera logic; signal A15mod : altera logic; signal A14mod : altera logic; signal A7mod : altera logic; signal A6mod : altera\_logic; signal A0mod : altera logic; signal ASB : altera logic; signal DSB : altera logic; signal RWB : altera logic; signal RESETB : altera logic; signal FC2mod : altera logic; signal FC1mod : altera logic; signal FCOmod : altera logic; signal ROMWS1mod : altera logic; signal ROMWS0mod : altera logic; signal CLOCKmod : altera logic; signal Emod : altera logic; signal ASBa : altera logic; signal Ea : altera logic; signal ROMENOf : altera logic; signal ROMEN1f : altera logic; signal OA : altera logic; signal QB : altera logic; signal QC : altera logic; signal BOOTB : altera logic; signal WSO : altera logic; signal WS1 : altera logic; signal WS2 : altera logic; signal VPA : altera logic; signal VMA : altera logic; signal RAMENOc : altera logic; signal RAMEN1c : altera logic; signal ROMENOc : altera\_logic; signal ROMEN1c : altera logic; signal ACIAENc : altera logic; signal PIAENc : altera logic; signal DA : altera logic; signal DB : altera logic; signal DC : altera logic; signal BOOTBd : altera logic; signal RESET : altera logic; signal DTACKRAMc : altera logic; signal ROMSELc : altera logic; signal WS1d : altera logic; signal WS2d : altera logic; signal DTACKc : altera logic;

```
signal VPAj : altera logic;
signal VPAn : altera_logic;
signal VMAd : altera logic;
signal ACIAENb : altera logic;
signal PIAENb : altera logic;
signal En : altera logic;
component INP
  port (In1 : in altera logic; Out1 : out altera logic);
end component;
component CLKB
 port (In1 : in altera logic; Out1 : out altera logic);
end component;
component CONF
  port (In1 : in altera logic; Oe : in altera logic;
        Out1 : out altera_logic);
end component;
component COIF
  port (In1 : in altera logic; Oe : in altera logic;
        Out1 : out altera logic; Fbk : out altera_logic);
end component;
component NORF
  port (In1 : in altera_logic; Clk : in altera_logic; C :
        in altera logic; P : in altera logic; Fbk : out
        ltera logic);
end component;
component NOJF
  port (Jn : in altera logic; Clk : in altera logic; Kin :
        in altera_logic; C : in altera logic; P : in
        altera logic; Fbk : out altera logic);
end component;
```

```
begin
```

-- DEVICE SELECTS

RAMENOC <= not (BOOTB and not DSB and not (FCOmod and FC1mod and FC2mod) and not A19mod and not A18mod and not A17mod and not A16mod and not A15mod and not A14mod and not A0mod) after 5 ns;

RAMEN1c <= not (BOOTB and not DSB and not (FC0mod and FC1mod and FC2mod) and not A19mod and not A18mod and not A17mod and not A16mod and not A15mod and not A14mod and A0mod) after 5 ns;

- ROMENOC <= not ((not BOOTB and not DSB and not A0mod) or (not ASB and not (FC0mod and FC1mod and FC2mod) and RWB and not A19mod and not A18mod and not A17mod and not A16mod and A15mod and not A14mod and not A0mod)) after 5 ns;
- ROMEN1c <= not ((not BOOTB and not DSB and A0mod) or (not ASB and not (FC0mod and FC1mod and FC2mod) and RWB and not A19mod and not A18mod and not A17mod and not A16mod and A15mod and not A14mod and A0mod)) after 5 ns;
- ACIAENC <= not (not DSB and not (FC0mod and FC1mod and FC2mod) and not A19mod and not A18mod and not A17mod and A16mod and not A15mod and not A14mod and not A7mod and A6mod and not A0mod) after 5 ns;
- PIAENc <= not (not DSB and not (FC0mod and FC1mod and FC2mod) and not A19mod and not A18mod and not A17mod and A16mod and not A15mod and not A14mod and A7mod and not A6mod and A0mod) after 5 ns;

-- BOOT CIRCUIT

DA <= not QA after 5 ns;

DB <= (QA and not QB) or (not QA and QB) after 5 ns;

DC <= (QA and QB) or QC after 5 ns;

BOOTBd <= (QA and QB and QC) or BOOTB after 5 ns;

RESET <= not RESETB after 5 ns;

-- DTACK\* GENERATOR

DTACKRAMC <= not (BOOTB and (not DSB or not ASB and not RWB) and not A19mod and not A18mod and not A17mod and not A16mod and not A15mod and not A14mod) after 5 ns;

ROMSELC <= ROMENOf and ROMEN1f after 5 ns;

WS1d <= WS0 after 5 ns;

WS2d <= WS1 after 5 ns;

DTACKc <= (DTACKRAMc and (not WS0 or ROMWS1mod or ROMWS0mod) and (not WS1 or ROMWS1mod or not ROMWS0mod) and (not WS2 or not ROMWS1mod or ROMWS0mod)) or (ROMWS0mod and ROMWS1mod) after 5 ns;

- VPA\*/VMA GENERATOR

VPAj <= ((not A19mod and not A18mod and not A17mod and A16mod and not A15mod and not A14mod) or (FC0mod and FC1mod and FC2mod)) and not ASB after 5 ns; VPAn <= not VPA after 5 ns; VMAd <= (not ACIAENc or not PIAENc) and VPA after 5 ns; ACIAENb <= ACIAENc or not VMA after 5 ns; PIAENb <= PIAENc or not VMA after 5 ns; En <= not Emod after 5 ns;</pre> INPUTS \_\_ UO : INP port map (In1 => A19, Out1 => A19mod); U1 : INP port map (In1 => A18, Out1 => A18mod); U2 : INP port map (In1 => A17, Out1 => A17mod); U3 : INP port map (In1 => A16, Out1 => A16mod); U4 : INP port map (In1 => A15, Out1 => A15mod); U5 : INP port map (In1 => A14, Out1 => A14mod); U6 : INP port map (In1 => A7, Out1 => A7mod); U7 : INP port map (In1 => A6, Out1 => A6mod); U8 : INP port map (In1 => A0, Out1 => A0mod); U9 : INP port map (In1 => ASv, Out1 => ASB); U10 : INP port map (In1 => DSv, Out1 => DSB); U11 : INP port map (In1 => RWv, Out1 => RWB); U12 : INP

port map (In1 => RESETv, Out1 => RESETB); U13 : INP port map (In1 => FC2, Out1 => FC2mod); U14 : INP port map (In1 => FC1, Out1 => FC1mod); U15 : INP port map (In1 => FC0, Out1 => FC0mod); U16 : INP port map (In1 => ROMWS1, Out1 => ROMWS1mod); U17 : INP port map (In1 => ROMWS0, Out1 => ROMWS0mod); U18 : INP port map (In1 => CLOCK, Out1 => CLOCKmod); U19 : INP port map (In1 => E, Out1 => Emod); ASYNCHRONOUS CLOCKS ~ -U20 : CLKB port map (In1 => ASB, Out1 => ASBa); U21 : CLKB port map (In1 => En, Out1 => Ea); DEVICE SELECTS ~ -U22 : CONF port map (In1 => RAMEN0c, Oe => VCC, Out1 => RAMEN0v); U23 : CONF port map (In1 => RAMEN1c, Oe => VCC, Out1 => RAMEN1v); U24 : COIF port map (In1 => ROMEN0c, Oe => VCC, Out1 => ROMEN0v, Fbk => ROMENOf); U25 : COIF port map (In1 => ROMENIC, Oe => VCC, Out1 => ROMENIV, Fbk => ROMEN1f); U26 : CONF port map (In1 => ACIAENb, Oe => VCC, Out1 => ACIAENv); U27 : CONF port map (In1 => PIAENb, Oe => VCC, Out1 => PIAENv); BOOT CIRCUIT

U28 : NORF port map (In1 => DA, C1k => ASBa, C => RESET, P => GND, Fbk => QA);U29 : NORF port map (In1 => DB, Clk => ASBa, C => RESET, P => GND, Fbk => QB);U30 : NORF port map (In1 => DC, Clk => ASBa, C => RESET, P => GND, Fbk => OC);U31 : NORF port map (In1 => BOOTBd, Clk => ASBa, C => RESET, P => GND, Fbk => BOOTB); DTACK\* GENERATOR U32 : NORF port map (In1 => VCC, C1k => CLOCKmod, C => ROMSELC, P => GND, Fbk => WS0); U33 : NORF port map (In1 => WS1d, Clk => CLOCKmod, C => ROMSELc, P => GND, Fbk => WS1); U34 : NORF port map (In1 => WS2d, Clk => CLOCKmod, C => ROMSELC, P => GND, Fbk => WS2); U35 : CONF port map (In1 => DTACKc, Oe => VCC, Out1 => DTACKv); VPA\*/VMA GENERATOR U36 : NOJF port map (Jn => VPAj, Clk => Ea, Kin => GND, C => ASB, P => GND, Fbk => VPA); U37 : NORF port map (In1 => VMAd, Clk => CLOCKmod, C => ASB, P => GND, Fbk => VMA); U38 : CONF port map (In1 => VPAn, Oe => VCC, Out1 => VPAv); end structured\_decoder;

## APPENDIX C

Supplemental VHDL Package Source Code

#### Altpk.vhd

```
package altera package is
type altera logic is ('0', '1', 'Z');
signal VCC : altera logic := '1';
signal GND : altera logic := '0';
function "not" (L : altera logic) return altera logic;
function "and" (L,R : altera_logic) return altera_logic;
function "or" (L,R : altera logic) return altera logic;
end altera package;
package body altera package is
function "or" (L,R : altera logic) return altera logic is
begin
     if l = 'Z' or r = 'Z' then return 'l';
     elsif l = 'Z' or r = '1' then return '1';
     elsif l = '1' or r = '2' then return '1';
     elsif l = 'l' or r = 'l' then return 'l';
     else return '0';
     end if;
end;
function "not" (L : altera logic) return altera logic is
begin
     if l = 'Z' then return '0';
     elsif 1 = 'Z' then return '0';
     elsif 1 = '1' then return '0';
     elsif 1 = '0' then return '1';
     end if;
end;
function "and" (L,R : altera logic) return altera logic is
begin
     if l = 'Z' and r = 'Z' then return '1';
     elsif l = 'Z' and r = 'l' then return 'l';
     elsif l = 'l' and r = 'l' then return 'l';
     else return '0';
     end if;
```

end;

end altera\_package;

## APPENDIX D

#### User Manual

#### Required Files

Alttovhd is the name of the transformation program and is required to perform the transformation process.

Altpk.vhd is the name of the VHDL support package. It must located in the VHDL library "work" and is required to successfully analyze a transformed ADF with a VHDL analyzer.

#### Command Line Entry

The command line entry to invoke the transformation program is of the form:

alttovhd [d:][pathname][input\_file\_name.adf] [>
[d:][pathname][ output\_file\_name.vhd]] .

d: is the drive specification if other than the current drive.

pathname is the path to input file if other than the current directory.

input\_file\_name is the input ADF and must have the
extension ".adf".

output\_file\_name is the file name that standard output will be directed to and should have the extension ".vhd".

The transformation program "alttovhd" will prompt the user for the input file name if *input\_file\_name*.adf is not included in the command line entry. The output will default to the screen if standard output is not redirected to output\_file\_name.vhd.

Alttovhd will prompt the user as major portions of the transformation process are accomplished.

## APPENDIX E

Source Code for Transformation Program

#### adftovhd.c

```
*
*
                  adftovhd.c
*******
*
  Module:
           adftovhd.c
*
 Version: 1.0
★
×
 Purpose:
           This module contains procedure
★
       for driving the transformation
*
       of an Altera Design File to a VHDL
×
       entity description.
×
*/
#include <adftovhd.h>
×
           main
 Function:
×
 Interface: main (int argc, char *argv[])
×
 Purpose:
           This procedure drives the transformation
       process by calling the procedures contained
       in the external modules.
 main(int argc, char *argv[])
Ł
   FILE *in stream;
   char ch, *input_file;
   int len, conclude = 0, start or continue = 1;
   clrscr();
   cputs (HEADER1);
   gotoxy(1,2);
   cputs (HEADER2);
   gotoxy(1,3);
   cputs (HEADER3);
   gotoxy(1,5);
   if (argv[1] == NULL)
```

```
input file = get file name();
else
     if (is_good_file_name(argv[1]))
          strcpy(input file, argv[1]);
          }
     else
          screen message("FILE <%s> NOT FOUND\r\n\n");
          input file = get file name();
          }
in stream = get file stream(input file);
build tokens(in stream);
set token index(FIRST);
while (! is section header(top_token()))
     make_comment(top_token(), start_or_continue);
     advance to_next_token();
generate_entity_declaration(input file);
if (set to network section())
     set to previous token();
build_entity architecture(input file);
```

```
}
```

# adftovhd.h

/*;	* * * * * * * * * * * *	* * * * * * * * * * * * * * * * * * * *	*
*			*
*		adftovhd.h	*
*			*
**;	* * * * * * * * * * * * *	* * * * * * * * * * * * * * * * * * * *	*
*			
* *	Module:	adftovhd.h	
* *	Version:	1.0	
* * * * /	Purpose:	This is the header file for adftovhd.c.	

```
#include <stdio.h>
#include <conio.h>
#include <altera t.h>
#include <display.h>
alt equa.h
*
*
                                           *
*
                  alt equa.h
*
******
*
 Module:
           alt equa.h
*
*
          1.0
 Version:
×
*
 Purpose: This is the header file for alt equa.c.
*
*
×
*
*/
#include <stdio.h>
#include <altera t.h>
#include <asciidef.h>
extern void generate signal assignment statements();
extern int is boolean operator();
extern void output_identifier();
extern void output signal assignment symbol();
extern void output boolean identitfier();
extern void output string();
extern void terminate signal assignment();
extern int is delimiter semi();
asciidef.h
*
                  asciidef.h
Module: asciidef.h
```

\* Version: 1.0

```
Purpose:
             This is a header file that contains the
×
*
        ASCII definitions use in the adftovhd
*
        program.
*
*
\star
*/
#define TAB
             9
#define LF
            10
#define CR
            13
#define SPACE 32
#define EXCLA 33
#define LBSYM 35
#define PCENT 37
#define LOGAN 38
#define SQUOT 39
#define LPARN 40
#define RPARN 41
#define ASTRC 42
#define PLUS
            43
#define COMA
            44
#define SLASH 47
#define SEMI 59
#define EOUAL 61
#define BSLASH 92
name mod.h
*
                                                *
*
                                                *
                    name mod.h
*
*
 Module: name mod.h
* Version: 1.0
 Purpose: This is a header file for name_mod.c.
*
*
*
*
*
*/
#include <stdio.h>
#include <display.h>
#include <altera t.h>
```

```
alt inst.h
```

/**	****	*****	*****	*
*				*
*			alt_inst.h	*
***			* * * * * * * * * * * * * * * * * * * *	*
*				~
* *	Modu	ule:	alt_inst.h	
* *	Vers	sion:	1.0	
* * *	Purp	pose:	This is the header file for alt_inst.c.	
*				
*/				
#in #in #in	ncluc ncluc ncluc	de <sto de <ali de <cal< td=""><td>dio.h&gt; tera_t.h&gt; lloc.h&gt;</td><td></td></cal<></ali </sto 	dio.h> tera_t.h> lloc.h>	
ext ext	tern tern	int is int is	<pre>s_delimiter_left_paren(); s_delimiter_right_paren();</pre>	
ext	tern	void (	<pre>output_comment_statement();</pre>	
ext	tern	void (	<pre>output_instantiation_close();</pre>	
ext	tern	void (	<pre>output_association(char *local, char *actual,</pre>	
ext	tern	void (	<pre>output_instantiation_header(char</pre>	
ext	tern	void (	<pre>output_component_instantiations(char</pre>	
ext	tern	void a	output instantiation close();	
ext	tern	char	<pre>**collect inputs and append(char **outputs);</pre>	
ext	tern	char	<pre>*determine component mark();</pre>	
ext	tern	void d	generate instantiations();	
ext	tern	int is	<pre>s_equation_section();</pre>	
calloc.h

```
×
*
                  calloc.h
                                          *
                                           *
*
  Module: calloc.h
*
 Version:
         1.0
*
 Purpose: This is the header file for calloc.c.
*
*
*
*/
#include <asciidef.h>
#include <altera t.h>
#include <stdio.h>
#define MIN FILE SIZE 1000
extern char *get new ptr (int number of chars);
extern char *append_to_token (char *token_ptr, char
                          *new_char_str);
extern int is delimiter (int ascii char, int
                      in equation section);
extern char **get token array(long filesize);
extern long get file length (FILE *in);
new fncs.h
*
*
                 new fncs.h
*
*******
*
  Module:
         new fncs.h
*
 Version: 1.0
*
 Purpose: This is the header file for new fncs.c.
```

```
×
*
*/
#include <stdio.h>
#include <display.h>
#include <altera t.h>
#include <conio.\overline{h}>
extern int is good file name(char *input file);
extern FILE * get file stream();
extern char *get file name();
extern int has_leading_periods();
extern char *is_removing_leading_periods();
extern char *is prefixing xycord to();
extern char *is removing pin reference (char *port name);
extern void generate entity declaration (char
                                          *the file name);
extern char *get port name();
extern void output port (char *name, char *mode, char *type);
extern void begin port decl();
extern void end port decl();
extern void end entity decls(char *entity name);
```

```
tokens.h
```

```
*
*
                  tokens.h
                                           *
*
×
 Module: tokens.h
*
*
 Version:
          1.0
*
×
 Purpose: This is the header file for altera p.c.
*
*
*
*
*/
#include <stdio.h>
#include <altera t.h>
#include < fcntl.\overline{h} >
#include <sys\stat.h>
#include <io.h>
#include <display.h>
#ifndef TOKENS H
#define TOKENS H
```

```
typedef struct {
     char **token array;
     char **token_type_array;
int index;
     int total entries;
     } tokens struct;
typedef char *tokon;
extern char *get_identifier_type();
extern void advance to next_token();
extern tokon *get token();
extern tokon *next token();
extern char *get_delimiter type();
extern void build tokens();
extern int is_identifier_variable();
extern int set_to_previous_token();
extern int is delimiter comment();
extern int end of tokens();
extern char *get token type();
extern tokon *top_token();
extern tokon *get token();
extern int get token index();
extern void set token index(int index);
extern int beginning of network section();
```

#endif

<u>altera t.h</u>

```
altera t.h
 ×
 Module:
       altera t.h
 Version:
      1.0
*
 Purpose:
         This header file contains the type
         definitions for the Altera transformation
*
         types.
*
*
*/
```

```
#ifndef ALTERA TYPES
#define ALTERA TYPE "altera logic"
#define MAX LINE LENGTH DECLS 77
#define FIRST 0
#define SECOND 1
#define MAX NUM FUNCTIONS 100
#define STANDARD STR LEN 40
#define MAX_NUM_COMPONENT_OUTPUTS 8
#define MAX NAME LEN 40
#define MAX BUFFER SIZE 40
#define DELAY "5 ns"
#define HEADER1 "
                                                   ALTERA to
VHDL"
#define HEADER2 "
                                                   File
Translater"
#define HEADER3 "
                                                        ver
1.0"
#define REPLACEMENT CHARACTER 'v'
#ifndef TRUTH LOGIC
#define TRUE \overline{1}
#define FALSE 0
#endif
#endif
```

```
display.h
```

```
\star
                                       *
*
                display.h
                                       *
*
*
 Module: display.h
*
*
 Version: 1.0
*
 Purpose: This header file contains a display macro.
*
*
×
*
*/
#include <conio.h>
#ifndef DISPLAY FUNC
#define screen message(s message) cputs(s message);
#endif
```

altransf.h

```
altransf.h
*
                                         *
*
                                         *
 *
 Module:
         altransf.h
*
×
 Version:
         1.0
*
 Purpose: This is the header file for altransf.c.
*
×
*
*
*
*/
#include <stdio.h>
#include <asciidef.h>
#include <tokens.h>
#ifndef ALTRANSF H
#include <tokens.h>
extern void declare_entity();
extern void error message();
extern void error message2();
extern int is section header (tokon *current token);
extern char is_code_for(tokon *current_token);
extern void make comment (tokon *current token, int
                            start continue);
#endif
ent arch.hc
*
                 ent arch.h
******
*
 Module: ent arch.h
```

```
Version: 1.0
  Purpose: This is the header file for ent arch.c.
*
*
*/
#include <stdio.h>
#include <altera t.h>
#include <display.h>
#ifndef ENT ARCH H
extern int set to inputs section();
extern char *get input pin name();
extern void end the signal decl();
extern int is_io_pin name(Char *signal name, char
                              **list of io pin names);
extern char **get list of io pins();
extern int set to input section();
extern int is_delimiter_comma();
extern int at network section();
extern char *get ports for (char *component name);
extern void output decl(char *name, char *mode, char *type,
                                              int flag);
extern void output component decl header (char
                                         *component name);
extern void output component decl close();
extern void output component ports(char *ports);
extern void get_port_values(Char *ports, char *name, char
                                        *mode, char *type);
extern int set to left paren();
extern int get parameter count();
extern void append number of parameters_if_necessary(char
                                         *component name);
extern int comma count();
extern void build entity architecture (char *input file);
extern void end body (char *entity name);
extern void begin body();
extern void generate signal decls();
extern void generate component decls();
extern void generate architecture header(char *entity name);
extern int set to equations section();
extern void output signal (char *signal name, char *type);
extern char *get signal name();
extern void output signal header();
extern void end signal decls();
extern int is delimiter equal();
extern void read past equation();
extern int set to network section();
```

extern void output\_component\_decl(char \*component\_name);
#endif

```
calloc.c
*
                                       *
                calloc.c
*
 Module:
          calloc.c
*
 Version:
         1.0
×
 Purpose:
          This module contains procedures and
       functions for manipulating the tokens
*
      data structure of the adftovhd driver
*
      program.
             Specifically, this module is
      concerned with the allocating memory and
*
      evaluating the tokens to determine type.
*/
#include <calloc.h>
Function:
          get_new_ptr
*
 Interface: char *get new ptr(int number of chars)
×
 Purpose:
          This function returns a new pointer to a
   string memory space of size "number of chars"
char *get_new_ptr (int number of chars)
   return ( (char *) calloc(number_of_chars, sizeof(char)));
Function:
          is component
  Interface: int is component(char *token)
           This function returns true is "token" is an
  Purpose:
      Altera primitive.
```

int is\_component(char \*token)
{

int length = strlen(token);

return (

strcmp(token,	"INP")	== 0   ]
strcmp(token,	"LINP")	== 0
strncmp(token,	"AND", 3)	== 0
strncmp(token,	"BAND", 4)	== 0
strcmp(token,	"BBUF")	≈= 0
strcmp(token,	"CLKB")	== 0 !!
strncmp(token,	"NAND", 4)	== 0
strncmp(token,	"BNAND", 5)	== 0
strncmp(token,	"NOR", 3)	== 0
strncmp(token,	"BNOR", 4)	== 0
strcmp(token,	"NOT")	== 0
strncmp(token,	"OR", 2)	== 0
strncmp(token,	"BOR", 3)	== 0
strcmp(token,	"XNOR")	== 0
strcmp(token,	"XOR")	== 0
strcmp(token,	"COCF")	== 0
strcmp(token,	"COIF")	== 0
strcmp(token,	"COLF")	== 0   !
strcmp(token,	"CONF")	== 0
strcmp(token,	"CORF")	== 0 11
strcmp(token,	"JOJF")	== 0
strcmp(token,	"JONF")	== 0
strcmp(token,	"NOCF")	== 0 11
strcmp(token,	"NOJF")	== 0
strcmp(token,	"NORF")	== 0
strcmp(token,	"NOSF")	== 0
strcmp(token,	"NOTF")	== 0
strcmp(token,	"ROCF")	== 0  ]
strcmp(token,	"ROIF")	== 0
strcmp(token,	"ROLF")	== 0
strcmp(token,	"RONF")	== 0
strcmp(token,	"RORF")	== 0
strcmp(token,	"SONF")	== 0 ]]
strcmp(token,	"SOSF")	== 0
strcmp (token,	"TOIF")	== 0 11
strcmp(token,	"TONF")	== 0 11
strcmp(token,	"TOTF")	== 0
strcmp(token,	"BUSX")	== 0
strcmp(token,	"LBUSI")	== 0
strcmp(token,	"LBUSO")	== 0 11
strcmp(token,	"LINP8")	== 0 11
strcmp(token,	"RBUSI")	== 0 11
strcmp(token.	"RINP8")	== 0 );
· · · · · · · · · · · · · · · · · · ·		

\*\*\*\*\*\*

}

\* Function: append\_to\_token

\* \* \* \* \* \* \* \* \* \* \* \* \* \* \*

```
Interface: char *append to token (char *token ptr,
                   char *new char str)
            This function returns a pointer to a string
*
  Purpose:
       which is the result of appending
       "new char str" to "token ptr".
****
char *append to token (char *token ptr, char *new char str)
Ł
   return(strcat( token ptr, new char str));
ł
×
  Function:
           get file length
  Interface: long get file length(FILE *in)
            This function returns the length of the
*
  Purpose:
       file pointed to by "in".
long get file length(FILE *in)
   long filesize = 0;
   while (fgetc(in) != EOF)
       filesize++;
   rewind(in);
   if (filesize < MIN FILE SIZE)
       return (MIN FILE SIZE);
   else
       return(filesize);
}
Function:
           get token array
  Interface: char **get token array(long filesize)
            This function returns a pointer to an array
  Purpose:
       of pointers that number "filesize".
char **get token array(long filesize)
    int i;
    char **temp_array;
```

```
temp array = (char **)malloc(filesize * sizeof(char
                                                 *));
    for (i = 0; i < filesize; i++)
         temp array[i] = NULL;
    return(temp array);
}
*
  Function:
             is delimiter
★
×
  Interface: int is delimiter (int ascii char,
*
                  int in equation section)
×
*
  P rpose:
              This function returns true if "ascii char"
         is a delimiter.
*
int is delimiter (int ascii char, int in equation section)
    int next character;
    if (ascii char == TAB
                           ascii char == LF
                           11
        ascii char == CR
                           11
        ascii_char == SPACE
                           11
        ascii_char == PCENT
                           ascii char == LPARN
                           11
        ascii char == RPARN
                           ascii char == EQUAL
                           11
        ascii char == COMA
                           )
         {
         return (TRUE);
    else if (in_equation section)
         if (ascii char == ASTRC
                               ascii char == PLUS
                               11
            ascii char == SLASH
                               11
            ascii char == EXCLA
                               11
            ascii char == LBSYM
                               ascii char == LOGAN
                               ascii char == SQUOT
                               11
            ascii char == SEMI
                               )
            ł
            return(TRUE);
            }
         }
    return (FALSE);
}
```

new fncs.c

```
*
*
                 new fncs.c
*
*
  Module:
          new fncs.c
*
*
 Version:
          1.0
*
 Purpose:
           This module contains procedures and
÷
       functions for manipulating the tokens
*
       data structure of the adftovhd driver
*
       program. Specifically, this module is
*
       concerned with miscellaneous functions.
*/
#include <new fncs.h>
 *
*
  Function:
          get file stream
*
  Interface: FILE *get file stream(char *file_name)
*
*
×
           This function returns a FILE pointer to
  Purpose:
       a file stream for the file "file name".
*
FILE *get file stream(char *file name)
ł
   FILE *input stream;
   input stream = (FILE *)malloc(sizeof(FILE));
   if ((input stream = fopen(file name, "rt")) == NULL)
       screen message("File Not Found.\r\n");
   return(input stream);
}
 *
  Function:
           is good file name
*
*
          int is good file_name(char *input file)
  Interface:
×
*
           This function returns true if "input file"
  Purpose:
*
       exists.
*
```

```
int is good file name(char *input file)
    FILE *input stream;
    if ((input stream = fopen(input file, "rt")) == NULL)
         return (FALSE);
         }
    else
         fclose(input stream); ...
         return (TRUE);
         }
}
*
  Function:
             get file name
×
  Interface: char *get file name()
*
  Purpose:
              This function returns a pointer to a file
         name retrieved from the user.
×
char *get_file_name()
    FILE *input stream;
    char *temp_file_name, *buffer, *temp_str = " ";
    int file not found = 1, ch;
    input stream = (FILE *)malloc(sizeof(FILE));
    temp file name = (char *)malloc(256 * sizeof(char));
    while (file not found)
         screen message("\r\nEnter the file name.\r\n");
         strcpy(temp_file_name, "\0");
         while ((ch = getche()) != 13)
              -{
             temp str[0] = ch;
              strcat(temp file name, temp str);
         screen message("\r\n");
         if ((input stream = fopen(temp file name, "rt"))
                                              == NULL)
              screen message("File <");</pre>
              screen message(temp file name);
              screen message("> Not Found.\r\n");
              ł
         else
```

```
file not found = 0;
    fclose(input stream);
    return(temp file name);
}
×
  Function:
             get_entity name
*
             char *get_entity_name(char *the file name)
  Interface:
*
  Purpose:
              This function returns a pointer to an entity
        name created from "the file name".
char * get_entity_name(char *the file name)
    int number of characters = 0;
    char *temp ptr, *start ptr, *end ptr;
    if ((start ptr = strrchr(the file name, '\\')) != NULL)
         start ptr = start ptr + 1;
    else if ((start ptr = strrchr(the file name, ':')) !=
                                                 NULL)
         start ptr = start ptr + 1;
    else
         start ptr = the file name;
    if ((end ptr = strchr(the file name, '.')) != NULL)
         number of characters = (end ptr - start ptr);
    else
         number_of_characters = strlen(start ptr);
    temp ptr = (char *)malloc((number of characters + 1) *
                                        sizeof(char));
    *temp ptr = NULL;
    return(strncat(temp_ptr, star__ptr,
                      number of characters));
```

}

```
/*****
*
★
           has leading periods
 Function:
*
 Interface: int has leading periods (char *str name)
*
            This function returns true if there are
 Purpose:
       leading periods on "str name".
int has leading periods(char *str name)
   return(*str name == '.');
Function:
           is removing leading periods
*
  Interface: char *is removing leading periods (
                   char *str name)
*
*
            This function returns a pointer to
  Purpose:
*
       "str name" after the periods have been
       removed.
char * is removing leading periods(char *str name)
   int index = 0;
   char *temp str;
   while(*(str name + index) == '.')
       index++;
   temp str = (char *)malloc(strlen(str name + index) *
                                  sizeof(char));
   strcpy(temp str, str name + index);
   return(temp_str);
}
Function:
           is_prefixing_xycord_to
  Interface:
           char *is prefixing xycord to(
               char *input string)
  Purpose:
            This function returns a pointer to
       "input string" after prefixing "xycord".
```

```
char * is prefixing xycord to(char *input string)
   char *resolved name = "xycord\0";
   return(strcat(resolved name, input string));
}
Function:
          is removing pin reference
  Interface: char *is removing pin reference (
                      char *port name)
 Purpose:
           This function returns a pointer to
       "port name" after removing a pin reference.
char *is removing pin reference(char *port name)
   char *temp ptr;
   if((temp ptr = strchr(port name, '@')) != NULL)
       *temp ptr = ' \setminus 0';
   return(port name);
}
Function:
          output port
 Interface: void output port (char *name, char *mode,
                      char *type)
  Purpose:
           This function outputs a string built from
       "name", "mode", and "type".
void output port(char *name, char *mode, char *type)
   printf("%s : %s %s", name, mode, type);
                Function: begin port decl
```

```
Interface: void begin port decl()
          This function outputs the string
 Purpose:
      "port (" for the beginning of a port decl.
void begin port decl()
   printf(" port (");
/*****
            *********************************
 Function:
         end port decl
 Interface: void end port decl()
 Purpose:
          This function outputs the string
      ");" to close a port declaration.
void end port decl()
   printf(");\n");
Function:
         end entity decl
 Interface: void end entity_decl(char *entity_name)
          This function outputs the string
 Purpose:
      that closes an entity declaration.
void end entity decl(char *entity name)
   printf("end %s;\n\n", entity name);
Function:
          more ports present
  Interface:
          int more ports present()
          This function returns true if more ports
 Purpose:
      need to be processed.
```

```
int more ports_present()
    int found port = 0, token index, temp return value;
    char *dummy token;
    token_index = get_token_index();
    while (! is delimiter comment())
        advance to next token();
    advance to next token();
    while (! beginning of network section())
         if ( is delimiter comment())
             dummy token = get token();
             temp return value = more_ports_present();
             set token index(token index);
             if (temp return value)
                 return(temp return value);
             else
                 return (found port);
         if (is identifier variable())
             set token index(token index);
             return(++found port);
        dummy token = get token();
        set token index(token index);
        return(found port);
}
*
  Function:
             get_port_name
  Interface: char *get port name()
  Purpose:
             This function returns a pointer to a port
        port identifier.
char *get port name()
```

```
int searching for token = 1, start continue comment =
                                               1,
    stop comment = 0;
char *temp name = "", *print type;
char *current token;
while (searching for token)
     if (end of tokens() || is delimiter comment() ||
         is section header(top token()) ||
                     is identifier variable())
          {
          searching for token = 0;
          }
     else
          current token = get token();
if (is delimiter comment())
     current_token = get_token();
     if (more ports present())
          printf(";\n\n");
     else
          end port decl();
          printf("\n");
     while(! is_delimiter_comment())
          current token = get token();
          make comment (current token,
                     start continue comment);
          }
     current token = get token();
     make comment(current token, stop comment);
                      ");
     printf("
     return("comment interupt");
else if (end of tokens())
     return (NULL);
else if (is section header(top token()))
     current token = get token();
     return (NULL);
     }
else
     current token = get token();
```

```
temp name =
             is removing pin reference (current token);
         return (temp name);
}
Function:
             generate entity declaration
  Interface: void generate entity declaration (
                       char *the file name)
×
  Purpose:
              This procedure generates the entity
         declaration from the tokens.
void generate entity declaration (char *the file name)
    int port decl started = 0, last was comment = 0,
                                first port = TRUE;
    char *current_port, *in_mode = "in", *out mode = "out",
         *type = ALTERA TYPE, *entity name, *last_port;
    entity_name = get_entity_name(the file name);
    screen message ("\r\nmaking entity
                           declaration....\r\n");
    print1("library work;\n");
    printf("use work.altera package.all;\n");
    printf("entity %s is\n", entity name);
    if (set to inputs section())
    advance to next token();
    while ((current port = get port name()) != NULL)
         if (! port decl started)
             begin port decl();
             port decl started = 1;
         if (strcmp(current port, "comment interupt") == 0)
              last_was_comment = 1;
         else
              if (! last was comment)
                  if (first port)
                       output port (current port, in mode,
                                         type);
                       first port = FALSE;
```

```
}
               else
                                         ");
                     printf(";\n
                     output port (current port, in mode,
                                               type);
                     }
                }
          else
                output_port(current_port, in_mode,
                                               type);
                last_was_comment = 0;
                }
          }
while ((current port = get port name()) != NULL)
     if (! port_decl_started)
          begin port decl();
          port decl started = 1;
     if (strcmp(current port, "comment interupt") == 0)
          last_was_comment = 1;
     else
          if (! last_was_comment)
                if (first_port)
                     output port (current port, out_mode,
                                                type);
                     first port = FALSE;
                else
                     ł
                     printf(";\n
                                         ");
                     output_port(current_port, out_mode,
                                               type);
                     }
                }
          else
                output port(current_port, out_mode,
                                                type);
                last_was_comment = 0;
                }
           }
     }
}
if (port decl started && ! last was comment)
```

```
{
    end_port_decl();
    }
    if (last_was_comment)
        {
            printf("\n");
        }
      end_entity_decl(entity_name);
}
```

## alt equa.c

```
*
                alt equa.c
*
***********
×
 Module: alt equa.c
*
 Version: 1.0
*
 Purpose:
         This module contains procedures and
*
      functions for manipulating the tokens
×
      data structure of the adftovhd driver
*
      program. Specifically, this module is
*
      concerned with the EQUATIONS section.
*/
#include <alt equa.h>
*
 Function: is delimiter semi
*
 Interface: int is delimiter semi()
*
 Purpose:
          This function returns true if the current
*
      token in the token data structure is a
      semi-colon delimiter.
int is delimiter semi()
   return(strcmp(top token(), ";") == 0);
 Function: terminate signal_assignment
```

```
Interface: void terminate signal assignment()
*
  Purpose:
             This procedure outputs the termination
        string for a signal assignment statement.
void terminate signal assignment()
{
    char *string buffer;
    string buffer = (char *) mal_uc (MAX BUFFER SIZE *
                 sizeof(char));
    sprintf(string buffer, " after %s", DELAY);
    output string(string buffer);
    output string(";");
}
*
  Function:
            output string
*
  Interface: void output string(char *the string)
*
             This procedure outputs "the string" which
 Purpose:
        is a portion of a signal assignment
        statement.
void output string(char *the string)
          int i, no space = FALSE;
    static int line length = 0, indent = 0, new signal =
                                          TRUE,
           last was left paren = FALSE;
    if (strpbrk(the_string, "t \sqrt{n}v") == NULL &&
       strcmp(the_string, " ") != 0)
    Ł
    if (last_was_left paren ||
        strcmp(the_string, ")") == 0)
        no space = TRUE;
    if (strcmp(the string, "(") == 0)
        last was left paren = TRUE;
```

84

```
else
         last_was_left_paren = FALSE;
    if (new signal)
         indent = strlen(the string) + 4;
    if (strcmp(the string, ";") == 0)
         printf(";\n\n");
         new signal = TRUE;
         line length = 0;
         no space = FALSE;
         }
    else
         if ((strlen(the string) + line length + 3) > 78)
              printf("\n");
              for(i = 0; i < indent; i++)</pre>
                   printf(" ");
              printf("%s", the_string);
              new signal = FALSE;
              line length = strlen(the string) + indent;
              }
         else
              if (no_space || new signal)
                   printf("%s", the_string);
                   new_signal = FALSE;
                   line length = line length +
                             strlen(the string);
                   }
              else
                   printf(" %s", the string);
                   new signal = FALS\overline{E};
                   line length = line length +
                             strlen(the string) + 1;
                   }
         no space = FALSE;
         3
    }
Function:
              output signal assignment symbol
```

}

×

```
*
  Interface:
          void output signal assignment symbol()
*
×
           This procedure outputs "<=" which is a
  Purpose:
       signal assignment symbol.
void output signal assignment symbol()
   output string("<=");</pre>
*
*
  Function:
           output identifier
*
*
  Interface: void output identifier()
*
  Purpose:
            This procedure outputs the current token
       preceded by "not" if the token is
*
       followed by a "'".
void output identifier()
   if (strcmp(next token(), "'") == 0)
       output string("not");
       output string(top token());
       advance_to_next_token();
   else
       output string(top token());
}
Function:
           output boolean operator
*
  Interface:
           void output boolean operator()
*
  Purpose:
            This procedure outputs the VHDL boolean
       operator for a given Altera boolean
*
       operator.
void output boolean operator()
```

```
if (strcmp(top token(), "/") == 0 ||
        strcmp(top_token(), "!") == 0)
         output string("not");
    else if (strcmp(top token(), "*") == 0 ||
         strcmp(top token(), "&") == 0)
         output string("and");
    else if (strcmp(top token(), "+") == 0 ||
         strcmp(top token(), "#") == 0)
         output string("or");
    else
        printf("ERROR in output boolean operator\n");
}
*
  Function:
             output identifier variable
*
  Interface: void output identifier variable()
*
*
  Purpose:
              This procedure outputs the variable
         identifier names which need to be preceded
        by "not".
void output identifier variable()
    int string length = strlen(top token());
    char *string buffer, *str ptr;
    string buffer = (char *)malloc(MAX BUFFER SIZE *
                   sizeof(char));
    str_ptr = strdup(top_token());
    if (*str ptr == '/')
         sprintf(string buffer, "not %s", top_token() + 1);
         output string(string buffer);
    if (string_length > 1)
         if (*(str_ptr + string length - 1) == '\'')
```

{

```
*(str ptr + string length -1) = '\0';
            sprintf(string buffer, "not %s",
           top token());
            output string(string buffer);
       }
}
*
*
            is boolean operator
  Function:
*
*
  Interface:
           int is boolean operator()
*
  Purpose:
            This function returns true if the top token
            is a boolean operator.
*
int is boolean operator()
{
    if (strcmp(top_token(),
                       "/") == 0 ||
       strcmp(top token(),
                       "!") == 0 ||
                       "*") == 0 ||
       strcmp(top_token(),
       strcmp(top_token(), "&") == 0 ||
       strcmp(top_token(), "+") == 0 ||
       strcmp(top token(), "#") == 0)
        1
        return(TRUE);
    else
        return (FALSE);
        }
}
Function: generate signal assignment statements
*
  Interface: void generate signal assignment statements()
*
  Purpose:
           This procedure generates signal assignment
        statements by scanning the tokens for signals
        and outputting the VHDL code to represent
*
        the signal.
```

void generate\_signal\_assignment\_statements()

```
{
    if (set_to_equation_section())
         advance to next token();
         while (strcmp(top_token(), "END$") != 0)
             if (is delimiter comment())
                  output comment statement();
             else if (is identifier variable())
                  output identifier();
             else if (is boolean operator())
                  output boolean operator();
             else if (is delimiter equal())
                  output signal assignment symbol();
             else if (is delimiter semi())
                  terminate signal assignment();
             else
                  output_string(top_token());
             advance to next token();
             }
    else
         printf("ERROR in generate signal assignment
                                    tatement\n");
         }
}
name mod.c
 *
                     name mod.c
                                                     *
*
    ********
****
*
  Module:
             name mod.c
*
*
  Version:
             1.0
*
*
  Purpose: This module contains procedures and
```

```
*
        functions for manipulating the tokens
        data structure of the adftovhd driver
*
        program. Specifically, this module is
*
        concerned with modifying the identifiers
*
        of the Altera design files to legal VHDL
*
        identifier names.
*/
#include <name mod.h>
*
  Function: concat strings
  Interface: char *concat strings(char *prefix string,
                     char *suffix string)
* Purpose:
             This function returns a pointer to a string
        which is the result of concatenating
*
        "suffix string" to "prefix string".
char *concat strings(char *prefix string, char
                                  *suffix string)
Ł
        int i, first index = strlen(prefix string),
            second index = strlen(suffix string);
        char *temp str;
        temp str = (char *)malloc((strlen(prefix string) +
                          strlen(suffix string) + 1)
                                  * sizeof(char));
        for (i = 0; i < first index; i++)
             *(temp str + i) = *(prefix string + i);
        for (i = 0; i < second index; i++)
             *(temp str + first index + i) =
                          *(suffix string + i);
        *(temp_str + first_index + second index) = '\0';
        return(temp str);
}
Function:
             advance past comment
  Interface: void advance_past_comment()
```

```
Purpose:
             This procedure moves the current token to
        the first token past a comment token.
void advance past comment()
    advance to next token();
    while (! is delimiter_comment())
        advance to next token();
    advance_to_next_token();
}
*
  Function:
             search and change
  Interface: void search and change(char *old_name,
*
                       char *new name,
*
                       char *input pin name)
*
*
             This procedure substitues "new name" for
  Purpose:
        "old name" while not disturbing the original
*
*
        "input pin name". All of the tokens in the
        token data structure are checked.
void search and change (char *old name, char *new name, char
*input pin name)
{
    int old token index;
    old token index = get token index();
    advance to next token();
    if (set_to_network section())
        while (! end of tokens())
             if (strcmp(top_token(), old name) == 0 &&
                top token() != input pin name)
                 strcpy(top token(), new name);
             advance to next token();
        set token index(old token index);
}
```

```
*
*
  Function:
            modify name
4
*
  Interface: void modify name(char *node name,
*
                 char *input pin name)
*
*
             This procedure adds "mod" to the "node name"
 Purpose:
*
        and calls search and replace to modify all
*
        tokens of the same name.
*
void modify name(char *node name, char *input pin name)
    char *old name;
    old name = strdup(node name);
    node name = concat strings(node name, "mod");
    search and change (old name, node name, input pin name);
    free(old name);
}
Function:
            is making legal vhdl name
*
  Interface: char *is making legal vhdl name(
*
                  char *token name)
* Purpose:
             This procedure checks to make sure that
        "token name" starts with an alpha character
        and contains no illegal characters.
                                       The
        character "v" is substituted for any
        illegal characters. A pointer to the token
        name is returned.
char *is making legal vhdl name(char *token name)
{
    char *current position, *first character = " ",
        *alpha string = "alpha ";
    int i, first index = strlen(alpha string),
          second index = strlen(token name);
    while ((current position =
        strpbrk(token name,
           "!@&#*{}[]]/\//?.,<>;\'\"+- .~$:^")) != NULL)
        *current position = REPLACEMENT CHARACTER;
```

```
*first character = *token name;
    if ((current position = strpbrk(first character,
                             "0123456789") != NULL))
        return(concat strings(alpha string, token name));
    return(token name);
}
*
*
  Function:
            remove illegal vhdl name
*
  Interface:
            void remove illegal vhdl name characters()
*
×
  Purpose:
             This procedure checks each token to make
        sure it contains not illegal characters.
void remove illegal vhdl name characters()
    char *temp ptr, *current token;
    if (set to inputs section())
        advance to next token();
        while (! end of tokens())
        if (is delimiter comment())
                 advance past comment();
            if (is identifier variable())
                 current token = top token();
                 temp ptr = strdup(current token);
                 strcpy(current token,
                  is_making_legal_vhdl_name(temp ptr));
                 free(temp ptr);
            advance to next token();
             }
        }
    else
        screen message ("ERROR in remove illegal vhdl name
                                      characters");
        }
}
```

```
*
  Function:
            check and change identifiers
*
*
  Interface:
            void check and change identifiers()
*
  Purpose:
             This procedure checks each token to make
*
        sure it is a legal vhdle name.
void check and change identifiers()
    char *last identifier, *input pin name;
    if (set to network section())
        advance to next token();
        while (! is equation section())
             if (is identifier variable())
                 last_identifier = top token();
             if (strcmp(top token(), "INP") == 0)
                 input pin name = get input pin name();
                 if (strcmp(input pin name,
                                  Tast identifier)
                             == 0)
                     modify name(last identifier,
                             input pin name);
                 ł
            advance_to_next_token();
        }
}
alt inst.c
   alt inst.c
                                                 *
            Module:
            alt inst.c
*
            1.0
  Version:
*
  Purpose:
             This module contains procedures and
```

```
*
       functions for manipulating the tokens
*
       data structure of the adftovhd driver
*
       program. Specifically, this module is
*
       concerned with generating VHDL component
*
       instantiations from Altera design files.
* /
#include <alt inst.h>
×
  Function: is equation section
*
  Interface: int is equation_section()
*
 Purpose:
           This function returns true if the current
       token in the token data structure is
*
       EOUATIONS.
int is equation section()
Ł
   return(strcmp(top token(), "EQUATIONS:") == 0);
}
Function: is delimiter left paren
*
*
 Interface: int is delimiter left paren()
*
 Purpose:
           This function returns true if the current
       token in the token data structure is
       a left parenthesis.
int is delimiter left paren()
   return(strcmp(top token(), "(") == 0);
Function: is delimiter right paren
*
 Interface: int is_delimiter right paren()
 Purpose:
            This function returns true if the current
       token in the token data structure is
```

```
+
      a right parenthesis.
*********
int is delimiter right paren()
   return(strcmp(top token(), ")") == 0);
*
 Function:
          output comment statement
*
 Interface: void output comment statement()
*
 Purpose:
          This procedure outputs a comment string.
void output comment statement()
   advance to next token();
   while (! is delimiter comment())
      make comment(top token(), TRUE);
      advance to next token();
      make comment(top token(), FALSE);
}
Function:
          output instantiation close
  Interface: void output comment statement()
 Purpose:
           This procedure outputs a comment string.
void output instantation close()
   printf(");\n\n");
Function:
          output association
  Interface: void output association (char *local,
                 char *actual,
                 int first association)
```

```
*
             This procedure outputs an association
  Purpose:
*
        between a "local" and "actual" and sets
*
        a flag "first association" if it is the
*
        first association.
void output association (char *local, char *actual, int
first association)
£
    static int line length = 0;
    if (first association)
        line length = 0;
    if (strlen(local) + strlen (actual) + line length + 7
                                                > 65)
        printf(", \n
                              %s => %s", local,
                                           actual);
        line length = strlen(local) + strlen(actual) + 5;
    else
        if (first association)
             printf("%s => %s", local, actual);
             first association = FALSE;
             line length = line length + strlen(local) +
                     strlen(actual) + 4;
             }
        else
             printf(", %s => %s", local, actual);
             line length = line length + strlen(local) +
                     strlen(actual) + 6;
             }
         }
}
output instantiation header
  Function:
  Interface: void output instantiation(
*
                     char *component mark)
*
  Purpose:
              This procedure outputs an instantiation
        header that includes the "component mark".
void output instantiation header(char *component mark)
```

```
Ł
    static int label identifier number = FIRST;
    char *label id;
    label_id = (char *)malloc(MAX_NAME_LEN * sizeof(char));
    if (sprintf(label id, "%c%d", 'U',
                       label identifier number) <= 0)</pre>
         printf("ERROR in output instantiation header\n");
    printf(" %s : %s\n
                         port map (", label id,
                                     component mark);
    label_identifier number++;
}
*
  Function:
             output component instantiations
*
*
  Interface: void output component instantiations (
*
                  char *component inputs outputs,
×
                  char *component mark)
*
*
  Purpose:
               This procedure outputs generates the
         component instantiations from the tokens
*
         data structure.
void output component instantiations (char
**component inputs outputs,
                            char *component mark)
    int port index = FIRST, first association = TRUE, index
                                               = FIRST;
    char *local value, *default value, *actual value,
         *dummy value, *port list;
    port list = strdup(get ports for(component mark));
    local value = strtok(port list, " ");
    dummy value = strtok(NULL, " ");
    default value = strtok(NULL, " ");
    output instantiation header (component mark);
    while (local value != NULL)
         if (strcmp(component inputs outputs[port index],
                                               "open")
                                          == 0)
              if (strcmp(default value, "ndf") != 0)
                  actual value = default value;
```
```
}
             else
                  actual value =
                     component inputs outputs[port index];
                  }
              }
         else
              actual value =
                     component inputs outputs [port index];
              }
         port index +;
         output association (local value, actual value,
                                 first association);
         first association = FALSE;
         local value = strtok(NULL, " ");
         dummy_value = strtok(NULL, " ");
         default value = strtok(NULL, " ");
    free(port list);
    output instantiation close();
}
 *
*
  Function:
             collect inputs and append
*
*
             char **collect_inputs_and_append(
  Interface:
*
                  char **outputs)
*
*
  Purpose:
              This function returns a pointer to an array
*
         of pointers to the inputs for a component
*
         and also contains the appended outputs.
*
char **collect inputs and append(char **outputs)
{
    int index = FIRST, comma count = 0, input found =
                                              FALSE,
        output_index = FIRST;
    char **component inputs and outputs, *open input =
                                              "open";
    advance to next token();
    while (! is delimiter left paren())
         if (is delimiter comment())
              output comment statement();
```

```
advance to next_token();
         }
    comma count = count commas(")");
    component inputs and outputs =
         get token array (comma count +
                       MAX NUM COMPONENT OUTPUTS + 2);
    advance to next token();
    while (! is delimiter right paren())
         if (is delimiter comment())
              output comment statement();
              is identifier_variable())
         else
              comportent inputs and outputs[index] =
                                          top token();
              input found = TRUE;
              index++;
         else if (is delimiter comma())
              if (! input found)
                   ł
                   component inputs and outputs[index] =
                                      open input;
                   index++;
              else
                   input found = FALSE;
         advance to next token();
    if (! input_found)
         component inputs and outputs[index] = open input;
         index++;
    while (outputs[output index] != NULL)
         component inputs and outputs[index] =
                                 outputs[output index];
         output index++;
         index++;
         }
    index = FIRST;
    return(component_inputs_and_outputs);
```

}

```
*
  Function:
            determine component mark
*
*
  Interface: char *determine component mark()
*
  Purpose:
             This function returns a pointer to a string
        that a component mark.
*
char *determine component mark()
    advance to next token();
    while (! is_component(top_token()) && !
                                  end of tokens())
        if (is delimiter comment())
            output comment statement();
        advance_to next token();
    if (end of tokens())
        printf("ERROR in determine component mark\n");
    else
        return(top token());
}
*
  Function: collect component outputs
*
  Interface: char **collect_component_outputs()
*
  Purpose:
             This function returns a pointer to an array
        of pointers to the outputs to a component.
char **collect component_outputs()
    int index = FIRST, end of input = FALSE;
    char **outputs array;
    outputs array =
        get token array (MAX NUM COMPONENT OUTPUTS + 2);
    advance to next token();
    while (! is delimiter equal())
        if (is equation section())
```

```
return (NULL);
         if (is delimiter comment())
             output comment statement();
         else if (is identifier variable())
             outputs array[index] = top token();
             index++;
         advance to next token();
         return(outputs array);
}
*
  Function:
             generate instantiations
*
  Interface: void generate instantiations()
*
*
  Purpose:
              This procedure generates component
         instantiations from the tokens.
×
void generate instantiations()
    int done with instantiations = FALSE;
    char **component_outputs,
         **component inputs and outputs,
         *component mark;
    if (set to network section())
         while (! done with instantiations)
              if ((component outputs =
                  collect component outputs()) != NULL)
                  {
                  component mark =
                           determine_component_mark();
                  component_inputs_and_outputs =
                       collect_inputs_and_append(
                                    component outputs);
                  output component instantiations (
                           component_inputs_and outputs,
                           component mark);
                  }
             else
                  done with instantiations = TRUE;
```

```
}
else
{
    printf("ERROR network section not present\n");
    }
}
```

## altera p.c

```
*
*
                  altera p.c
*
  Module:
           altera p.c
*
  Version:
           1.0
×
  Purpose:
            This module contains procedures and
       functions for manipulating the tokens
*
       data structure of the adftovhd driver
*
       program. Specifically, this module is
4
       concerned building the tokens structure.
*/
#include <tokens.h>
static tokens struct tokens;
Function:
           get identifier type
  Interface: char *get identifier type(
*
                   char *token entry)
  Purpose:
            This function returns a pointer to the
       type of "token entry".
char *get identifier_type(char *token_entry)
    if (strcmp(token entry, "EQUATIONS:") == 0 ||
       strcmp(token_entry, "INPUTS:")
                                 == 0 11
       strcmp(token_entry, "OUTPUTS:")
                                 == 0 ||
       strcmp(token_entry, "NETWORK:")
                                 == 0 11
       strcmp(token entry, "END$")
                                 == 0 )
        ł
       return("identifier reserved");
```

```
else
      return("name_type");
      }
}
Function:
         advance to next token
*
 Interface: void advance to next token()
          This procedure advances to the next token.
 Purpose:
void advance to next token()
   tokens.index++;
Function:
         end of tokens
*
 Interface:
         int end of tokens()
*
          This function returns true if the current
 Purpose:
      token is the last.
int end of tokens()
   return(tokens.index >= tokens.total entries ||
      strcmp(tokens.token array[tokens.index], "END$")
                            == 0);
}
*
 Function:
         get token
 Interface: token *get token()
 Purpose:
          This function returns a pointer to the
      current token and advances to the next.
```

```
tokon *get token()
   if (end of tokens())
       return (NULL);
   else
       tokens.index = tokens.index + 1;
       return(tokens.token array[tokens.index - 1]);
       }
}
*
  Function:
           next token
*
  Interface: token *next token()
            This function advances to the next token.
  Purpose:
*****
tokon *next token()
    if (tokens.index + 1 >= tokens.total entries)
       return('\0');
   else
       return(tokens.token array[tokens.index + 1]);
       }
}
*
           is identifier_variable
  Function:
  Interface: int is identifier_variable()
*
            This function returns true if the current
  Purpose:
       token is of the type "name_type".
int is identifier variable()
   return(strcmp(tokens.token type array[tokens.index],
                              "name type") == 0);
}
```

```
Function:
          set to previous token
 Interface:
          int set to previous token()
           This function sets the current token to the
 Purpose:
      previous token.
int set to previous token()
   if (tokens.index < 1)
       return(0);
   else
       tokens.index = tokens.index - 1;
       return(1);
}
 is delimiter_comment
  Function:
  Interface:
          int is delimiter comment()
           This function returns true if the current
*
  Purpose:
       token is a comment.
int is delimiter comment()
   return(strcmp(tokens.token type array[tokens.index],
               "delimiter type comment") == 0);
}
   *******
  Function:
          get token type
  Interface:
          char *get_token_type()
  Purpose:
           This function returns the type of the
       current token.
```

```
char *get token type()
   return(tokens.token type array[tokens.index]);
1
*
 Function:
         top token
 Interface: token *top token()
*
*
 Purpose:
         This function returns a pointer to the
     current token.
tokon *top token()
{
   return(tokens.token array[tokens.index]);
*
 Function: get token index
*
 Interface: int get token index()
*
 Purpose:
         This function returns the index to the
      current token.
int get token index()
í
   return(tokens.index);
}
\star
 Function: set token index
*
 Interface: void set token index(int index)
*
 Purpose:
         This procedure sets the index to "index".
void set token index(int index)
{
   tokens.index = index;
```

```
*
  Function:
            get delimiter type
            char *get delimiter type(
  Interface:
                    char *delimiter name)
*
  Purpose:
             This procedure returns the type of
        "delimiter name".
char *get delimiter type(char *delimiter name)
    if (strcmp(delimiter name, "%") == 0)
        return("delimiter type comment");
    else if (strcmp(delimiter name, "/") == 0)
        return("delimiter type_slash");
    else if (strcmp(delimiter name, "\\") == 0)
        return("delimiter type back slash");
    else if (strcmp(delimiter name, ",") == 0)
        return("delimiter type comma");
    else if (strcmp(delimiter name, ";") == 0)
```

return("delimiter\_type semi colon");

- else if (strcmp(delimiter\_name, ":") == 0)
  {
   return("delimiter type colon");
- else if (strcmp(delimiter\_name, "\*") == 0)
  {
   return("delimiter\_type\_astric");

else

}

ł

```
return("delimiter_type_unknown");
}
```

}

void build\_tokens(FILE \*input\_stream)

```
int i, ch, at equation section = FALSE,
     at inputs section = FALSE,
    word started = FALSE, index = FIRST;
long filesize;
char *token entry, *new ptr,
    *new_str, **token_arr, **token type arr;
screen message("\r\nparsing input file....\r\n");
filesize = get_file_length(input_stream);
token arr = get token array(filesize);
token type arr = get token array(filesize);
while ((ch = fgetc(input stream)) != EOF)
     if (is_delimiter(ch, at_equation section))
          if (word started)
               token arr[index] = token entry;
               if (strcmp(token entry, "INPUTS:") == 0)
                    at inputs section = TRUE;
               if (strcmp(token entry, "EQUATIONS:") ==
                                                    0)
                    at equation section = TRUE;
               if (is component(token entry))
                    token_type_arr[index] =
                                    "function type";
               else
                    token type arr[index] =
                    get identifier type (token entry);
               index++;
               word started = FALSE;
          new ptr = get new ptr(2);
          *new_ptr = ch;
          *(new_ptr +1) = ' \\ 0';
          token arr[index] = new ptr;
          token type arr[index] =
               get delimiter type (new ptr);
          index++;
          }
     else
           if (! word started)
```

{

```
{
                 token entry = get new ptr(1);
                  *token entry = '\0';
                 word started = 1;
             new str = get new_ptr(2);
             *new str = ch;
             *(new str + 1) = ' 0';
             token_entry = append_to_token (token_entry,
                                            new str);
             }
    if (word_started)
         token arr[index] = token entry;
        token type arr[index] = "terminator type";
         index++;
         word started = 0;
         }
    fclose(input_stream);
    tokens.token_array = token_arr;
    tokens.token type array = token type arr;
    tokens.index = 0;
    tokens.total entries = index + 1;
    remove illegal vhdl name characters();
    check and change identifiers();
}
ent arch.c
*
*
                     ent arch.c
*
  Module:
            ent arch.c
*
  Version:
             1.0
*
              This module contains procedures and
  Purpose:
*
         functions for manipulating the tokens
*
         data structure of the adftovhd driver
*
         program. Specifically, this module is
*
         concerned with building the entity
*
         architecture.
*/
```

#include <ent\_arch.h>

```
*
  Function:
             get ports for
*
*
             char *get ports for(char *component name)
  Interface:
*
*
              This function returns a pointer to a list
  Purpose:
         of the ports for "component name".
char *get ports for(char *component name)
    if (strcmp(component name, "INP") == 0)
         return("In1 in ndf Out1 out ndf ");
    else if (strcmp(component name, "CLKB") == 0)
         return("In1 in ndf Out1 out ndf ");
    else if (strcmp(component name, "CONF") == 0)
         return("In1 in ndf Oe in VCC Out1 out ndf ");
    else if (strcmp(component name, "COIF") == 0)
         return("In1 in ndf Oe in VCC Out1 out ndf Fbk out
                                             ndf ");
    else if (strcmp(component name, "NORF") == 0)
         return("In1 in ndf Clk in ndf C in GND P in GND
                                         Fbk out ndf ");
    else if (strcmp(component name, "NOJF") == 0)
         return("Jn in ndf Clk in ndf Kin in ndf C in GND P
                                in GND Fbk out ndf ");
    else if (strcmp(component name, "NOCF") == 0)
         return("In1 in ndf Fbk1 out ");
    else if (strcmp(component name, "RONF") == 0)
         return("Inl in ndf Clk in ndf C in GND P in GND
                                    Outl out ndf ");
         }
    else if (strcmp(component name, "AND2") == 0 ||
```

strcmp(component name, "NAND2") == 0 |] strcmp(component name, "OR2") == 0 || strcmp(component name, "NOR2") == 0) return("In1 in ndf In2 in ndf Out1 out ndf "); else if (strcmp(component name, "AND3") == 0 || == 0 | 1 strcmp(component\_name, "NAND3") strcmp(component name, "OR3") == 0 || strcmp(compcnent name, "NOR3") == 0)return("In1 in ndf In2 in ndf In3 in ndf Out1 out ndf "); } else if (strcmp(component name, "AND4") == 0 || strcmp(component\_name, "NAND4") == 0 || strcmp(component name, "OR4") == 0 ]] strcmp(component name, "NOR4") == 0)return("In1 in ndf In2 in ndf In3 in ndf In4 in ndf Out1 cut ndf "); else if (strcmp(component n.me, "AND6") == 0 || strcmp(component\_name, "NAND6")
strcmp(component\_name, "OR6") == 0 || == 0 !! strcmp(component name, "NOR6") == 0) { return("In1 in ndf In2 in ndf In3 in ndf In4 in ndf In5 in ndf In6 in ndf Out1 out ndf "); } else if (strcmp(component name, "AND8") == 0 || strcmp(component\_name, "NAND8") == 0 || strcmp(component name, "OR8") == 0 11 strcmp(component name, "NOR8") == 0) { return("In1 in ndf In2 in ndf In3 in ndf In4 in ndf In5 in ndf In6 in ndf In7 in ndf In8 in ndf Out1 out ndf "); } else if (strcmp(component name, "AND12") == 0 || strcmp(component\_name, "NAND12") == 0 || strcmp(component\_name, "OR12") == 0 || == 0) strcmp(component\_name, "NOR12") -{ return("In1 in ndf In2 in ndf In3 in ndf In4 in ndf In5 in ndf In6 in ndf In7 in ndf In8 in ndf In9 in ndf In10 in ndf In11 in ndf In12 in ndf Out1 out ndf "); } else printf("ERROR get ports for\n"); return (NULL); }

```
}
*
  Function:
            output decl
*
  Interface: void output decl(char *name, char *mode,
*
                 char *type, int new component)
*
×
             This procedure outputs a component
  Purpose:
        declaration.
   void output decl(char *name, char *mode, char *type, int
new component)
{
    static int line length = 0, first signal;
    first signal = new component;
    if (first signal)
        line length = 0;
    if ( strlen(name) + strlen (mode) + strlen(type) +
                          line length + 6 > 65)
         ł
        printf(";\n
                          %s : %s %s", name, mode,
                                           type);
        line length = strlen(name) + strlen(mode) +
                               strlen(type) + 5;
         }
    else
        if (first signal)
             printf("%s : %s %s", name, mode, type);
             first signal = FALSE;
             line length = line length + strlen(name) +
                     strlen(mode) + strlen(type) + 3;
        else
             printf("; %s : %s %s", name, mode, type);
             line length = line length + strlen(name) +
                     strlen(mode) + strlen(type) + 5;
             }
        }
}
×
  Function: output component decl header
```

```
*
*
  Interface: void output component decl header(
*
                      char *component name)
  Purpose:
            This procedure outputs a component
       declaration header.
void output component decl header(char *component name)
   printf(" component %s\n port (", component name);
Function:
           output close component decl
  Interface: void output close component decl()
 Purpose:
            This procedure outputs a component
       declaration end.
void output close component decl()
   printf(");\n end component;\n\n");
Function:
           output component ports
  Interface: void output component ports (char *ports)
  Purpose:
            This procedure outputs a component ports
       from the list "ports".
void output component ports(char *ports)
    int new component;
    char *port name, *port mode, *dummy, *ports list;
   new component = TRUE;
   ports list = strdup(ports);
   port_name = strtok(ports_list, " ");
   port_mode = strtok(NULL, " ");
dummy = strtok(NULL, " ");
   while (port name != NULL)
```

```
output decl (port name, port mode, ALTERA TYPE,
                                 new component);
        new component = FALSE;
        port name = strtok(NULL, " ");
        port_mode = strtok(NULL, " ");
                 = strtok(NULL, " ");
        dummy
    free(ports list);
}
*
  Function:
            output component decl
×
  Interface: void output_component ports(char *ports)
*
  Purpose:
             This procedure generates the output of
        a component declaration.
*
void output component decl(char *component name)
{
    char *ports;
    ports = get_ports_for (component_name);
output_component_decl_header(component_name);
    output component ports (ports);
    output close component decl();
*
            set to inputs_section
  Function:
*
  Interface: int set to inputs section()
*
  Purpose:
             This function returns true if the current
*
        token can be set to the inputs section.
int set to inputs section()
    int index = FIRST;
    set token index(FIRST);
    while (! end of tokens())
        if (strcmp(top_token(), "INPUTS:") == 0)
```

```
return (TRUE);
       index++;
       set token index(index);
   return (FALSE);
}
*
  Function:
           set to network section
*
*
           int set to network section()
  Interface:
*
            This function returns true if the current
  Purpose:
       token can be set to the network section.
int set to network section()
   int index = FIRST;
   set token index(FIRST);
   while (! end of tokens())
       if (strcmp(top token(), "NETWORK:") == 0)
           return (TRUE);
       index++;
       set token index(index);
   return (FALSE);
}
Function:
           count commas
  Interface: int count commas(char *stop point)
*
  Purpose:
            This function returns the number of commas
       between the current token and "stop point".
int count commas(char *stop point)
    int comma count = 0, old index;
    old index = get token index();
    advance to next token();
    while (strcmp(top_token(), stop_point) != 0)
```

```
if (is delimiter_comma())
           comma count++;
       advance_to_next_token();
   set token index(old index);
   return((comma_count));
}
*
  Function:
           set to left paren
*
  Interface:
           int set_to_left_paren()
  Purpose:
            This function returns true when the current
       token can be set to a left parenthesis.
*
int set to left paren()
   while (! end of tokens())
       if (strcmp(top token(), "(") == 0)
           return (TRUE);
       else
           advance to next token();
   return (FALSE);
}
*
  Function:
           get_parameter_count
*
  Interface: int get parameter count()
*
  Purpose:
            This function returns the number of
       parameters found by counting commas.
int get_parameter_count()
   int comma count;
```

```
if (set_to left paren())
        comma count = count commas(
        ")");
        }
    return (comma count + 1);
}
*
  Function:
            append parameter number if necessary
*
  Interface: void append parameter number if necessary (
*
                         char * component name)
*
*
  Purpose:
             This procedure will append the number of
        inputs to a component name.
void append parameter number if necessary (char
*component name)
ſ
    int parameter count;
    char *temp name, *temp str, *parameter count string;
    if (strcmp(component name, "AND")
                                 == 0 ||
       strcmp(component_name, "NAND") == 0 ||
       strcmp(component name, "OR")
                                 == 0 ||
       strcmp(component name, "NOR")
                                 == 0 )
        parameter count = get parameter count();
        temp str = (char *)malloc(STANDARD STR LEN *
                                 sizeof(char));
        parameter count string = itoa (parameter count,
                                 temp str, 10);
        temp name = strcat(component name,
                         parameter count string);
        component name = temp name;
    return(component name);
}
*
*
  Function:
            generate component decls
*
  Interface:
            void generate component decls()
×
  Purpose:
             This procedure generates all the component
        declarations.
```

```
void generate_component decls()
     int index = 0, adding_to_list = TRUE;
     char **component list;
     char *temp token;
     component list = get token array (MAX NUM FUNCTIONS);
     if (set to network section())
          temp token = get token();
          while (! end of tokens())
               if (is component(temp token))
                    append parameter number if necessary(
                                              temp token);
                    index = 0;
                    adding_to list = TRUE;
                    while (adding to list)
                          if (component_list[index] == NULL)
                               component list[index] =
                                              temp token;
                               adding to list = FALSE;
                          else if
                               (strcmp(component list[index],
                                    temp token) == 0)
                                    adding to list = FALSE;
                                    3
                          else
                               if (index < MAX NUM FUNCTIONS)
                                    index++;
                                    }
                               else
                                    printf("ERROR in
                                         gen comp decls\n");
                                    }
                               }
                          }
               temp token = get token();
          index = 0;
          while (component list[index] != NULL)
               output component decl(component list[index]);
               index++;
```

```
printf("\n");
}
*
 Function:
         output signal
 Interface: void output signal (char *signal_name,
                char *type)
*
 Purpose:
          This procedure outputs a signal string.
void output signal(char *signal name, char *type)
   printf("%s : %s", signal name, type);
Function:
         end the signal decl
 Interface: void end the_signal_decl()
*
*
 Purpose:
          This procedure outputs an end string for a
      signal declaration.
void end the signal decl()
   printf(";\n ");
*
 Function:
         end the signal decls
*
  Interface: void end the signal decls()
*
          This procedure outputs an end string for a
 Purpose:
      all signal declarations.
void end signal decls()
   printf("\n\n");
```

```
*
 Function:
         output signal header
 Interface: void output signal header()
*
          This procedure outputs a header string for
 Purpose:
      a signal declaration.
void output signal header()
{
   printf("signal ");
3
*
 Function:
         is delimiter equal
*
 Interface:
         int is delimiter equal()
*
          This function returns true is the delimiter
 Purpose:
      is an equal operator.
int is delimiter equal()
   return(strcmp(top token(), "=") == 0);
*******
 Function:
         read past equation
 Interface: void read past equation()
*
 Purpose:
          This procedure advances the current token
      past the equation semi-colon.
void read_past_equation()
   while (strcmp(top_token(), ";") != 0)
      advance to next token();
   advance to next token();
```

```
Function: at network section
 Interface: int at network section()
          This function returns true if the current
 Purpose:
      token is "NETWORK:".
int at network section()
   return(strcmp(top token(), "NETWORK:") == 0);
*
 Function: is delimiter comma
 Interface: int is delimiter comma()
          This function returns true if the current
Purpose:
      token is a comma.
int is delimiter comma()
   return(strcmp(top token(), ",") == 0);
Function:
         set to input section
 Interface: int set to input section()
 Purpose:
          This function returns true when the current
      token can be set to the inputs section.
int set to input section()
   set token index(FIRST);
   while (strcmp(top token(), "INPUTS:") != 0)
      advance to next token();
3
```

```
Function:
            get list of io pins
*
*
  Interface: char **get list of io pins()
×
  Purpose:
             This function returns a pointer to an array
        of pointers to component io pins.
char **get list of io pins()
    int number of io pins, io index = FIRST;
    char **list of io pins;
    set to input section();
    number of io pins = count commas("NETWORK:") + 5;
    list of io pins = get token array (number of io pins);
    advance to next token();
    while (! at network section())
        if (is delimiter comment())
             advance past comment();
        else if (is identifier variable() && !
                     is section header(top token()))
             list of io pins[io index] = top token();
             io index++;
        advance to next token();
    return(list of io pins);
}
Function:
            get signal name
  Interface:
            char *get signal name()
  Purpose:
             This function returns a pointer to signal
        name found in the tokens.
char *get signal name()
    char *last_identifier;
    while (! end of tokens())
        if (is delimiter comment())
```

```
advance past comment();
         else if (is identifier variable())
             last identifier = top token();
         else if (is delimiter_equal())
             advance to_next_token();
             return(last identifier);
         advance_to_next_token();
         return (NULL);
}
                ****
             set to equation section
  Function:
\star
             int set to equation section()
  Interface:
*
  Purpose:
              This function returns true when the current
        token can be set to the equations section.
     int set_to_equation_section()
    int index = FIRST;
    set token index(FIRST);
    while (! end of tokens())
         if (strcmp(top token(), "EQUATIONS:") == 0)
             return(TRUE);
         index++;
         set_token_index(index);
    return (FALSE);
}
                *******
             is io_pin_name
  Function:
             int is io pin name(char *signal name,
  Interface:
             char **list of io pin names)
\star
  Purpose:
              This function returns true when
         "signal name" is in the list of io pins.
```

```
*******
int is io pin name(char *signal name, char
**list of io pin names)
ł
    int io index = FIRST;
    while (list of io pin names[io index] != NULL)
        if (strcmp(list of io pin names[io index],
                              signal name) == 0)
             return (TRUE);
        else
             io index++;
    return (FALSE);
}
  *******
*
             generate signal decls
  Function:
  Interface: void generate signal decls()
*
*
  Purpose:
              This procedure generates all the signal
        declarations from the tokens.
void generate_signal_decls()
{
    int signal header printed = 0, io index;
    char *signal_name, **list_of_io_pin names;
    list of io pin names = get list of io pins();
    if (set_to_network_section())
        advance to next token();
        while ((signal name = get signal name()) != NULL)
             if (! is io pin name(signal name,
                              list of io pin names))
                 output signal header();
                 output signal (signal name, ALTERA TYPE);
                 end the signal decl();
                 signal header printed = 1;
             }
```

```
if (signal header printed)
           end signal decls();
        }
}
  *****
           end body
  Function:
  Interface: void end body(char *entity_name)
            This procedure outputs the end to the
  Purpose:
        entity architecture body.
void end body(char *entity_name)
Ł
    char *architecture_prefix, *architecture_name;
    architecture prefix = (char *)malloc((12 +
        strlen(entity name)) * sizeof(char));
        strcpy(architecture_prefix, "structured_");
    if((architecture name = strcat(architecture_prefix,
                            entity name)) == NULL)
        printf("ERROR in end body\n");
    printf("end %s;\n\n", architecture_name);
}
 *****
  Function:
            begin body
  Interface: void begin_body(char *entity_name)
             This procedure outputs the beginning of the
  Purpose:
        entity architecture body.
void begin body()
    printf("begin\n\n");
                                ******
               * * * * * * * * * * * * * *
  Function: generate architecture header
  Interface: void generate_architecture_header(
```

```
*
                     char *entity name)
*
*
             This procedure outputs the header for the
  Purpose:
        entity architecture.
 void generate architecture header(char *entity_name)
    char *architecture prefix = "structured ",
        *architecture name;
    if ((architecture name = strcat(architecture prefix,
                             entity name)) == NULL)
        printf("ERROR in gen arch header\n");
    printf("architecture %s of %s is\n\n ",
architecture name,
                            entity name);
}
                *******
   *******
*
  Function:
            get input pin name
*
*
  Interface: char *get input pin name()
*
             This function returns a pointer to the name
  Purpose:
        of an input.
char *get input pin name()
    char *input pin name;
    advance to next token();
    while (strcmp(top token(), ")") != 0)
        if (is identifier variable())
            input pin name = top token();
        advance to next token();
    return(input pin name);
}
                   build entity architecture
  Function:
```

```
*
  Interface: void build entity architecture (
                      char *input file)
*
              This procedure generates the entity
 Purpose:
        architecture from the tokens.
   *****
void build entity architecture(char *input file)
{
    char *entity name, **list of io pins;
    entity name = get entity name(input file);
    screen message("\r\nstarting entity
                      architecture....\r\n");
    generate architecture header(entity name);
    screen_message("\r\nmaking signal
                      declarations....\r\n");
    generate signal decls(list of io pins);
    screen message("\r\nmaking component
                      declarations....\r\n");
    generatc component decls();
    begin body();
    screen message("\r\nmaking signal assignment
                              statements....\r\n");
    generate_signal_assignment_statements();
    screen message ("\r\nmaking component
                          nstantiations....\r\n");
    generate instantiations();
    end body(entity_name);
    screen message("\r\nfinished....\r\n");
}
altransf.c
     altransf.c
     *****
```

```
* Module: altransf.c
```

```
* Version: 1.0
```

```
* Purpose: This module contains procedures and
* functions for manipulating the tokens
* data structure of the adftovhd driver
* program. Specifically, this module is
* concerned with the transformation of an
* Altera file.
*/
```

#include <altransf.h>

```
Function: declare entity
* Interface: void declare entity()
 Purpose: This procedure outputs a message for
     the start of the entity declaration.
void declare_entity()
  printf("Here is the entity declaration\n");
*****
 Function: error message()
 Interface: void error message()
 Purpose: This procedure outputs an error message.
void error message()
  printf("ERROR ***OUTPUT: SHOULD HAVE ALREADY BEEN
                       PROCESSED***\n");
Function: error message2()
 Interface: void error message2()
       This procedure outputs an error message.
 Purpose:
void error message2()
  printf("ERROR ***EQUATIONS: SHOULD HAVE ALREADY BEEN
                       PROCESSED***\n");
}
```

```
*
  Function:
             is section header
*
  Interface: int is section header(tokon *current token)
*
 Purpose:
              This function returns true is
         "current token" is a section header.
int is section header(tokon *current token)
         return(! (strcmp(current token, "INPUTS:"))
            ! (strcmp(current token, "OUTPUTS:"))
            ! (strcmp(current_token, "NETWORK:")) |
! (strcmp(current_token, "EQUATIONS:")) |
            ! (strcmp(current_token, "END$")));
}
   ****
                 ******
  Function:
             is code for
  Interface: char is code for(token *current token)
              This function returns a pointer to the code
 Purpose:
         for "current token".
char is code for (tokon *current token)
    if (! strcmp(current token, "INPUTS:"))
        return('I');
    else if (! strcmp(current token, "OUTPUTS:"))
        return('0');
    else if (! strcmp(current token, "NETWORK:"))
        return('N');
    else if (!strcmp(current token, "EQUATIONS:"))
        return('Q');
    else if (!strcmp(current token, "END$"))
         return('E');
    else
```

```
return('Z');
         }
}
   Function:
             make comment
  Interface: void make comment (token *current token,
                  int start or continue)
*
*
  Purpose:
              This procedure outputs a comment from the
         "current token" while "start or continue".
void make comment (tokon *current token, int
start_or_continue)
{
    char *comment = "-- ";
    static int comment character count = 0, comment started
                                                  = 0;
    if (! start or continue)
         if (comment started)
             printf("\n\n");
             comment started = 0;
             comment character count = 0;
         else
             printf("\n");
         }
    else
         if (! comment started && *current token != LF)
             printf("%s", comment);
             comment started = 1;
         if (*current token == LF)
             printf("%s", current_token);
             comment_character count = 0;
             comment started = 0;
         else if ((comment character count +
             strlen(current token)) < 77)</pre>
             printf("%s", current token);
```

```
comment_character_count =
    comment_character_count +
        strlen(current_token);
}
else
{
    printf("%s", comment);
    comment_character_count = 0;
    printf("%s", current_token);
    comment_character_count =
        comment_character_count +
            strlen(current_token);
    }
}
```

}

## BIBLIOGRAPHY

- 1. Borland. <u>Turbo C User's Guide</u>. Scotts Valley: Borland International, 1988.
- 2. Borland. Turbo C Reference Guide. Scotts Valley: Borland International, 1988.
- 3. Altera. <u>A+plus User Guide</u>. Santa Clara: Altera Corporation, 1985, 1986, 1987.
- 4. Altera. A+plus Reference Guide. Santa Clara: Altera Corporation, 1985, 1986, 1987.
- 5. Lipsett, Schaefer, Ussery. <u>VHDL: Hardware</u> <u>Description and Design</u>. Norwell: Kluwer Academic Publishers, 1989.
- 6. Coelho, David R. <u>The VHDL Handbook</u>. Norwell: Kluwer Academic Publishers, 1989.
- 7. Kernighan, Brian W. and Ritchie, Dennis M. <u>The C</u> <u>Programming Language</u>. Murray Hill: <u>Prentice</u> Hall, 1988.
- 8. Alford, Roger C., <u>Programmable Logic Designer's</u> <u>Guide</u>. Howard W. Sams & Company, 1989..