COMPUTER-AIDED DESIGN FOR BUILT-IN-TEST (CADBIT) - BIT Library

Grumman Aerospace Corporation

Hank Baluta

APPROVED FOR PUBLIC RELEASE; DISTRIBUTION UNLIMITED.
This report has been reviewed by the RADC Public Affairs Division (PA) and is releasable to the National Technical Information Services (NTIS). At NTIS it will be releasable to the general public, including foreign nations.

RADC-TR-89-209, Vol II (of three) has been reviewed and is approved for publication.

APPROVED: JAMES J. VACCARO
Project Engineer

APPROVED: JOHN J. BART
Technical Director
Directorate of Reliability & Compatibility

FOR THE COMMANDER:

JAMES W. HYDE III
Directorate of Plans & Programs

If your address has changed or if you wish to be removed from the RADC mailing list, or if the addressee is no longer employed by your organization, please notify RADC (RBES) Griffiss AFB NY 13441-5700. This will assist us in maintaining a current mailing list.

Do not return copies of this report unless contractual obligations or notices on a specific document require that it be returned.
## Computer-Aided Design for Built-In-Test (CADBIT) - BIT Library

The Computer Aided Design for Built-In-Test (CADBIT) Final Report consists of three volumes organized as follows. Volume I is a general description including introduction, automated procedure, data base, menus, CAD and BIT survey, and recommendations. Volume II contains a description of the BIT data base library element and BIT library elements for 13 BIT techniques, which were found to be suitable for CADBIT. Volume III contains the CADBIT software requirements specification to be used as a basis for encoding the CADBIT software modules and the creation of its data base.
# TABLE OF CONTENTS

1.0 SUMMARY ................................................................. 1

1.1 EXECUTIVE SUMMARY .................................................. 1
  1.1.1 SCOPE .............................................................. 1
  1.1.2 PURPOSE .......................................................... 2

1.2 VOLUME II SUMMARY .................................................. 3

2.0 DATA SOURCES ......................................................... 3

3.0 CRITERIA FOR BIT TECHNIQUES SELECTION ......................... 3

4.0 DESCRIPTION OF CAD-BIT LIBRARY CONTENT .................... 5

  4.1 LIST OF BIT TECHNIQUES ........................................... 5
    4.1.1 ON-BOARD ROM ................................................ 6
    4.1.2 MICROPROCESSOR BIT ........................................... 6
    4.1.3 MICRODIAGNOSTICS ............................................ 6
    4.1.4 ON-BOARD INTEGRATION OF VLSI CHIPS BIT ................. 6
      (OBIVCB)
    4.1.5 BUILT-IN LOGIC BLOCK OBSERVER (BILBO) .................... 7
    4.1.6 ERROR DETECTION AND CORRECTION CODES .................... 7
    4.1.7 SCAN ............................................................ 7
    4.1.8 DIGITAL WRAPAROUND .......................................... 7
    4.1.9 PSUEDO RANDOM PATTERN GENERATOR WITH ................. 7
      MULTIPLE INPUT SHIFT REGISTER (PRPG/MISR)
    4.1.10 COMPARATOR .................................................. 7
    4.1.11 VOLTAGE SUMMING ............................................ 8
    4.1.12 REDUNDANCY .................................................. 8
    4.1.13 ANALOG WRAPAROUND ......................................... 8

  4.2 ELEMENTS OF BIT LIBRARY (DATA BASE) FILES ................. 8
    4.2.1 SHORT TUTORIAL ............................................... 10
    4.2.2 LONG TUTORIAL ............................................... 11
    4.2.3 USER REQUESTED DATA ....................................... 11
    4.2.4 FIGURE OF MERIT EQUATIONS ................................ 11

5.0 DRAWING CONVENTIONS ............................................... 13

6.0 CAD-BIT DATA BASE .................................................. 13

  6.1 ON-BOARD ROM

   -1-
TABLE OF CONTENTS

6.2 MICROPROCESSOR BIT ..............................................
6.3 MICRODIAGNOSTICS ..............................................
6.4 ON-BOARD INTEGRATION OF VLSI CHIPS BIT (OBIVCB) ..........
6.5 BUILT-IN LOGIC BLOCK OBSERVER (BILBO) ....................
6.6 ERROR DETECTION AND CORRECTION CODES ....................
6.7 SCAN ..............................................................
6.8 DIGITAL WRAPAROUND ...........................................
6.9 PSUEDO RANDOM PATTERN GENERATOR WITH MULTIPLE INPUT SHIFT REGISTER (PRPG/MISR)
6.10 COMPARATOR .....................................................
6.11 VOLTAGE SLMMING ..............................................
6.12 REDUNDANCY ....................................................
6.13 ANALOG WRAPAROUND ...........................................

7.0 BIBLIOGRAPHY .....................................................
### LIST OF FIGURES

<table>
<thead>
<tr>
<th>Section</th>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>1-1</td>
<td>ORGANIZATION OF VOLUME 2 OF CAD-BIT FINAL REPORT</td>
<td>4</td>
</tr>
<tr>
<td>4-1</td>
<td>STRUCTURE OF THE CAD-BIT LIBRARY ELEMENT TUTORIALS</td>
<td>9</td>
</tr>
<tr>
<td>4-2</td>
<td>SUBCATEGORIES (DATA ELEMENTS) OF SHORT TUTORIALS</td>
<td>10</td>
</tr>
<tr>
<td>4-3</td>
<td>SUBCATEGORIES (DATA ELEMENTS) OF LONG TUTORIALS</td>
<td>12</td>
</tr>
<tr>
<td>6-1</td>
<td>CAD-BIT DATA BASE OVERVIEW</td>
<td>13</td>
</tr>
</tbody>
</table>
1.0 SUMMARY

This report is one of three volumes. The Executive Summary describes the entire CAD-BIT effort and the following Volume Summary is a description of this volume.

1.1 EXECUTIVE SUMMARY

CAD-BIT is a development program to specify the implementation of an automated procedure to integrate Built-In-Test (BIT) into the design of Printed Circuit Boards (PCBs) on Computer-Aided Design (CAD) workstations. When fully developed, the CAD-BIT software will be capable of operating on generic workstations meeting various standards. These standards include those for operating system (UNIX), programming language (C), and graphical data interchange Initial Graphics Exchange Specification (IGES).

The purpose of this program was to develop the design of the automated procedure, the associated BIT data base, and a software specification for the CAD-BIT module ready for encoding. No coding of the CAD-BIT Module (CBM) was performed except as necessary to test and verify feasibility. CAD workstations and BIT techniques and their applications were also surveyed to determine standards required for the CAD-BIT module implementation and to establish requirements for and define the structure of the BIT data base.

1.1.1 SCOPE

This report describes the development of the CAD-BIT automated procedure, the associated Data Base of BIT Functions, and software specification developed during this contract. The contents of this report are organized into the three volumes described below.

Volume I Technical Issues

Volume I is a general CAD-BIT description and provides useful information for any type of involvement with CAD-BIT. It begins with an Executive Summary describing the work performed under the CAD-BIT contract. It is followed by a detailed description of the automated procedure. The description contains text, flow diagrams of the procedure operations and its data, sets of menu sequences showing menu options, selections, and resulting operations. Algorithms and formulas are included. The CAD-BIT Data Base and its files are described.

Additional topics in Volume I include Menus, the CAD-BIT Feasibility Demonstration, BIT and CAD workstation surveys and Standards Recommendations, SMART-BIT Applications, and a Automated Procedure Evaluation. The Volume also includes an appendix with a BIT library example for the On-Board ROM BIT Technique.
Volume II  BIT Library

Volume II contains a description of the BIT data base library elements and BIT library elements for the thirteen BIT techniques listed below. The data in Volume II will be used to encode CAD-BIT's BIT technique data base during the implementation phase. In addition, it illustrates the required data for adding new BIT techniques. It also provides useful data to the future circuit designer / CAD-BIT user on the BIT techniques, their implementation, and the default circuit components.

- On-Board ROM
- Microprocessor BIT
- Microdiagnostics
- On-Board Integration of VLSI Chips BIT (OBIVCB)
- Built-In Logic Block Observer (BILBO)
- Error Detection and Correction Codes
- Scan
- Digital Wraparound
- Pseudo Random Pattern Generator with Multiple Input Shift Register (PRPG:MISR)
- Comparator
- Voltage Summing
- Redundancy
- Analog Wraparound

Volume III  CAD-BIT Software Specification

Volume III contains the CAD-BIT Software Requirements Specification (SRS). This SRS establishes the requirements for the Computer Software Configuration Item (CSCI) identified as Computer-Aided Design for Built-In-Test (CAD-BIT) System. It will be used during the implementation as the basis for encoding the CAD-BIT software modules and the creation of its data base.

1.1.2 PURPOSE

The purpose of the CAD-BIT system is to provide an automated procedure to aid the electronic circuit designer in the selection of BIT techniques, the insertion of the associated BIT circuitry into the PCB design, and to provide a post design evaluation of the penalties incurred by the addition of BIT circuitry into the PCB functional design.
1.2 VOLUME II SUMMARY

The organization of Volume II of the CAD-BIT Final Report is shown in Figure 1-1. The bulk of the volume is a set of data packages for a variety of BIT techniques. The packages are labeled in Figure 1-1 as "Library Element for Techniques n".

Preceding the data packages is the Data Base of BIT Functions Introduction. The introduction describes the criteria used in selecting the BIT techniques for inclusion in the BIT library, along with the list of the techniques and a short summary of each. A description of the data elements for each technique is also provided.

2.0 DATA SOURCES

One of the sources of data for the library was a BIT survey, an investigation and analysis of design of PCBs from a variety of electronic equipment systems including analog, digital and hybrid PCBs. The details of the survey are described in Volume I of the CAD-BIT final report.

In order to obtain a greater scope and more detailed information on the various BIT techniques, a literature search was also conducted and over 100 papers on BIT were accumulated and reviewed. Papers especially pertinent to the enclosed techniques are listed in the Bibliography contained at the end of each technique library element.

3.0 CRITERIA FOR BIT TECHNIQUE SELECTION

Certain criteria concerning the selection of BIT techniques for the library were arrived at as a result of contractor queries at the beginning of the study. These criteria govern various aspects of the definition of the BIT Library and are as follows:

* Self Contained
  The BIT technique shall be self contained within the Line Replaceable Module (LRM) or Printed Circuit Board (PCB). All of the hardware and software necessary to conduct the Built-In-Test shall be resident on the LRM itself with the exception of BIT Initiate and Pass/Fail signals.

* In Flight/Flight Line Maintenance
  The techniques to be considered are primarily for In Flight or Flight Line Maintenance (as opposed to intermediate level or depot maintenance).
FIGURE 1-1
ORGANIZATION OF VOLUME II OF CAD-BIT FINAL REPORT
• Fault Detection

The techniques are for fault detection. If a technique provides fault isolation, it will not be considered an advantage if there is a real estate or power penalty associated with the fault isolation capability.

• Modifiable

The structure of the data base shall be such that modifications can be made as knowledge or data in the technique is accumulated.

• Open Ended

The data base shall be open ended to allow inclusion of additional BIT techniques as they are developed.

• LRM Design only

Some CAD systems support the design of semi-custom integrated circuits concurrently with the design of the LRM on which the integrated circuits will reside. CAD–BIT will only facilitate inclusion of BIT into the LRM. CAD–BIT may utilize BIT in the integrated circuit, but is not intended as a vehicle to incorporate BIT into the integrated circuit. However, the system can be easily expanded to do so.

4.0 DESCRIPTION OF CAD–BIT LIBRARY CONTENT

4.1 LIST OF BIT TECHNIQUES

As a result of the BIT survey, a representative list of BIT techniques was selected for the Library Package. The list is wide ranging and represents a broad cross section of circuit design applications. Besides addressing the three general classifications of digital, analog and hybrid, the list also includes BIT techniques applicable to LRM’s that contain microprocessors, microprogrammed machines and Very High Speed Integrated Circuits (VHSIC). Additional techniques allow the designer to insert Built-In-Test Equipment on the interior of his design or be strictly external to his original design. A list of BIT techniques supplied in this Volume is shown below with a brief summary of each technique.

DIGITAL

On-Board ROM
Microprocessor BIT
Microdiagnostics
On Board Integration of VLSI Chips Bit (OBIVCB)
Built-In Logic Block Observer (BILBO)
Error Detection and Correction Codes
Scan
Digital Wraparound
Pseudo Random Pattern Generator: Multiple Input Shift Register (PRPG: MISR)

ANALOG
Comparitor
Voltage Summing
Redundancy

HYBRID
Analog Wraparound

4.1.1 ON-BOARD ROM

BIT test patterns and good machine responses are stored in on-board ROM. As each test pattern is applied the output of the Circuit Under Test (CUT) is compared to the known good machine responses. A mismatch indicates an LRM failure.

4.1.2 MICROPROCESSOR BIT

The inherent intelligence of the microprocessor is used to test itself and associated peripheral circuitry such as memory and Input/Output (I/O). A self test program is written to exercise circuitry within and outside of the microprocessor integrated circuit. The BIT program is stored in ROM.

4.1.3 MICRODIAGNOSTICS

Microprogrammed processors have their instruction repertoire defined in external ROM instead of internal logic of conventional processors. Special instructions can be defined which will test both internal and external processor hardware in a very efficient manner. These BIT instructions are added to the normal instructions resident in external ROM.

4.1.4 ON BOARD INTEGRATION OF VLSI CHIPS BIT (OBIVCB)

Many current Very Large Scale Integration (VLSI) chips are designed with an internal BIT or contain hardware such as scan registers to facilitate their own checkout. This technique integrates the chips internal BIT with the overall BIT of the LRM on which those chips are resident.
4.1.5 BUILT IN LOGIC BLOCK OBSERVER (BILBO)

Circuit structures can be configured to function as a variety of BIT devices, such as, a pseudo random pattern generator or a multiple input shift register. This circuit is configured by different binary patterns on two input control lines and the circuit can also serve as a bank of normal CUT flip-flops. Thus, this one design can be placed throughout the CUT and can be configured and reconfigured during test to provide a variety of BIT functions.

4.1.6 ERROR DETECTION AND CORRECTION CODES

Extra bits can be added to digital words containing information on the validity of the data when the word is transmitted or stored in memory. Hardware exists which examine these extra bits and can determine whether any bits have erroneously changed state during the manipulation of the word.

4.1.7 SCAN

The main principle of SCAN is to provide a redundant flip-flop (FF) for each FF in the normal circuitry so that at a predetermined instance, the secondary FF can be set to the state of its corresponding primary one. The secondary FFs are connected as a shift register so that the state of the machine, as captured by the secondary FFs, can then be shifted to the outside of the CUT for analysis for proper operation.

4.1.8 DIGITAL WRAPAROUND

LRMs that contain a microprocessor and some digital input and digital output circuits can have their I/O checked out with the addition of gates that wrap the output to the input. The microprocessor serves as test controller, stimuli generator and response comparator.

4.1.9 PSEUDO RANDOM PATTERN GENERATOR WITH MULTIPLE INPUT SHIFT REGISTER (PRPG/MISR)

This technique combines two BIT circuits to accomplish a checkout of the CUT. A linear feedback shift register is a source of test vectors for input to the CUT. A CUT output signature is accumulated in the Multiple Input Shift Register for the duration of the pseudo random pattern sequence. The signature is then compared to a good machine signature to determine a pass or fail status of the CUT.

4.1.10 COMPARATOR

An analog test signal source located on the LRM is fed into a CUT analog channel. The output of the analog channel is compared to a predetermined reference signal (also
generated on the LRM) via a comparator to determine whether the channel is operating properly.

4.1.11 VOLTAGE SUMMING

LRMs that generate a set of simple signals (such as DC Levels or Power Supply Voltages) can be tested by combining their signals into a single sum and then comparing this sum with a known good value of signal also generated on the LRM. An excessive variation of any single signal will be reflected in the sum and will be detected by the comparator to flag a fault condition.

4.1.12 REDUNDANCY

Redundancy requires duplicating the normal CUT and stimulating both the CUT and the redundant CUT from the same signal source and comparing the outputs with a comparator. If the comparator detects a difference between the outputs it sets an error flag.

4.1.13 ANALOG WRAPAROUND

LRMs containing a microprocessor and analog input and output can have their I/O checked out with the addition of analog switches that wrap the output around to the LRM. The LRM's contain a microprocessor and analog input and output can have their I/O checked out with the addition of analog switches that wrap the output around to the input during self test. The microprocessor serves as a test controller, stimuli generator and response comparator enabling a check out of output devices by reading the signal with the input device.

4.2 ELEMENTS OF BIT LIBRARY (DATA BASE) FILES

All of the techniques of the Library package contain information in a standardized set of elements. The data elements consist of text files, lists, tables, graphic images and equations. This data is used by the CAD-BIT algorithm for tutorial presentations, BIT selection and BIT implementation. Figure 4-1 depicts the structure of a library element <L.E.> (BIT Technique) and the associated data elements for each library element. With reference to the figure, each Library Element contains 4 major categories of data:

- SHORT TUTORIAL
- LONG TUTORIAL
- USER REQUESTED DATA
- FIGURE OF MERIT EQUATIONS
FIGURE 4-1
STRUCTURE OF THE CAD–BIT LIBRARY ELEMENT
Each category contains one or more subcategories of data. The following sections describe the contents of each sub category data element(s).

4.2.1 SHORT TUTORIAL

The Short Tutorial categories contains three single screen presentations designed to give a brief overview of the technique. The designer can scan through these tutorials to get acquainted with possible techniques for his application or to review the contents of the data base. The data presented is depicted in Figure 4-2.
4.2.2 LONG TUTORIAL

The Long Tutorial Category provides more in-depth material to help the designer become better acquainted with individual techniques. There are seven subcategories of data associated with this category and are illustrated in Figure 4-3. In the figure they are shown as a simple page but in actuality they may contain more than one page (or screen). The first subcategory is a description of the BIT sequence flow chart of the short tutorial. The detailed information of the next three subcategories is provided in a structured form rather than descriptive text. For example, there are separate tables for advantages, disadvantages and list of attributes.

A standard list of BIT attributes was identified and appropriate remarks for each attribute are indicated on all of the BIT techniques. The standardized attribute format was designed to facilitate comparisons of various techniques by the designer.

Following the attributes is the default design subcategory and the default design parts table. The purpose of this design is two-fold, first to provide a designer with a more detailed understanding of a particular BIT technique and secondly to provide a basis for estimating the real estate, power, weight and timing penalties. In most cases, the default design is only one configuration of many different possibilities. The design is approximate and for guidance only. The final design may have to contain many refinements such as decoupling capacitors, buffering to account for circuit loading, and part substitutions for those shown in the detailed design.

The last subcategory in the Long Tutorial is the Bibliography.

4.2.3 USER REQUESTED DATA

The User Requested Data category has only one subcategory, a list of questions to the user. Typical questions in this set are “How many primary inputs does the Circuit Under Test (CUT) have?”, or “What is the test pattern applications rate?”. The answer for these questions is used to determine the amount of circuitry and the test time required by the BIT circuits.

4.2.4 FIGURE OF MERIT EQUATIONS

Figure of Merit Equations are used to calculate the real estate, weight, power and timing penalties. The equations for any given technique are based on the default design. However, since the actual circuit may have more or less I/O than the default design, the Figure of Merit equations must be adjusted to the actual CUT I/O. The adjustment information is obtained from questions posed to the designer. The questions are defined in the
FIGURE 4-3
SUBCATEGORIES (DATA ELEMENTS) OF THE LONG TUTORIAL
User Requested Data category of section 4.2.3. Unlike the other elements of the library, the equation data elements are not displayed but are used internally within the CAD-BIT algorithm. The equation data is divided into the following three groups:

* VARIABLE DEFINITION
* COMPONENT DETERMINATION EQUATION
* PENALTY EQUATIONS

5.0 DRAWING CONVENTIONS

Many of the drawings show a mixture of CUT circuitry and BIT circuitry. The shaded blocks in the block & circuit diagrams represent CUT circuit, while the unshaded blocks represent BIT circuitry.

6.0 CAD–BIT DATA BASE

The CAD–BIT data base presently has nine digital, three analog and one hybrid techniques in its library. Additional techniques can be easily added to the data base. The CAD–BIT data base structure is illustrated in Figure 6–1. This volume contains the data for the BIT Technique Files only. The CAD–BIT System Files data is found in Volume III. CAD–BIT Specification. Design Related Data Files are generated by CAD–BIT when CAD–BIT is in operation.

![CAD-BIT DATABASE OVERVIEW](image-url)
PARAGRAPH 6.1
ON-BOARD ROM
TECHNIQUE
DATA PACKAGE
SHORT TUTORIAL
FOR
ON-BOARD ROM

On-Board Read Only Memory (ROM) Self Test is non-concurrent, mostly hardware and firmware, Built-In-Test (BIT) technique which consists of applying test patterns that are stored in an on-board ROM to a Circuit Under Test (CUT) and then comparing the CUT's response to what is expected, resulting in a go - no/go output signal. Although the number of test patterns required to exhaustively test a function is proportional to the cube of the number of gates, this technique has some potential in that each test pattern can be individually and selectively determined, thereby, maximizing the percentage of fault detection to the test pattern ratio.
LIBRARY ELEMENT DATA SHEET

BIT TECHNIQUE: ON-BOARD ROM

CATEGORY: SHORT TUTORIAL

SUBCATEGORY: 1. LEVEL 1 BLOCK DIAGRAM.
              2. BIT SEQUENCE FLOW CHART.

DATA TYPE: TEXT ☐  LIST ☐  TABLE ☐  GRAPHIC ☒  EQUATIONS ☐

DATA:

  SUBCATEGORY 1: SEE FIGURE 1
  SUBCATEGORY 2: SEE FIGURE 2
BIT INITIATE

INITIALIZE CUT/RESET
PASS-FAIL FF/N=0/
SET MAX

APPLY ROM ADDRESSES

DELAY AND ENABLE ROMS

TP RIPPLE THRU ROMS

DELAY AND STROBE COMPARATOR

PASS

YES

SET PASS/FAIL FF TO FAIL

NO

LAST TEST

YES

INCtREMENT N

NO

PASS/FAIL FF STAYS PASS IF NEVER SET TO FAIL
BIT SEQUENCE FLOW CHART DESCRIPTION
FOR
ON-BOARD ROM

1. A positive pulse "Test Initiate" signal is input to test control logic to begin test.
2. The test begins as follows:
   - "BIT Mode" signal from control logic to multiplexer is activated
   - Normal inputs to CUT multiplexed out
   - Test Patterns (TP) from TP ROM input to CUT enable
   - All resettable logic of CUT reset
   - ROM address counter in control logic reset to zero
   - "Pass/Fail" Flip-Flop (FF) in comparator logic block reset to "Pass"
3. The system clock, while in BIT mode, increments the control logic counter which addresses the TP & Good Machine Response (GMR) ROMs simultaneously.
4. After a delay sufficient to fully establish the addressing in the step above, both the TP & GMR ROMs are enabled.
5. The TP ripples through the CUT. To gain control of the CUT clock, each TP will have both high and a low on the clock line which may come from the TP ROM
6. After enough delay for a good machine to establish a GMR at the CUT's outputs, the comparator is enabled.
   - A good machine at this time will have the GMR pattern identically compare with the CUT outputs. If not, the Pass/Fail FF will be set to "Fail" and will remain "Fail" until BIT is re-initiated.
8. If the address to the ROMs is the last address, then "End Of Test" control logic signal goes low. The moment the enable comparator signal goes HI during this last TP sequence, the BIT mode FF is reset and the system is out of BIT mode. The Pass/Fail FF will remain set to "Pass" if during the test it was never set to "Fail".
9. If not the last ROM address, go back to step 3.
ON-BOARD ROM BIT
ADVANTAGES

1. An understanding of the CUT can lead to a substantial percentage of fault detected with a few, determined test patterns.

2. A CUT with much sequential logic requires specific "Pairs" of test patterns applied in sequence. Although, this presents a problem with Random Test Pattern Application, storing the test patterns in ROM so that they indeed do occur in pairs is done without difficulty with the On-Board ROM Method.

3. On-Board ROM Test Generation becomes competitive when compared to random pattern generation as the number of CUT inputs become large and/or number of patterns required becomes small. This is best understood by considering that the total number of binary patterns possible for a CUT with n inputs is $2^n$. If $n = 16$, $2^{16} = 65,536$. If $n = 20$, $2^{20} = 1,048,576$. If $n = 24$, $2^{24} = 16,777,216$. Consider a hypothetical 24 input CUT that can be adequately tested with 2,000 deterministic patterns. Most of the Test Pattern Generator (TPG) hardware required using On-Board ROM Method are cascaded, 2K by 8 ROMs as compared to 3 cascaded, 8-Bit shift registers plus 2 Quad Exclusive Or Packages. But the real savings is test time. To be absolutely sure of providing all 2,000 test patterns one must cycle through 16,777,215 possible test patterns when using random pattern generator.

4. The control logic for the On-Board ROM Test is simple when compared to the Random Test Pattern Generation method which requires loading seed patterns and special test sequencing.

5. Read control logic and address and data buses may possibly be shared between test and function purposes.
ON-BOARD ROM BIT

DISADVANTAGES

1. With the growing complexity of electronic circuitry being implemented on Line Replaceable Modules (LRM) of today, it is becoming more and more difficult for a test engineer to understand what he is testing, especially when under pressure to establish the test plan quickly. Without a true understanding of what is to be tested, it is nearly impossible to effectively and efficiently determine the test patterns that are necessary.

2. When the number of test patterns required to obtain adequate fault coverage is large and/or the number of CUT inputs is small or can be partitioned into a few small number of input groups, then the real estate required for the On-Board ROM Method becomes excessive when compared to the random pattern generation method.

3. Memory elements in general are not as reliable as random logic microelectronic devices.

4. Circuit design changes often require reprogramming the ROMs.

5. If the number of bus lines required to address the ROMs are excessive and/or the distance between the TP ROMs and the control logic, or between the GMR ROMs and the control logic is substantial, then Printed Circuit Board (PCB) real estate consumed is excessive and costly.

6. Memory allocated to either store test patterns or GMRs can never serve both test and function purposes as can shift registers used in Built in Logic Block Observers (BILBO) for example.
ON-BOARD ROM BIT ATTRIBUTES

1. REAL ESTATE PENALTY
   * Increases with CUT complexity
   * ROMs - Number of test patterns is approximately the cube of the number of gates for combinational. FFs increase the number even further
   * Control - Approximately 11 chips for this example. Number of counter chips increases with number of test patterns
   * Multiplexer - Number multiplexer chips equals number input lines divided by number of lines switched by multiplexer chip
   * Comparator - Number comparator chips equals (number output lines) divided by number of lines compared by chip
   * Land real estate depends on layout

2. POWER PENALTY
   * Roughly proportional to real estate penalty example:
     Power Penalty equals Percent Real Estate Penalty multiplied by CUT Normal power.
     - Exceptions (some ROMS have power down model)
     - Switch Technology (use Metal Oxide Semiconductors (MOS) ROMS for higher density)

3. RELIABILITY PENALTY
   * Proportional to Real Estate Penalty if similar technology is used for Built in Test Equipment (BITE) as for CUT
   * May have to distinguish BITE failures that only effect BITE vs BITE failures that effect CUT
   * Computer Aided Design (CAD) System may have software package for reliability calculation
ON-BOARD ROM BIT ATTRIBUTES

4. TIMING PENALTY
   * Test Time Duration - Number of Test Patterns multiplied by Pattern Application Period
   * Circuit throughput Delay - Additional delays of Multiplexers

5. NON-CONCURRENT

6. CONCEPTUAL COMPLEXITY
   * Straight Forward

7. HARDWARE/SOFTWARE
   * Test Patterns in Firmware

8. TECHNOLOGY
   * All current digital technologies
   * May use higher density technologies for ROM to reduce real estate penalty. (May need MOS-Transistor Transistor Logic (TTL) converters)

9. IS BITE SELF TESTABLE?
   * Can do check sum on ROMs (add hardware)
   * Some ROMs have shadow registers

10. DESIGN COST
    * Use standard estimating procedures based on number of chips
    * Must add Engineering time to create Test Patterns and GMRs
    * May need debug time to hardware verify proper operation
ON-BOARD BIT ROM
ATTRIBUTES
(CONT)

11. SOFTWARE DESIGN COST
   * Only applicable at system level

12. NUMBER OF BYTES OF STORAGE REQUIRED
   * Function of complexity of circuit (see Real Estate Penalty)

13. STAND-ALONE (SELF-CONTAINED BIT)?
   * Yes

14. WEIGHT
   * Proportional to real estate penalty weight
   * PENALTY = (Percent Real Estate Penalty) x (Weight of circuit)

15. Commercially available integrated circuits with testability features ROMs are available with shadow registers.
a) See figure 3 for ON-BOARD ROM LEVEL II BLOCK DIAGRAM.

b) See figure 4 for TEST PATTERN AND GOOD MACHINE RESPONSE ROM DEFAULT DESIGN.

c) See figure 5 for GOOD MACHINE RESPONSE COMPARISON LOGIC DEFAULT DESIGN.

d) See figure 6 for INPUT MULTIPLEXER DEFAULT DESIGN.

e) See figure 7 for CONTROL LOGIC FOR ON-BOARD ROM DEFAULT DESIGN.
FIGURE 5 GOOD MACHINE RESPONSE COMPARISON LOGIC
NOTE: 2 QUAD 2 TO 1 LINE DATA SELECTOR/MUX's CAN BE REPLACED BY AN OCTAL 2 INPUT MIXED LATCH-LS604.

FIGURE 6 INPUT MULTIPLEXER
### ON-BOARD ROM

#### PART DATA TABLE

<table>
<thead>
<tr>
<th>NUMBER/NAME</th>
<th>AREA (sq in)</th>
<th># OF PINS</th>
<th>POWER TYPICAL (mW)</th>
<th>POWER MAX. (mW)</th>
<th>WEIGHT (gms)</th>
</tr>
</thead>
<tbody>
<tr>
<td>TBP385L15 3K x 8 PROM</td>
<td>0.375</td>
<td>24</td>
<td>325</td>
<td>500</td>
<td>6.5</td>
</tr>
<tr>
<td>74LS604/ OCT 2-IN MUXs LATCHES</td>
<td>0.37</td>
<td>28</td>
<td>275</td>
<td>350</td>
<td>7.5</td>
</tr>
<tr>
<td>74LS686/ 4 BIT MAG IDENT COMP</td>
<td>0.375</td>
<td>24</td>
<td>220</td>
<td>375</td>
<td>6.5</td>
</tr>
<tr>
<td>74LS177/ 4 BIT SYNC BIN COUNTER</td>
<td>0.243</td>
<td>16</td>
<td>315</td>
<td>455</td>
<td>2</td>
</tr>
<tr>
<td>'404/ HEX INVERTERS</td>
<td>0.243</td>
<td>14</td>
<td>90</td>
<td>165</td>
<td>2</td>
</tr>
<tr>
<td>7400/ QUAD 2-IN POS NAND</td>
<td>0.243</td>
<td>14</td>
<td>60</td>
<td>100</td>
<td>2</td>
</tr>
<tr>
<td>'4125/ QUAD D FLIP FLOP</td>
<td>0.243</td>
<td>16</td>
<td>55</td>
<td>90</td>
<td>2</td>
</tr>
</tbody>
</table>
DATA:

NONE REQUIRED
LIBRARY ELEMENT DATA SHEET

BIT TECHNIQUE: ON-BOARD ROM

CATEGORY: USER REQUESTED DATA

SUBCATEGORY:

DATA TYPE: TEXT [ ] LIST [X] TABLE [ ] GRAPHIC [ ] EQUATIONS [ ]

DATA:

QUESTIONS

1. How many primary input pins are used by the PCB's operational circuitry?

2. How many primary output pins are used by the PCB's operational circuitry?

3. How many test patterns are required to be stored in the ROMs?

4. What is the test pattern application rate?

5. What is the estimated initialization time?

VARIABLE ASSIGNMENT

v1

v2

v3

v4

v5
I) VARIABLE DEFINITIONS

n1 = Number of ROM chips
n2 = Number of MUX chips
n3 = Number of COMPARATOR chips
n4 = Number of COUNTER chips
n5 = Number DECODE chips
n6 = Number of PROGRAMMABLE DELAY chips
n7 = BIT MODE status FF
n8 = Number of CONTROL GATES
v1 = Number of INPUT PINS <= 120
v2 = Number of OUTPUT PINS <= 120
v3 = Number of TEST PATTERNS <= 12288
v4 = PATTERN RATE
v5 = INITIALIZATION TIME

II) COMPONENT DETERMINATION EQUATIONS

n2 = (v1/8)
n3 = (v2/8)
n4 = (v3/16)
n5 = Integer of ((n4 + 1)/2)
n6 = 2
n7 = 1
n8 = 2
III) PENALTY EQUATIONS

a) AREA (sq in)

Area of BIT chips = (.375)n1 + (.87)n2 + (.375)n3 + (.243)n4 +
(.375)n5 + (.375)n6 + (.243)n7 + (.243)n8

Total area of BIT circuitry = (Area of BIT chips)
+ 15% for PC traces
= 1.15 (Area of BIT chips)

b) POWER (mW)

Power = (325)n1 + (350)n2 + (375)n3 + (455)n4 + (375)n5 +
(200)n6 + (90)n7 + (110)n8

c) WEIGHT (gms)

Weight of BIT chips (grams) = (6.5)n1 + (7.5)n2 + (6.5)n3 + (2.0)n4 +
(6.5)n5 + (6.0)n6 + (2)n7 + (2)n8

Weight of BIT circuitry = Weight of BIT chips +
10% For Weight of solder
= 1.1 (Weight of chips)

d) TIME (ns)

Test time = (v3) (v4) + v5

Throughput delay = 30
PARAGRAPH 6.2
MICROPROCESSOR BIT
TECHNIQUE
DATA PACKAGE
Microprocessor Built-In-Test (BIT) is accomplished using functional fault models which comprehensively, and efficiently test the microprocessor. To implement this method, some test program memory, and the built-in intelligence of the microprocessor are required. An optional external test module may also be used, depending on the microprocessor being tested. The external test module is a device controlled by the Central Processing Unit (CPU) and is used to control or initiate microprocessor peripheral control devices which are located on the microprocessor chip.

Microprocessor BIT is done in stages. Each subsequent stage builds upon the successful completion of prior stages. These stages are performed in the specific order shown below:

* Core instruction tests
* Read register Instruction tests
* Memory tests
* Addressing Modes tests
* Instruction Execution tests
* Instruction Sequence tests
* I/O peripheral controller tests
In addition to the microprocessor, the external test module may optionally be tested. It is tested in the following manner:

- Verify CPU is operating properly (see above list).
- Set up non-chip peripheral controllers in external control mode.
- Use the external test module to set up external on-chip peripheral controller requests.

Normally, Microprocessor BIT is executed at the operating speed of the microprocessor.
<table>
<thead>
<tr>
<th>BIT TECHNIQUE:</th>
<th>MICROPROCESSOR BUILT-IN-TEST</th>
</tr>
</thead>
<tbody>
<tr>
<td>CATEGORY:</td>
<td>SHORT TUTORIAL</td>
</tr>
<tr>
<td>SUBCATEGORY:</td>
<td>1. LEVEL I BLOCK DIAGRAM</td>
</tr>
<tr>
<td></td>
<td>2. BIT SEQUENCE FLOW CHART</td>
</tr>
<tr>
<td>DATA TYPE:</td>
<td>TEXT ☐  LIST ☐  TABLE ☐  GRAPHIC ☑  EQUATIONS ☐</td>
</tr>
</tbody>
</table>

**DATA:**

SUBCATEGORY 1: SEE FIGURE 1

SUBCATEGORY 2: SEE FIGURE 2
POWER UP UUT

INITIATE BIT

CORE INSTRUCTION TESTS ARE EXECUTED

PASS  NO  SET FAIL FLAG

YES  

READ REGISTER INSTRUCTION TESTS ARE EXECUTED

PASS  NO  SET FAIL FLAG

YES  

MEMORY TESTS ARE EXECUTED

PASS  NO  SET FAIL FLAG

YES  

ADDRESSING MODES TESTS ARE EXECUTED

SEE NEXT PAGE

FIGURE 2 BIT SEQUENCE FLOW CHART FOR MICROPROCESSOR BIT
BIT SEQUENCE FLOW CHART DESCRIPTION FOR MICROPROCESSOR BUILT-IN-TEST

1. Unit Under Test (UUT) is powered up.
2. An initiate BIT signal is generated.
3. A procedure is executed which verifies the proper operation of the MOVE, COMPARE and BRANCH instructions. These instructions are typically defined as follows:
   - MOV a, Ri: Load register Ri with the contents of memory location a.
   - CMP Ri, Rj: Compare the contents of Ri to Rj and set the Z bit if Ri = Rj.
   - BEQ a: If the Z bit of the Status Register (SR) is set then branch to location a.

   These instructions must be operational before any further testing can proceed because they are a kernel which enables testing the execution of further instructions in the instruction repertoire.

4. If a fault is detected in the Core instructions test, a failure flag is set and testing is terminated. If no faults are detected, testing will proceed to the Read Register instruction tests.

5. A procedure is executed which verifies proper execution of the Read Register instructions of the microprocessor. The procedure verifies that the proper data is read and checks for simple faults.

6. If a fault is detected, a failure flag is set. If no faults are detected, testing will proceed to the Memory test.
7. A procedure is executed which verifies proper operation of the memory chips.

8. If a fault is detected, a failure flag is set. If no faults are detected, testing will proceed to the Addressing Modes tests.

9. A procedure is executed which verifies proper loading of registers in all the addressing modes of the microprocessor. This verifies that all addressing modes are functional.

10. If a fault is detected, a failure flag is set. If no faults are detected, testing will proceed to the Instruction Execution test.

11. A procedure is executed which verifies that the Instruction Execution process is functional. This is accomplished by loading the registers with codewords, executing an Instruction set, and verifying the proper content of the registers.

12. If a fault is detected, a failure flag is set. If no faults are detected, testing will proceed to the Instruction Sequence test.

13. A procedure is performed where all possible ordered pairs of instructions are tested. Ordered pairs of instructions are defined as instructions which are commonly used together. The following faults are tested for:

   1. No data dependence (the sequence fault is independent of the operands used with the instructions).

   2. Pairwise instruction sequence dependence.

14. If a fault is detected, a failure flag is set. If no faults are detected, testing will proceed to the Integrated Controllers tests.
15. In general, the fault model for any on-chip peripheral controller is as follows:

1. Registers belonging to the peripheral control device have stuck-at faults. The result of these faults will be incorrect, or no execution of the device function.

2. Faults in decoders of the peripheral control device cause incorrect, or no selection of peripheral control registers.

3. Faults in the control logic of the peripheral cause an incorrect, or no execution of the controller function.

4. A fault in the on-chip peripheral may cause a side effect in other areas of the microprocessor which may be detected in its readable registers.

16. If a fault is detected, a failure flag is set. If no faults are detected, the Microprocessor BIT passed.
The Microprocessor BIT technique provides the following advantages to the circuit designer:

* The real estate penalty will be minimal, basically requiring Read Only Memory (ROM) locations which may be already available if there is spare ROM space after the design is complete. If an external test module is required, the real estate penalty will be slightly increased.
* Most of the testing done is executed at the operating speed of microprocessor.
* Monitoring of test results is carried out by the microprocessor itself.
The Microprocessor BIT technique poses the following disadvantages to the circuit designer:

- The test memory requirement for Microprocessor BIT can be large depending on the following factors:
  1. Characteristics of the microprocessor.
  2. Thoroughness of the tests.
  3. Optimization of test code for both fast test execution and compact test memory size.

- Most of the code must be written in assembly language to test the microprocessor which is not as readable as high level languages.
MICROPROCESSOR BIT ATTRIBUTES

1. REAL ESTATE PENALTY
   * The number of memory chips used is proportional to the total memory requirement of the self-test program used.
   * If an External Test Module is required, an additional real estate penalty will be accrued consisting of:
     a. Several registers
     b. Control logic circuitry

2. POWER PENALTY
   * Proportional to the number of memory chips.
   * If an External Test Module is required, an additional power penalty will be accrued.

3. RELIABILITY PENALTY
   * Proportional to the Mean Time Between Failures (MTBF) of the memory chips.
   * If an External Test Module is required, an additional reliability penalty will be accrued.

4. TIMING PENALTY
   * Proportional to the operating speed of the microprocessor and the length of the test program.

5. CONCEPTUAL COMPLEXITY
   * Circuit design is moderate in complexity.
   * Extensive software programming is required in assembly languages.
6. TECHNOLOGY
   * Digital circuitry

7. IS BITE SELF TESTABLE?
   * Yes

8. DESIGN COST
   * All components used are readily available at low cost.
   * Software development time of the BIT programs stored in memory is proportional to the complexity and thoroughness of the tests used.
   * Hardware design and debug is minimal.

9. SOFTWARE DESIGN COST
   * Proportional to the thoroughness of the tests required.

10. WEIGHT
    * Weight increases as the number of memory chips required increases.
LIBRARY ELEMENT DATA SHEET

BIT TECHNIQUE: MICROPROCESSOR BUILT-IN-TEST

CATEGORY: LONG TUTORIAL

SUBCATEGORY: DEFAULT DESIGN

DATA TYPE: TEXT □ LIST □ TABLE □ GRAPHIC X EQUATIONS □

DATA:

a) SEE FIGURE 7 FOR MICROPROCESSOR BIT LEVEL II BLOCK DIAGRAM

b) SEE FIGURE 4 FOR MICROPROCESSOR BIT DEFAULT DESIGN
# Microprocessor Built-In-Test Parts Data Table

<table>
<thead>
<tr>
<th>NUMBER/NAME</th>
<th>AREA (sq in)</th>
<th># OF PINS</th>
<th>POWER TYPICAL (mW)</th>
<th>POWER MAX. (mW)</th>
<th>WEIGHT (gms)</th>
</tr>
</thead>
<tbody>
<tr>
<td>74LS175/ D Flip Flop</td>
<td>0.20</td>
<td>16</td>
<td>60</td>
<td>90</td>
<td>0.9</td>
</tr>
<tr>
<td>SN54AS08/ AND CHIP</td>
<td>24</td>
<td>14</td>
<td>260</td>
<td>440</td>
<td>1.1</td>
</tr>
<tr>
<td>uPD2364A/ 8K ROM</td>
<td>78</td>
<td>24</td>
<td>200</td>
<td>350</td>
<td>3.5</td>
</tr>
<tr>
<td>21C16/ 2K RAM</td>
<td>0.21</td>
<td>24</td>
<td>10</td>
<td>19</td>
<td>0.95</td>
</tr>
</tbody>
</table>
LIBRARY ELEMENT DATA SHEET

BIT TECHNIQUE: MICROPROCESSOR BUILT-IN-TEST
CATEGORY: LONG TUTORIAL

SUBCATEGORY: BIBLIOGRAPHY

DATA TYPE: TEXT [ ] LIST [X] TABLE [ ] GRAPHIC [ ] EQUATIONS [ ]

DATA:

NONE REQUIRED
1. What is the total amount of test memory required in Kbytes?  \( v_1 \)

2. What is the operation speed of the microprocessor in Kbytes/sec?  \( v_2 \)
I) VARIABLE DEFINITION

\( n_1 = \) Number of Flip Flop chips
\( n_2 = \) Number of AND chips
\( n_3 = \) Number of ROM memory chips
\( n_4 = \) Number of RAM chips
\( v_1 = \) Total number of bytes in the test program (Kbytes)
\( v_2 = \) Operating speed of the microprocessor (Kbytes/sec)

II) COMPONENT DETERMINATION EQUATIONS

\( n_1 = 1 \)
\( n_2 = 1 \)
\( n_3 = v_1 / 8 \)
\( n_4 = 1 \)

III) PENALTY EQUATIONS

a) AREA (sq in)

\[
\text{Area of BIT chips} = (0.20)n_1 + (0.24)n_2 + 1.78n_3 + 2.31n_4
\]
\[
= 65 - 0.78n_3
\]

Total area of BIT circuitry = (Area of BIT chips) +
15% for PC traces
\[
= 1.15 \times (\text{Area of BIT chips})
\]

b) WEIGHT (gms)

\[
\text{Weight of BIT chips} = (0.90)n_1 + (1.1)n_2 + (3.5)n_3 - (0.95)n_4
\]
\[
= 2.95 + (3.5)n_3
\]
b) WEIGHT (CONT)

Total weight of BIT circuitry = (Weight of BIT chips) +
10% For weight of solder
= 1.1 (Weight of BIT chips)

II) PENALTY EQUATIONS (CONT)

c) POWER (mW)

Total power consumption of BIT chips = (60)n1 + (260)n2
+ (200)n3 + (10)n4 = 330 + (200)n3

d) TEST TIME

Total time for microprocessor BIT = v1/v2
PARAGRAPH 6.3
MICRODIAGNOSTICS
TECHNIQUE
DATA PACKAGE
SHORT TUTORIAL FOR MICRODIAGNOSTICS BIT TECHNIQUE

Microdiagnostics is a diagnostic bit technique that is implemented by microprogramming on a microcode level. It has been shown that by implementing a Built-In-Test (BIT) test on the microcode level in a microprogramming environment, hardware/software utilization is optimized. This solution eliminates the need for a hardware intensive approach compared to a microcode level BIT running out of firmware or secondary storage.

The technique involves partitioning an area of the “micro-program-store” to support a small BIT routine, which would be executed by a macro instruction that could be called RUNBIT. When the OPCODE for RUNBIT is encountered in an external program, the specified address of the BIT routine would be vectored to.

This micro-coded BIT would verify operation of the processor circuitry by testing all its elements. The register stack and all internal Random Access Memory (RAM) can be exhaustively checked. A checksum can be generated for micro-program store and compared with a previously stored value. All Arithmetic & Logic Unit (ALU) functions can be checked along with the associated flags and status bits. Data can be routed along all points of the internal buses to verify operation of the multiplexing circuitry. This BIT could either be run as a subroutine, that is, all status and contents of registers placed on stack before execution and restored after BIT is completed, or it could be a stand alone procedure which initializes the processor after completion.
<table>
<thead>
<tr>
<th>SUBCATEGORY</th>
<th>DATA</th>
</tr>
</thead>
<tbody>
<tr>
<td>1. LEVEL I BLOCK DIAGRAM</td>
<td>SUBCATEGORY 1: SEE FIGURE 1</td>
</tr>
<tr>
<td>2. BIT SEQUENCE FLOW CHART</td>
<td>SUBCATEGORY 2: SEE FIGURE 2</td>
</tr>
</tbody>
</table>
FIGURE 1 LEVEL I BLOCK DIAGRAM MICRODIAGNOSTICS

1. SYSTEM ROM
2. SYSTEM RAM
3. CPU
4. MICRO PROGRAM ROM
5. I/O
6. RUN BIT
7. ADDRESS & CONTROL BUS
8. APPLICATION PROGRAM
9. BIDIRECTIONAL DATA BUS
10. CUT
11. UUT OUT
12. UUT IN

* NOTE: IN A HAMLET SYSTEM, THE RUNBIT IS INITIATED AT THE SYSTEM AND EXECUTED AS PART OF A SYSTEM TEST.
RUNBIT

SAVE CURRENT STATUS OF MEMORY

PERFORM CHECKSUM OF ALL PROGRAM MEMORY

STEP ALU THROUGH ALL FUNCTIONS CHECK STATUS & FLAG BITS

WALK A ONE THROUGH REGISTER BANK

PERFORM SOFTWARE INTERRUPT TO TEST INTERRUPT HARDWARE

WALK A BYTE OF DATA ALONG INTERNAL BUS & CHECK MULTIPLEXING

PASS

YES

RESTORE STATUS OF MEMORY

END

NO

PUT STATUS WORD ON DATA BUS TO INDICATE FAILURE CODE

FIGURE 2 BIT SEQUENCE FLOW CHART FOR MICRODIAGNOSTICS
BIT SEQUENCE FLOW CHART DESCRIPTION
MICRODIAGNOSTICS BIT TECHNIQUE

1. Macro instruction "RLNBIT" is called to initiate testing.
   * Perform checksum of all program memory.
   * Step "ALU" through all functions. Check status and flag bits.
   * Walk a one through register banks.
   * Perform software interrupt test.
   * Walk various data patterns along internal bus and check system multiplexing paths.

2. If all tests pass, restore status of memory and registers to the original status before RLNBIT was called.

3. If test fails, put known status word on data bus to indicate failure code. This result can be output from Line Replaceable Module (LRM) to rest of system.
<table>
<thead>
<tr>
<th>MICRODIAGNOSTICS BIT TECHNIQUE ADVANTAGES</th>
</tr>
</thead>
<tbody>
<tr>
<td>1. No software overhead due to microcode “RUNBIT” program.</td>
</tr>
<tr>
<td>2. Because the BIT is on a microcode level, BIT will run at a fast rate.</td>
</tr>
<tr>
<td>3. Provides quick confidence level because of fast BIT.</td>
</tr>
<tr>
<td>4. Can check internal microcomputer circuitry, as well as peripheral chip functions.</td>
</tr>
</tbody>
</table>
MICRODIAGNOSTICS BIT TECHNIQUE DISADVANTAGES

1. Possible large hardware requirements due to size of microcode program memory needed to handle BIT test. Example: Large BIT slice configurations with limited memory.

2. Because BIT is constrained to micro program memory it will have to be small in nature and may not check all of the BIT slice configuration.
MICRODIAGNOSTICS BIT TECHNIQUE

ATTRIBUTES

1. REAL ESTATE PENALTY -
   * None, as long as memory is available for BIT test.
   * If memory not available, Read Only Memorys (ROMs) should be added proportional to microcode program and extent of peripheral circuitry.

2. POWER PENALTY -
   * Roughly proportional to real estate penalty example:
     Power Penalty = % Real Estate Penalty X Circuit Under Test (CUT)
     Normal Power
   * Execution - Some ROMs have power down mode
   * Switch technology - Use Metal Oxide Semiconductor (MOS) ROMs for higher density

3. RELIABILITY PENALTY -
   * Proportional to Real Estate Penalty, if similar technology is used for Built-In Test Equipment (BITE) as for CUT.

4. TIMING PENALTY -
   * Test Time Duration - Number of BIT instructions multiplied by the average execution time of instructions.

5. NON-CONCURRENT

6. CONCEPTUAL COMPLEXITY - Straight forward
MICRODIAGNOSTICS BIT TECHNIQUE ATTRIBUTES

7. HARDWARE/SOFTWARE/COMBO - HARDWARE
   * Test patterns or instruction code in firmware

8. TECHNOLOGY -
   * All current digital technologies
   * May use higher density technologies for ROM to reduce any extra real estate penalty.

9. IS BITSELF TESTABLE -
   * Can do checksum on all memory including BIT.
   * Can use serial shadow resistors diagnostic registers to monitor BIT

10. DESIGN COST -
    * Minimal due to microcode and no hardware design.

11. FIRMWARE DESIGN COST -
    * Dependent on microcode complexity.

12. NUMBER OF BYTES OF STORAGE REQUIRED -
    * Function of complexity of CUT and memory and number of peripheral devices.

13. STAND ALONE (SELF CONTAINED BIT)?
    * Yes (in ROM memory microcode).
LIBRARY ELEMENT DATA SHEET

BIT TECHNIQUE: MICRODIAGNOSTICS

CATEGORY: LONG TUTORIAL

SUBCATEGORY: BIT TECHNIQUE ATTRIBUTES

DATA TYPE: TEXT [ ] LIST [X] TABLE [ ] GRAPHIC [ ] EQUATIONS [ ]

DATA:

MICRODIAGNOSTICS BIT TECHNIQUE ATTRIBUTES

14. WEIGHT -

* Proportional to real estate penalty.

15. COMMERCIALY AVAILABLE INTEGRATED CIRCUITS WITH TESTABILITY FEATURES -

* ROMs available with shadow registers.
LIBRARY ELEMENT DATA SHEET

BIT TECHNIQUE: MICRODIAGNOSTICS

CATEGORY: LONG TUTORIAL

SUBCATEGORY: DEFAULT DESIGN

DATA TYPE: TEXT □ LIST □ TABLE □ GRAPHIC X EQUATIONS □

DATA:

a) SEE FIGURE 3 FOR MICRODIAGNOSTICS BIT LEVEL II BLOCK DIAGRAM

b) SEE FIGURE 4 FOR MICRODIAGNOSTICS BIT DEFAULT DESIGN
<table>
<thead>
<tr>
<th>NUMBER/NAME</th>
<th>AREA (sq in)</th>
<th># OF PINS</th>
<th>POWER TYPICAL (mW)</th>
<th>POWER MAX. (mW)</th>
<th>WEIGHT (gms)</th>
</tr>
</thead>
<tbody>
<tr>
<td>MM5220 ROM</td>
<td>0.375</td>
<td>24</td>
<td>150</td>
<td>325</td>
<td>N/A</td>
</tr>
</tbody>
</table>


1. How many microcode BIT lines are used by the CPU? v1

2. How many BIT Instruction words are required to be stored in the additional ROMs? v2

3. What is the test pattern application rate? v3

4. What is the estimated initialization time? v4
I) VARIABLE DEFINITION

   n1 = Number of ROM chips
   v1 = Number of microcode BIT data lines used by the CPU
   v2 = Number of BIT instruction words to be stored in additional ROMs
   v3 = BIT instruction execution rate
   v4 = Estimated initialization time

II) COMPONENT DETERMINATION EQUATIONS

   n1 = (v1/8)(v2/2048)
   v1 <= 120
   v2 <= 6144

III) PENALTY EQUATIONS

   a) AREA (sq in)
      Total area of BIT chips = (0.375)n1
      Total area of BIT circuitry = Total area of BIT chips) -
      15% FOR PC traces
      = 1.15 (total area of BIT chips)

   b) WEIGHT (gms)
      Weight of BIT chips = (6.5)n1
      Weight of BIT circuitry = Weight of BIT chips + 10% For weight
      of solder = 1.1 (Weight of chips)
c) POWER (mW)

\[ \text{MAX POWER} = (325)n1 \]

III) PENALTY EQUATIONS

d) TEST TIME

\[ \text{TEST TIME} = (v2)(v3) + v4 \]
PARAGRAPH 6.4
ON-BOARD INTEGRATION
OF VLSI CHIP BIT (OBIVCB)
TECHNIQUE
DATA PACKAGE
OBIVCB is a technique which makes extensive use of Built-In-Self-Test (BIST) internal to integrated circuits resident on the circuit board. It does this by providing a "Processor Test Node" on the board, which is capable of addressing a variety of chip Built-In-Test (BIT) approaches. For instance, the processor node will be capable of supplying pseudo-random test patterns and collecting signatures for the integrated circuits which contain internal scan circuitry. It will also be capable of initiating and regulating self-test on chips that contain a BIST. Additionally, it will be capable of testing chips which contain no BIST circuitry by running a conventional BIT stored in Processor Node firmware.

In general, the Processor Node will coordinate chip self-testing, allowing for parallel testing, and taking advantage of the more current techniques of self-test.

Types of BIT supported by OBIVCB:

- Scan path techniques
- Internally supported scan, boundary scan Test and Measurement (T&M) bus, i.e. pseudo-random pattern generation and signature analysis is provided on chip.
- Visibility block approach: Built In Logic Block Observer (BILBO), shadow registers, configurable test points etc...
- Conventional BIST with chip fail or status flags.
LIBRARY ELEMENT DATA SHEET

BIT TECHNIQUE: ON-BOARD INTEGRATION OF VLSI CHIP BIT

CATEGORY: SHORT TUTORIAL

SUBCATEGORY: 1. LEVEL I BLOCK DIAGRAM
              2. BIT SEQUENCE FLOW CHART

DATA TYPE: TEXT [ ] LIST [ ] TABLE [ ] GRAPHIC [X] EQUATIONS [ ]

DATA:

   SUBCATEGORY 1: SEE FIGURE 1
   SUBCATEGORY 2: SEE FIGURE 2
'1' - This includes a checksum on all processor ROM, walking '1's test on all RAM and EEPROM and internal registers, and the implementation of a watchdog-timer routine, if the timer 'times out' the 'fatal error' flag is set.

START BIT

PERFORM SELF-TEST ON PROCESSOR TEST NODE '1'

DID SELF TEST PASS?

GO

NO-GO

ASSERT 'FATAL ERROR' FLAG

LEAVE REGISTER IN TRANSPARENT (FLOW-THRU) MODE AND PLACE ALL CONTROL LINES IN NORMAL OPERATIONS NODE.

CONTINUE

SCAN 'SFED' VALUES INTO SCAN/SET REGISTERS

PLACE SCAN/SET REGISTERS INTO LFSR MODE AND INITIATE TESTING

WAIT FOR LFSR ACTIVITY TO COMPLETE. '2'

PLACE REGISTERS INTO SCAN MODE AND SCAN OUT SIGNATURE VALUES

STORE SIGNATURE IN EEPROM (IF AVAILABLE) OTHERWISE IN RAM

FIGURE 2 BIT SEQUENCE FLOW CHART FOR OBIVCB
YES

NOW TEST THE BLOCKS THAT ARE NOT UNDER CONTROL OF THE REGISTERS SUCH AS RAM, ROM, ETC.....

EMPLOY CONVENTIONAL TESTING METHODS HERE

STORE THE RESULTS OF THESE BLOCKS IN EEPROM (IF AVAILABLE) OTHERWISE IN RAM

COMPARE THE STORED EEPROM STATUS WITH KNOWN GOOD VALUES

IF ERRORS WERE ENCOUNTERED THEN SET THE 'ERROR' FLAG.

CONFIGURE SCAN/SET REGISTERS IN TRANSPARENT OR FLOW-THROUGH MODE AND PLACE ALL CONTROL LINES IN NORMAL OPERATION MODE.

CONTINUE

FIGURE 2 (CONT) BIT SEQUENCE FLOW CHART FOR OBIVCB
BIT SEQUENCE FLOW CHART DESCRIPTION
ON-BOARD INTEGRATION OF VLSI CHIP BIT (OBIVCB)

1. BIT is initiated either upon power-up or externally by a pulse. A reset pulse is sent to all chips which can be initialized, as well as the processor which vectors it to a self test procedure.

2. The Test Processing Node performs a self test. This includes a complete test of read/write memory as well as checksum tests on all program memory. All registers are tested and a "watch-dog" timer routine is implemented.

3. Upon successful completion of (2), the processor reads a configuration block in memory which tells it such things as:
   * which and how many Scan/Set (S/S) registers need to be initialized.
   * which test loops should be assigned to which registers.
   * place S/S register in pattern generation, signature, or scan mode, for example.
   * which loops can be run concurrently.
   * which "seeds" to place in S/S registers.

4. Scan seed values into S/S registers, set loop sequencer multiplexer, and send signal to execute chip BITs.

5. When this wave of testing is completed (either by establishing pseudo-random pattern length or by waiting for external chips handshake signal) configure S/S registers in serial scan mode and scan values into the processor node. Results may be stored in Electrically Erasable-Programmable Read Only Memory (EEPROM) if one is used.

6. If there are chips that need to be tested separately then repeat steps (4) and (5) until all scannable integrated circuits are accounted for.
7. Now, if there are blocks which require conventional testing, branch to the area where BIT firmware resides in Test Node program memory and perform this BIT by exercising stimulus and response vectors via the test bus.

8. Examine the results of all testing as stored in EEPROM and if errors exist set ERROR flag.

9. Send signal to circuit under test to initiate or resume normal operation and tristate all Test Processor Node buses.
ON-BOARD INTEGRATION OF VLSI CHIP BIT

ADVANTAGES

1. In defining a Test Processor Node architecture, a standard hardware interface is achieved which can be used for widely varying chip BITs. This standard can later be put into a gate array or standard cell, making implementation as simple as designing in a single chip.

2. Because a dedicated processor is used, it is extensible and easily modified by rewriting firmware.

3. In making extensive use of scan path, pseudo-random pattern generation, and signature analysis, minimum analysis is required from the designer as this is a hardware, rather than software, driven test.

4. Linear Feedback Shift Register (LFSR) theory, the basis of pattern generation signature analysis, is well established and documented. Its exhaustive level of fault detection has been the subject of several papers.

5. In tying together various chip BITs with a single Processor Node, a hierarchical test structure is built which is well defined and maintainable. This idea can be extended from the card to the box and system levels.

6. Also for the above reason, a hardware / software balance is achieved, allowing time costs and chip costs to be worked into project budgets more easily than an approach which is radically hardware or software intensive.
ON-BOARD INTEGRATION OF VLSI CHIP BIT (OBIVCB) 

DISADVANTAGES

1. This approach requires the circuit under test to be largely self testing; that is, it assumes that BIT is included in most of the chips, especially the Very Large Scale Integration (VLSI) and Very High Speed Integrated Circuits (VHSIC) devices.

2. A Processor Test Node is required, while not comprising an unreasonable amount of hardware for testing a board of complex logic, may be overkill if the logic is accessible and not particularly complex. Each application has to be evaluated separately on the basis of need.

3. The test hardware has been optimized for scan path type testing. While it can handle other approaches as well, it tends to constrain circuit design, both on the board level as well as the chip level, to this type of structure.

4. Including testability on chip, by providing test cells in Application Specific Integration Circuits (ASICs), the effective level of on-chip integration drops. Note that in designing gate arrays, routing becomes progressively more difficult as more of the gates are utilized. For this reason delays can be introduced in the chip.

5. With the growing popularity of ASICs, the boundary between board level design and chip level design is becoming fuzzy. OBIVCB calls for a level of cooperation between conventional board level designers and silicon design. Currently, Design For Test (DFT) on the chip level is not widely implemented.
LIBRARY ELEMENT DATA SHEET

BIT TECHNIQUE: ON-BOARD INTEGRATION OF VLSI CHIP BIT

CATEGORY: LONG TUTORIAL

SUBCATEGORY: BIT SEQUENCE ATTRIBUTES

DATA TYPE: TEXT ☑ LIST ☐ TABLE ☐ GRAPHIC ☐ EQUATIONS ☐

DATA:

ON-BOARD INTEGRATION OF VLSI CHIP BIT (OBIVCB) ATTRIBUTES

1. REAL ESTATE PENALTY -
   * Defined by base configuration (four test loops and eight parallel test lines). There is a small initial jump as configuration expands beyond the base and increases linearly with serial and parallel growth. Control lines increases as the log of the number of test loops. Actual area is given for Dual-In-Line Packages (DIPs) and can be reduced if modern packaging techniques are employed; i.e. Small Outline Packages, Pin Grid Arrays, and Plastic Leaded Chip Carriers.

2. POWER PENALTY -
   * Roughly linear with expansion and very dependent on technology used. For instance, if Complementary Metal Oxide Semiconductor (CMOS) implementations are employed the power savings are the greatest.

3. RELIABILITY PENALTY -
   * More dependent on the number of packages than on equivalent number of gates. This suggests using as highly integrated circuits as possible.

4. TIMING PENALTY -
   * Timing is divided into two groups:
     * Serial testing - grows exponentially with LFSR length and is a product of scanning frequency.
     * Parallel test - via a BIT stored in controller Read Only Memory (ROM). Proportional to the complexity of the Circuit Under Test (CUT) to be tested by the parallel bus. Expansion of the Parallel lines should have no effect on test time.
ON-BOARD INTEGRATION OF VLSI CHIP BIT (OIVCVC)

5. CONCURRENCY -
   This approach is non concurrent.

6. CONCEPTUAL COMPLEXITY - Embodies two ideas:
   * Embedded controller with standard BIT stored in firmware.
   * Linear Feedback Shift Register theory and its attendant scan-path testing schemes.
     While both these approaches have been well established in the test industry, the idea of combining them in this particular way has not.

7. HARDWARE/SOFTWARE TRADEOFF -
   * LFSRs require only initial 'seed' values, and the capability of scanning signatures into the processor. This minimizes software and makes use of a highly compact hardware algorithm.

8. TECHNOLOGY -
   * This design lends itself to a technology with a good power/integration product. CMOS III is an example of a good process for this.
a) SEE FIGURE 3 FOR ON-BOARD INTEGRATION OF VLSI CHIP BIT LEVEL II
   BLOCK DIAGRAM - TEST PROCESSOR NODE

b) SEE FIGURE 4 FOR ON-BOARD INTEGRATION OF VLSI CHIP BIT LEVEL III
   WIRING DIAGRAM - TEST PROCESSOR NODE

c) SEE FIGURE 5 FOR ON-BOARD INTEGRATION OF VLSI CHIP BIT LEVEL III
   WIRING DIAGRAM - TEST PROCESSOR NODE (CONT)

d) SEE FIGURE 6 FOR ON-BOARD INTEGRATION OF VLSI CHIP BIT LEVEL III
   WIRING DIAGRAM - 1 OF 4 SCAN/SET REGISTERS - DETAIL
FIGURE 3  LEVEL II BLOCK DIAGRAM
TEST PROCESSOR NODE
FIGURE 4  LEVEL III WIRING DIAGRAM
TEST PROCESSOR NODE

NOTE: II, additional parallel lines are required when using 54LS177 octal latch for each additional set of eight lines.
FIGURE 5  LEVEL III WIRING DIAGRAM  
TEST PROCESSOR NODE (CONT)
FIGURE 6 LEVEL III WIRING DIAGRAM
1 OF 4 SCAN/SET REGISTERS - DETAIL
## LIBRARY ELEMENT DATA SHEET

**BIT TECHNIQUE:**
ON-BOARD INTEGRATION OF VLSI CHIP BIT

**CATEGORY:**
LONG TUTORIAL

**SUBCATEGORY:**
PARTS DATA TABLE

**DATA TYPE:**
TEXT [ ] LIST [ ] TABLE [x] GRAPHIC [ ] EQUATIONS [ ]

### DATA:

<table>
<thead>
<tr>
<th>NUMBER/NAME (Q)</th>
<th>AREA (sq in)</th>
<th># OF PINS</th>
<th>POWER TYPICAL (mW)</th>
<th>POWER MAX. (mW)</th>
<th>WEIGHT (gms)</th>
</tr>
</thead>
<tbody>
<tr>
<td>5051-6551</td>
<td>1.20</td>
<td>40</td>
<td>175000</td>
<td>750000</td>
<td>2.0</td>
</tr>
<tr>
<td>5479A</td>
<td>0.40</td>
<td>28</td>
<td>300000</td>
<td>750000</td>
<td>1.4</td>
</tr>
<tr>
<td>54HCT253</td>
<td>0.24</td>
<td>16</td>
<td>0.150</td>
<td>0.500</td>
<td>1.0</td>
</tr>
<tr>
<td>54HCT138</td>
<td>0.30</td>
<td>20</td>
<td>0.150</td>
<td>0.275</td>
<td>0.3</td>
</tr>
<tr>
<td>54LS373</td>
<td>0.30</td>
<td>20</td>
<td>0.135</td>
<td>0.200</td>
<td>0.3</td>
</tr>
</tbody>
</table>

**SCAN/SET REGISTER COMPONENTS (FOUR REQUIRED)**

<table>
<thead>
<tr>
<th>NUMBER/NAME (Q)</th>
<th>AREA (sq in)</th>
<th># OF PINS</th>
<th>POWER TYPICAL (mW)</th>
<th>POWER MAX. (mW)</th>
<th>WEIGHT (gms)</th>
</tr>
</thead>
<tbody>
<tr>
<td>54HCT253</td>
<td>0.30</td>
<td>20</td>
<td>0.250</td>
<td>0.375</td>
<td>1.1</td>
</tr>
<tr>
<td>54F280</td>
<td>0.21</td>
<td>14</td>
<td>150000</td>
<td>175000</td>
<td>0.4</td>
</tr>
<tr>
<td>54HCT08</td>
<td>0.21</td>
<td>14</td>
<td>0.015</td>
<td>0.050</td>
<td>0.2</td>
</tr>
<tr>
<td>DG181</td>
<td>0.21</td>
<td>14</td>
<td>0.500</td>
<td>0.900</td>
<td>0.3</td>
</tr>
<tr>
<td>54HCT74</td>
<td>0.21</td>
<td>14</td>
<td>0.115</td>
<td>0.150</td>
<td>0.2</td>
</tr>
</tbody>
</table>

**SCAN/SET TOTALS:** 1.65 110 130 185 6.7

**GRAND TOTALS:** 9.44 564 995 2200 33.3
1. V.R. Subramanyam, L. R. Stine, (TRW), "Design for Testability for Future Digital Avionics Systems", IEEE, 1986. Describes a Module Maintenance Node which is the basis for the Test Processor Node in the OBIVCB.


4. D. Bacht, "Understanding Signature Analysis", Electronics Test, Nov. '82, pg. 28.

LIBRARY ELEMENT DATA SHEET

BIT TECHNIQUE: ON-BOARD INTEGRATION OF VLSI CHIP BIT

CATEGORY: USER REQUESTED DATA

SUBCATEGORY:

DATA TYPE: TEXT [x] LIST [x] TABLE [ ] GRAPHIC [ ] EQUATIONS [ ]
DATA:

QUESTIONs

1. What is the number of test loops beyond the four in minimal configuration needed? v1
2. What is the number of parallel test lines in groups of eight, beyond the eight already provided? v2
3. What is the pattern application rate? v3
4. What is the number of test patterns stored in memory for parallel testing? v4
5. What is the initialization time? v5
6. What is the length of the Linear Feedback Shift Registers? v6

- 96 -
I) VARIABLE DEFINITION

\( n_1 = \) Minimum configuration

\( v_1 = \) Number of test loops needed beyond the four of the minimum configuration.

\( v_2 = \) Number of parallel test lines in groups of 8 beyond the eight already provided.

\( v_3 = \) Test Pattern application rate.

\( v_4 = \) Number of Test Patterns stored in memory for parallel testing.

\( v_5 = \) Initialization time.

\( v_6 = \) Length of Linear Feedback Shift Registers.

II) COMPONENT DETERMINATION EQUATIONS

\( n_1 = 1 \)

III) PENALTY EQUATIONS

AREA (sq in)

Area of BIT chips = 9.44 \( n_1 \) + 1.65 \( v_1 \) + 0.30(\( v_2 \))

Total area of BIT circuitry = Area of BIT chips - 15% For PC traces

= 1.15 (Area of BIT chips)
III) PENALTY EQUATIONS (CONT)

WEIGHT (gms)

Weight of BIT chips = 33.3n1 + 6.7 v1 + (1) (v2)

POWER (mW)

POWER = (2.2)n1 + 0.185 v1 + 0.02 (v2) (Watts maximum)

TIME

TEST TIME = v5 + (v6)(v3) + (v3)(v4)
PARAGRAPH 6.5
BUILT-IN LOGIC
BLOCK OBSERVER
(BILBO)
TECHNIQUE
DATA PACKAGE
LIBRARY ELEMENT DATA SHEET

BIT TECHNIQUE: BILBO (MISR/PRPG) BIT

CATEGORY: SHORT TUTORIAL

SUBCATEGORY: DESCRIPTION OF BIT TECHNIQUE

DATA TYPE: TEXT [X] LIST [ ] TABLE [ ] GRAPHIC [ ] EQUATIONS [ ]

DATA:

SHORT TUTORIAL FOR BILBO (MISR/PRPG) BIT

Built-in Logic Block Observer (BILBO) is a multifunctional circuit which can be configured as any of the following:

1. Latch
2. Linear shift register
3. Multiple Input Shift Register (MISR) or Pseudo Random Pattern Generation (PRPG)
4. Reset the register

Specific configurations are obtained by the application of 2 mode controls. BILBO circuitry can be used to perform signature analysis using a pseudo random pattern generator (PRPG) and a multiple input signature register (MISR) which is an effective method of testing complex digital circuitry. The foundation of this Built-In-Test BIT technique is built on the fact that for a given set of stimuli, a Circuit Under Test (C.U.T.) will output a particular digital stream. Using the data compression techniques of signature analysis, an output signature accumulated can be saved in a MISR. At the conclusion of the application of a given set of stimuli, the contents of the MISR are then compared against the known good signature. Initialization of the C.U.T. and the BIT circuitry must be done prior to the execution of this technique. By utilizing the BILBO circuit, initialization can be easily achieved using scan-path techniques. The versatility of BILBO allows for the combination of a number BIT techniques, namely SCAN and MISR/PRPG. This combination is especially useful when testing combinational logic stages separated by latches. Some of these latches are replaced with a BILBO circuit. During normal operation, the BILBO is functionally identical to a latch.
**BIT TECHNIQUE:** BILBO (MISR/PRPG) BIT

**CATEGORY:** SHORT TUTORIAL

**SUBCATEGORY:** DESCRIPTION OF BIT TECHNIQUE

**DATA TYPE:** [
  - TEXT [X]
  - LIST []
  - TABLE []
  - GRAPHIC []
  - EQUATIONS []
]

**DATA:**

SHORT TUTORIAL
FOR
BILBO (MISR/PRPG) BIT
(CONT)

During test initialization each BILBO is configured as a serial shift register, and an Exhaustive Test Initialization Pattern (ETIP) is shifted into the circuit. The BILBOs are then configured into a PRPG and MISR. This allows for complete testing of the CLT.
LIBRARY ELEMENT DATA SHEET

BIT TECHNIQUE: BILBO (MISR PRPG) BIT

CATEGORY: SHORT TUTORIAL

SUBCATEGORY: 1. LEVEL I BLOCK DIAGRAM
2. BIT SEQUENCE FLOW CHART

DATA TYPE: TEXT □ LIST □ TABLE □ GRAPHIC □ EQUATIONS □

DATA:

SUBCATEGORY 1: SEE FIGURE 1
SUBCATEGORY 2: SEE FIGURE 2
FIGURE 2 BIT SEQUENCE FLOW CHART
FOR BILBO (MISR/PRPG) BIT
1. Unit Under Test (UUT) is powered up.

2. An initiate BIT signal is generated.

3. Using the BILBOs as shift registers, an Exhaustive Test Initialization Pattern (ETIP) is scanned into the CUT.

4. BILBO(a) is configured to a Pseudo Random Pattern Generator (PRPG) and BILBO(b) is configured to a Multiple Input Signature Register (MISR).

5. Random testing is executed.

6. BILBO(b) now contains the CUT signature which is fed into the 8 bit comparator.

7. If the CUT signature does not match the Good Machine (GM) signature, a failure flag is set. If the CUT signature matches the GM signature, the test passed.
The BILBO (PRPG/MISR) BIT technique provides the following advantages to the circuit designer:

1. One circuit design can be used for multiple functions giving the advantages of commonality (custom integrated circuit design can be made and used in many places).

2. The versatility of BILBO allows the designer to combine the advantages of SCAN techniques with PRPG/MISR techniques.

3. The test data is gathered at the rated internal speed of the integrated circuits.

4. A much higher failure detection rate is achieved when compared to other techniques such as transition counting.

5. Minimal software support is required.
LIBRARY ELEMENT DATA SHEET

BIT TECHNIQUE: BILBO (MISR,PRPG) BIT

CATEGORY: LONG TUTORIAL | PAGE 3 of 11

SUBCATEGORY: BIT TECHNIQUE DISADVANTAGES

DATA TYPE: TEXT [ ] LIST [X] TABLE [ ] GRAPHIC [ ] EQUATIONS [ ]

DATA:

BILBO (MISR,PRPG) BIT DISADVANTAGES

The BILBO (PRPG,MISR) BIT technique poses the following disadvantages to the circuit designer:

1. BILBO must be incorporated in the CUT as part of the original design of the circuit.
2. BILBO modules are more complex than the latches they replace. This results in additional circuitry.
3. Limited Test Vector Set which is more effective with high amount of combinational logic circuitry.
4. Circuit throughput delay will increase if BILBO is used as an input or output register.
LIBRARY ELEMENT DATA SHEET

BIT TECHNIQUE: BILBO (MISR:PRPG) BIT

CATEGORY: LONG TUTORIAL

SUBCATEGORY: BIT TECHNIQUE ATTRIBUTES

DATA TYPE: TEXT [ ] LIST [X] TABLE [ ] GRAPHIC [ ] EQUATIONS [ ]

DATA:

BILBO (MISR:PRPG) BIT

ATTRIBUTES

1. REAL ESTATE PENALTY
   * BILBO modules latches are more complex and take up more area than the conventional latches they replace.
   * Some test control logic is also required.
   * The comparator which compares the good machine signature to the actual signature takes up area.

2. POWER PENALTY
   * Proportional to the power dissipated by the test control logic, the additional circuitry of the BILBO module and the comparator.

3. RELIABILITY PENALTY
   * Proportional to the Mean Time Between Failures (MTBF) of the Test Control Logic, the BILBO module and the comparator.

4. TIMING PENALTY
   * Operation speed is slowed due to the following:
     - Propagation delay through the data inputs AND gates on the BILBO cell.

5. CONCEPTUAL COMPLEXITY
   * Circuit design is moderate in complexity.
## LIBRARY ELEMENT DATA SHEET

**BIT TECHNIQUE:** BILBO (MISR-PRPG) BIT

**CATEGORY:** LONG TUTORIAL

**SUBCATEGORY:** BIT TECHNIQUE ATTRIBUTES

**DATA TYPE:** TEXT [ ] LIST [X] TABLE [ ] GRAPHIC [ ] EQUATIONS [ ]

**DATA:**

BILBO (MISR-PRPG) BIT
ATTRIBUTE
(CONT)

6. TECHNOLOGY
   - All current digital technologies

7. IS BITE SELF TESTABLE?
   - Yes, with additional hardware.

8. DESIGN COST
   - All components used are readily available at low cost.
   - Hardware design and debug is minimal.

10. WEIGHT
    - Proportional to the weight of the test control logic, the additional circuitry of the BILBO module and the comparator.
LIBRARY ELEMENT DATA SHEET

BIT TECHNIQUE: BILBO (MISR/PRPG) BIT

CATEGORY: LONG TUTORIAL

SUBCATEGORY: DEFAULT DESIGN

DATA TYPE: TEXT [ ] LIST [ ] TABLE [ ] GRAPHIC [x] EQUATIONS [ ]

DATA:

a) SEE FIGURE 3 BILBO (MISR/PRPG) BIT LEVEL II BLOCK DIAGRAM

b) SEE FIGURE 4 BILBO (MISR/PRPG) BIT DEFAULT DESIGN

c) SEE FIGURE 5 BILBO (MISR/PRPG) BIT MODULE
FIGURE 4 DEFAULT DESIGN
BILBO (MISR/PRPG) BIT
The setting of the inputs B1 and B2 determines how the Bilbo is configured. (See Table below).

<table>
<thead>
<tr>
<th>B1</th>
<th>B2</th>
<th>Bilbo Configuration</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>Linear shift register</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>Reset the Bilbo</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>PRPG/MISR</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>Latch</td>
</tr>
</tbody>
</table>

**Figure 5** Bilbo (MISR/PRPG) Bit Module
<table>
<thead>
<tr>
<th>NUMBER/NAME</th>
<th>AREA (sq in)</th>
<th># OF PINS</th>
<th>POWER TYPICAL (mW)</th>
<th>POWER MAX. (mW)</th>
<th>WEIGHT (grams)</th>
</tr>
</thead>
<tbody>
<tr>
<td>'74LS175/ D FLIP FLOP</td>
<td>0.20</td>
<td>16</td>
<td>50</td>
<td>90</td>
<td>0.5</td>
</tr>
<tr>
<td>SN54AS08/ AND CHIP</td>
<td>0.24</td>
<td>14</td>
<td>250</td>
<td>440</td>
<td></td>
</tr>
<tr>
<td>SN54AS21/ AND CHIP</td>
<td>0.23</td>
<td>14</td>
<td>300</td>
<td>540</td>
<td></td>
</tr>
<tr>
<td>SN54AS32/ OR CHIP</td>
<td>0.23</td>
<td>14</td>
<td>300</td>
<td>540</td>
<td></td>
</tr>
<tr>
<td>SN54AS855/ COMPARATOR</td>
<td>0.37</td>
<td>24</td>
<td>50</td>
<td>45</td>
<td></td>
</tr>
<tr>
<td>SN54AS857/ 4 BIT COUNTER</td>
<td>0.37</td>
<td>24</td>
<td>44</td>
<td>128</td>
<td></td>
</tr>
<tr>
<td>'74LS33/ NOR</td>
<td>0.23</td>
<td>14</td>
<td>300</td>
<td>620</td>
<td></td>
</tr>
<tr>
<td>'74LS86/ EXOR</td>
<td>0.23</td>
<td>14</td>
<td>300</td>
<td>620</td>
<td></td>
</tr>
<tr>
<td>SN54ALS01 NAND</td>
<td>0.23</td>
<td>14</td>
<td>300</td>
<td>620</td>
<td></td>
</tr>
</tbody>
</table>
BILBO - Built-In Logic Block Observation Techniques
79 - Koenemann, Mucha, Zwieoff - 1979 IEEE Test Conference

81 - Segers - 1981 IEEE Test conference -
A Self-Test Method for Digital Circuits

STUMPS - Self Testing of Multi Chip Logic Modules
82 - Bardell, McAnney - 1982 IEEE Test Conference

83 - Komonysky - Electronics 1983 -
Synthesis of techniques creates complete system self-test

84 - Butt, El-ziq - 1984 International Test Conference -
Impact of Mixed-Mode Self-Test On Life Cycle Cost Of VLSI Based Designs

85 - Bhavsar - 1985 International Test Conference -
"Concatenable Polydividers". Bit-Sliced LFFSR Chips For Board Self-Test

85 - Kraniewski, Albicki - "Self-Testing Pipelines"
## Library Element Data Sheet

**Bit Technique:** BILBO (MISR/PRPG) BIT

**Category:** USER REQUESTED DATA

**Subcategory:**

**Data Type:** Text [x]  List [x]  Table [ ]  Graphic [ ]  Equations [ ]

### Data:

<table>
<thead>
<tr>
<th>Questions</th>
<th>Variable Assignments</th>
</tr>
</thead>
<tbody>
<tr>
<td>1. How many inputs?</td>
<td>v1</td>
</tr>
<tr>
<td>2. How many outputs?</td>
<td>v2</td>
</tr>
<tr>
<td>3. What is the operating speed of the system clock?</td>
<td>v3</td>
</tr>
<tr>
<td>4. What is the CUT initialization time?</td>
<td>v4</td>
</tr>
<tr>
<td>5. How many test patterns will be applied?</td>
<td>v5</td>
</tr>
</tbody>
</table>
DATA:

1) VARIABLE DEFINITION

n1 = Number of FLIP FLOP chips
n2 = Number of 2 input AND chips
n3 = Number of 4 input AND chips
n4 = Number of 2 input OR chips
n5 = Number of 8 bit COMPARATOR chips
n6 = Number of COUNTERS
n7 = Number of BILBO AND gates
n8 = Number of BILBO NOR gates
n9 = Number of BILBO NAND gates
n10 = Number of BILBO EXOR gates
n11 = Number of BILBO FEEDBACK EXOR gates
n12 = Number of NOR chips
n13 = Number of EXOR chips
n14 = Number of NAND chips
v1 = Number of CUT inputs
LIBRARY ELEMENT DATA SHEET

BIT TECHNIQUE: BILBO (MISR/PRPG) BIT

CATEGORY: EQUATIONS

SUBCATEGORY: (DATA NOT TO BE DISPLAYED)

DATA TYPE: TEXT

DATA:

I) VARIABLE DEFINITION (CONT)

\[ \begin{align*}
    v_2 &= \text{Number of CUT outputs} \\
    v_3 &= \text{System clock speed} \\
    v_4 &= \text{CUT initialization time} \\
    v_5 &= \text{Number of test patterns}
\end{align*} \]

II) COMPONENT DETERMINATION EQUATIONS

\[ \begin{align*}
    n_1 &= 1 \\
    n_2 &= \text{Integer } \left[ \frac{3 + v_1 + v_2}{4} + 0.99 \right] \\
    n_3 &= 1 \\
    n_4 &= 1 \\
    n_5 &= \text{Integer } \left[ \frac{v_2}{8} + 0.99 \right] \\
    n_6 &= 1 \\
    n_7 &= v_1 + v_2 \\
    n_8 &= v_1 + v_2 \\
    n_9 &= 2 \\
    n_{10} &= v_1 + v_2 \\
    n_{11} &= \text{Integer } \left[ \frac{\text{Natural Log } (v_1 + v_2)}{\text{Natural Log } 2} - 0.99 \right] \\
    n_{12} &= \text{Integer } \left[ \frac{(v_1 - v_2)}{4} + 0.99 \right] \\
    n_{13} &= \text{Integer } \left[ \frac{(n_{10} + n_{11})}{4} + 0.99 \right] \\
    n_{14} &= 1
\end{align*} \]
LIBRARY ELEMENT DATA SHEET

BIT TECHNIQUE: BILBO (MISR.PRPG) BIT

CATEGORY: EQUATIONS

SUBCATEGORY: (DATA NOT TO BE DISPLAYED)

DATA TYPE: TEXT ☑ LIST ☐ TABLE ☐ GRAPHIC ☐ EQUATIONS ☑

DATA:

III) PENALTY EQUATIONS

a) AREA (sq in)

    AREA OF BIT CHIPS = .2n1 + .24n2 + .23n3 + .23n4 + .37n5 + .37n6 + .23n12 + .23n13 + .23n14 = 1.26 + .24n2 + .37n5 + .23(n12 + n13)
    TOTAL AREA OF BIT CIRCUITRY = (Area of BIT chips) + 15% for PC traces = 1.45 + 1.15 [.24n2 + .37n5 + .23(n12 + n13)]

b) WEIGHT (gms)

    WEIGHT OF BIT CHIPS = .9n1 + 1.1n2 + 1.1n3 + 1.1n4 + 1.6n5 + 1.6n6 + 1.1n12 + 1.1n13 + 1.1n14 = 5.8 + 1.1(n2 + n12 + n13) + 1.6n5
    TOTAL WEIGHT OF BIT CIRCUITRY = (Weight of BIT chips) + (10% FOR Weight of solder) = 5.8 + 1.1(n2 + n12 + n13) + 1.6n5 + .1(5.8 + 1.1)(n2 - n12 - n13) + 1.6n5 = 6.4 + 1.1 [1.1(n2 + n12 + n13) + 1.6n5]

c) POWER (mW)

    TOTAL POWER CONSUMPTION OF BIT CHIPS = 60n1 + 260n2 - 300n3 + 300n4 + 50n5 + 44n6 + 300n12 + 300n13 + 300n14 = 1004 + 260n2 + 50n5 + 300(n12 + n13)

d) TEST TIME

    TEST TIME = v4 + (v5)(v3)
PARAGRAPH 6.6
ERROR DETECTION AND
CORRECTION CODES
TECHNIQUE
DATA PACKAGE
Used as a concurrent Built-In-Test (BIT) Technique, Error Detection and Correction units provide greater memory system reliability through their ability to detect and correct memory errors. Using similar techniques as parity, Hamming codes generate extra encoding bits and append them to the data word which is to be transmitted or stored in memory. When the data and extra encoding bits are read from memory, a new set of code bits are generated. Write check bits are generated when data is written into the memory, while read check bits are generated when data is read from memory. Each is derived from parity generators. Comparison is done by exclusive-or operation, and like parity, the result of the comparison, called the syndrome word, contains information to determine if an error occurred. Unlike parity, the syndrome word also contains information to indicate which bit is in error. After decoding this information, a flag can be set to indicate if an error occurred. Error correction with single bit errors is accomplished by inverting the bit in error. Identification of the bit in error by the syndrome word is provided by the binary value of the bit position.
<table>
<thead>
<tr>
<th>BIT TECHNIQUE:</th>
<th>ERROR DETECTION AND CORRECTION CODES</th>
</tr>
</thead>
<tbody>
<tr>
<td>CATEGORY:</td>
<td>SHORT TUTORIAL</td>
</tr>
<tr>
<td>SUBCATEGORY:</td>
<td>1. LEVEL I BLOCK DIAGRAM</td>
</tr>
<tr>
<td></td>
<td>2. BIT SEQUENCE FLOW CHART</td>
</tr>
<tr>
<td>DATA TYPE:</td>
<td>TEXT ☑️ LIST ☐ TABLE ☐ GRAPHIC ☒</td>
</tr>
<tr>
<td></td>
<td>EQUATIONS ☐</td>
</tr>
<tr>
<td>DATA:</td>
<td>SUBCATEGORY 1: SEE FIGURE 1</td>
</tr>
<tr>
<td></td>
<td>SUBCATEGORY 2: SEE FIGURE 2</td>
</tr>
</tbody>
</table>

- 122 -
(1) THE CHECK BITS ARE INTERLEAVED WITH THE CUT MEMORY BITS. HOWEVER, MEMORY CHIPS MAY HAVE TO BE ADDED TO ACCOMMODATE THE ECC GENERATED CHECK BITS.

FIG 1 LEVEL I BLOCK DIAGRAM
ERROR DETECTION AND CORRECTION CODES
FIGURE 2  BIT SEQUENCE FLOW CHART FOR ERROR DETECTION AND CORRECTION CODES
1. Generate write check BIT from data into memory of Unit Under Test (ULT) logic.

2. Generate read check BIT from data out of memory.

3. Generate syndrome word by exclusive-or operation of the fetched check BIT and the regenerated check BIT.

4. Decode the syndrome word to determine which BITs are in error.

5. Set FAIL indicator if error flag is set.

6. Correct the detected BIT error and send to Line Replaceable Module (LRM) output.
ERROR DETECTION AND CORRECTION CODES

ADVANTAGES

1. Error detection and correction code can ensure that memory systems reliability be increased. Read or write errors produced in memory can be corrected using this technique, therefore creating an overall better system reliability.

2. Relatively small amount of hardware required to use error detection as an error detection and correction code.

3. All-in-one chips available to accomplish error detection and correction.

4. Error Correction Code (ECC) chips can be cascaded for expanded word length.
ERROR DETECTION AND CORRECTION CODES

DISADVANTAGES

1. Efficiencies of single detect and single detect/ single correct codes decreases as the number of data bits increases.

2. Possible large hardware requirement for interfacing with large memory circuits.

3. Some decrease in throughput due to extra processing.

4. Requires addition of Random Access Memory (RAM) for check bits unless original cut memory design has sufficient number of spare bits. Some memory configurations could double the number of RAM chips required.
BIT SEQUENCE FLOW CHART DESCRIPTION

ATTRIBUTES

1. REAL ESTATE PENALTY
   * Dependent on number of ECC chips. Number of ECC chips are proportional to word length. Therefore minimal impact if small word and large memory depth.
   * Dependent on number of added memory chips. This is a function of both width and depth. Could double the required area.

2. POWER PENALTY
   * \((\text{Number of ECC chips}) \times (\text{ECC chip power}) + (\text{Number of memory chips}) \times (\text{memory chip power})\).
   * Can be reduced if low standby power memory chips are used.

3. RELIABILITY PENALTY
   * Slight decrease of reliability due to addition of a small number of ECC chips. Becomes negligible for memories with very large number of words.

4. TIMING PENALTY
   * Slight increase in processing time - 80 nsec typical TTL

5. CONCURRENT

6. CONCEPTUAL COMPLEXITY
   * Straight forward.
7. HARDWARE/SOFTWARE/COMBO
   * Hardware

8. TECHNOLOGY
   * If ECC integrated circuits are not available in a particular technology,
     ECC can be implemented in random integrated circuits with increasing
     penalty in real estate, and power.

9. IS BIT TECHNIQUE TESTABLE?
   * Can be with additional hardware but would be costly in terms of penalty.

10. DESIGN COST
    * Minimal if ECC integrated circuits are used.

11. STAND-ALONE (SELF CONTAINED BIT?)
    * YES, If fault is in ECC integrated circuit, error flag will be
      detected unless fault is in error flag output.

12. WEIGHT
    * Weight penalty = (number of ECC integrated circuits) multiplied by
      (ECC integrated circuits) multiplied by (ECC weight) plus (number of
      memory integrated circuits) multiplied by (memory integrated circuit
      weight)
a) SEE FIGURE 3 FOR ERROR DETECTION AND CORRECTION CODES BIT LEVEL II BLOCK DIAGRAM

b) SEE FIGURE 4 FOR ERROR DETECTION AND CORRECTION CODES BIT DEFAULT DESIGN
Figure 3. Level II Block Diagram. Error Detection and Correction Codes.

1. Actual data path may be bidirectional as shown in Figure 1.
FIGURE 4  DEFAULT DESIGN
ERROR DETECTION & CORRECTION CODES BIT
<table>
<thead>
<tr>
<th>NUMBER/NAME</th>
<th>AREA (sq in)</th>
<th># OF PINS</th>
<th>POWER TYPICAL</th>
<th>POWER MAX. (mW)</th>
<th>WEIGHT (gms)</th>
</tr>
</thead>
<tbody>
<tr>
<td>8206 (ECC)</td>
<td>1.20</td>
<td>68</td>
<td>175</td>
<td>750</td>
<td>1.7</td>
</tr>
<tr>
<td>81C28 (RAM)</td>
<td>0.80</td>
<td>24</td>
<td>50</td>
<td>150</td>
<td>1.1</td>
</tr>
</tbody>
</table>

1. How many data bits are being read from memory? \( v_1 \)

2. How many memory locations are required? \( v_2 \)

3. What is the delay in throughput caused by the ECC circuit? \( v_3 \)

4. What is the number of check bits required? \( v_4 \)
I) VARIABLE DEFINITION

\[ n_1 = \text{Number of ECC chips where each unit can handle maximum 16 data bits with a maximum of 5 cascaded units for 80 data bits.} \]

\[ n_2 = \text{Number of memory chips} \]

\[ v_1 = \text{Number of data bits} \]

\[ v_2 = \text{Number of cut memory locations} \]

\[ v_3 = \text{Throughput delay of ECC circuit} \]

\[ v_4 = \text{Number of check bits required} \]

II) COMPONENT DETERMINATION EQUATIONS

\[ n_1 = v_1 / 16 \]

\[ n_2 = (v_4 / 8)(v_2 / 2K) \]

III) PENALTY EQUATIONS

a) AREA (sq in)

\[ \text{Area of BIT chips} = (0.640)n_1 + (0.21)n_2 \]

Total area of BIT Circuitry = (Total area of BIT chips) + 15% For PC traces.

\[ = 1.15 \times \text{Area of BIT chips} \]
III) PENALTY EQUATIONS (CONT)

c) POWER (Watts)

\[
\text{POWER} = (1.5)n_1 + (150)n_2
\]

d) TIME

\[
\text{THROUGHPUT DELAY} = v_3
\]

b) WEIGHT (gms)

Weight of BIT circuitry = Weight of BIT chips + Weight of memory chips
+ 10% For weight of solder.
= 1.1 (Weight of chips)
PARAGRAPH 6.7
SCAN
TECHNIQUE
DATA PACKAGE
SCAN design technique provides easy access of buried sequential circuit elements. SCAN design adds hardware overhead yet has gained widespread popularity due to the following testability attributes it provides.

**OBSERVABILITY:** The ability to read the state of an entire Line Replaceable module (LRM) to a specified applied test pattern.

**CONTROLABILITY:** The ability to initialize a Circuit Under Test (CUT) containing sequential memory elements with more complex test patterns than presets and clears can provide.

**PARTITIONING:** A SCAN chain becomes a natural partition between logic clusters thereby promoting the divide and test approach to testing.

By utilizing such circuits as a serial shift register, the SCAN technique is easily accomplished. In bit-serial SCAN/SET, the nodes to be scanned are parallel-shifted into a bit-serial register and then serially shifted out for inspection by the maintenance processor. If the inspection data does not match a good machine state, a PASS FAIL indicator can be set. The subject technique describes a SCAN/SET implementation. Other types of SCAN are:

- Level Sensitive Scan Design (LSSD)
- Random Addressable Scan
- Boundary Scan
### LIBRARY ELEMENT DATA SHEET

**BIT TECHNIQUE:** SCAN DESIGN TECHNIQUES

<table>
<thead>
<tr>
<th>CATEGORY: SHORT TUTORIAL</th>
<th>PAGE 2 of 4</th>
</tr>
</thead>
</table>

<table>
<thead>
<tr>
<th>SUBCATEGORY:</th>
<th>DATA TYPE: TEXT [ ] LIST [ ] TABLE [ ] GRAPHIC [x] EQUATIONS [ ]</th>
</tr>
</thead>
<tbody>
<tr>
<td>1. LEVEL I BLOCK DIAGRAM</td>
<td>DATA:</td>
</tr>
<tr>
<td>2. BIT SEQUENCE FLOW CHART</td>
<td>SUBCATEGORY 1: SEE FIGURE 1</td>
</tr>
<tr>
<td></td>
<td>SUBCATEGORY 2: SEE FIGURE 2</td>
</tr>
</tbody>
</table>
Figure 1: Block Diagram for Scan Bit Technique
RECEIVE BIT INITIATE

APPLY CLEAR SIGNALS TO INITIALIZE STORAGE ELEMENTS

APPLY TEST VECTOR TO INPUT TEST REGISTER (REGISTER MUX)

CLOCK ONCE FOR NORMAL OPERATION

PARALLEL LOAD DATA INTO SHIFT REGISTER

APPLY SCAN CLOCK AND SHIFT OUT SCAN DATA

READ SCAN RESULTS AND COMPARE

TEST PASSES

NO

SET PASS/FAIL INDICATOR TO FAIL

YES

LAST TEST

NO

YES

EXIT

FIGURE 2 BIT SEQUENCE FLOW CHART FOR SCAN BIT TECHNIQUE
BIT SEQUENCE FLOW CHART DESCRIPTION
SCAN DESIGN TECHNIQUES

1. Receive bit initiate and set test inputs.
2. Apply test vectors to input test register (register/multiplexer).
3. Clock once for normal operation.
4. Parallel load data into shift registers.
5. Apply SCAN clock and shift out SCAN data.
6. Read SCAN results and compare.
7. If test fails set PASS/FAIL indicator.
   If test passes continue on to next test or finish.
LIBRARY ELEMENT DATA SHEET

BIT TECHNIQUE: SCAN DESIGN TECHNIQUES

CATEGORY: LONG TUTORIAL

SUBCATEGORY: BIT TECHNIQUE ADVANTAGES

DATA TYPE: TEXT ☑ LIST ☑ TABLE ☐ GRAPHIC ☐ EQUATIONS ☐

DATA:

SCAN DESIGN TECHNIQUES ADVANTAGES

1. SCAN/SET latches completely external to CUT

2. Allows for parallel load/serial SCAN out and serial in/parallel sets modes of operation.

3. Only one maintenance clock is required.

4. Possible to take system "SNAPSHOTS".

- 144 -
1. Serial in and serial out modes still require large amount of test time.
2. Requires control of system clock.
3. Requires maintenance processor for control.
SCAN DESIGN TECHNIQUES

ATTRIBUTES

1. REAL ESTATE PENALTY
   * Dependent on number of SCAN registers. (One register stage for each
   CUT flip flop.) Also dependent on number of CUT inputs.

2. POWER PENALTY
   * Power penalty will depend on the number of SCAN registers and the
   processor chip power.

3. RELIABILITY
   * Slight decrease of reliability due to addition of a small number of register
   chips. Becomes negligible for very large combinational CUT circuitry.

4. TIMING PENALTY
   * Slight increase in processing time - 80 nsec typical Transistor Transistor
   Logic (TTL).
   * Long BIT test time because of serial data transfer.

5. NOT CONCURRENT

6. CONCEPTUAL COMPLEXITY
   * Moderately complex.

7. HARDWARE/SOFTWARE/COMBO
   * Hardware.
   * Software in maintenance processor.

8. TECHNOLOGY
   * All current technologies.
9. **IS BIT SELF TESTABLE?**
   * Maintenance processor can run self test. Shift registers can be serially loaded then read out.

10. **DESIGN COST**
    * Minimal with off the shelf chips available. Additional cost for maintaining processor. However, one of the maintenance processors is designed so it can be used on other LRM's.

11. **STAND-ALONE (self contained BIT?)**
    * Yes

12. **WEIGHT PENALTY**
    * Roughly proportional to real estate penalty. Higher if CUT has large number of flip flop to be monitored and large number of inputs.
LIBRARY ELEMENT DATA SHEET

BIT TECHNIQUE: SCAN DESIGN TECHNIQUES

CATEGORY: LONG TUTORIAL

SUBCATEGORY: DEFAULT DESIGN

DATA TYPE: TEXT □ LIST □ TABLE □ GRAPHIC ☒ EQUATIONS □

DATA:

a) SEE FIGURE 3 LEVEL II BLOCK DIAGRAM SCAN BIT TECHNIQUE (SET)

b) SEE FIGURE 4 DEFAULT DESIGN (SCAN/SET)

c) SEE FIGURE 5 DEFAULT DESIGN SCAN (MAINTENANCE PROCESSOR)

d) SEE FIGURE 6 DEFAULT DESIGN (MAINTENANCE PROCESSOR)
FIGURE 3  LEVEL II BLOCK DIAGRAM
SCAN BIT TECHNIQUE (SET)
FIGURE 4  DEFAULT DESIGN (SCAN/SET)
## LIBRARY ELEMENT DATA SHEET

**BIT TECHNIQUE:** SCAN DESIGN TECHNIQUES  
**CATEGORY:** LONG TUTORIAL  
**SUBCATEGORY:** PARTS DATA TABLE  
**DATA TYPE:** TABLE

**DATA:**

<table>
<thead>
<tr>
<th>NUMBER/NAME</th>
<th>AREA (sq in)</th>
<th># OF PINS</th>
<th>POWER TYPICAL (mW)</th>
<th>POWER MAX. (mW)</th>
<th>WEIGHT (gms)</th>
</tr>
</thead>
<tbody>
<tr>
<td>8051/8751 (1)</td>
<td>0.20</td>
<td>40</td>
<td>175</td>
<td>750</td>
<td>2.0</td>
</tr>
<tr>
<td>2817A (1)</td>
<td>0.30</td>
<td>28</td>
<td>300</td>
<td>750</td>
<td>1.4</td>
</tr>
<tr>
<td>54HCT253 (1)</td>
<td>0.24</td>
<td>16</td>
<td>0.150</td>
<td>0.500</td>
<td>1.0</td>
</tr>
<tr>
<td>54C165</td>
<td>0.25</td>
<td>16</td>
<td>0.150</td>
<td>0.500</td>
<td>1.1</td>
</tr>
<tr>
<td>54C164</td>
<td>0.23</td>
<td>14</td>
<td>0.150</td>
<td>0.500</td>
<td>1.1</td>
</tr>
<tr>
<td>54HCT273/373</td>
<td>0.30</td>
<td>20</td>
<td>0.250</td>
<td>0.375</td>
<td>1.1</td>
</tr>
<tr>
<td>54138</td>
<td>0.80</td>
<td>16</td>
<td>100</td>
<td>500</td>
<td>1.5</td>
</tr>
</tbody>
</table>
DATA:


LIBRARY ELEMENT DATA SHEET

BIT TECHNIQUE: SCAN DESIGN TECHNIQUES

CATEGORY: USER REQUESTED DATA

SUBCATEGORY:

DATA TYPE: TEXT ☑ LIST ☑ TABLE ☑ GRAPHIC ☑ EQUATIONS ☑

DATA:

QUESTIONS

1. How many nodes to be scanned? v1
2. How many CUT primary inputs are there? v2
3. How many test patterns are needed? v3
4. What is the scan clock rate? v4
5. What is the scan word compare time? v5
6. What is the initialization time? v6
7. What is the time to load the shift register? v7

VARIABLE ASSIGNMENTS
1) VARIABLE DEFINITIONS
   \( n_1 \) = Number of parallel load shift registers
   \( n_2 \) = Number of maintenance processors
   \( n_3 \) = Number of serial data shift register/multiplexers
   \( v_1 \) = Number of nodes to be scanned
   \( v_2 \) = Number of primary inputs
   \( v_3 \) = Number of test patterns
   \( v_4 \) = SCAN clock rate
   \( v_5 \) = SCAN word compare time
   \( v_6 \) = Initialization time
   \( v_7 \) = Time to load shift register/multiplexer

2) COMPONENT DETERMINATION EQUATIONS
   \( n_1 = v_1/8 \)
   \( n_2 = 1 \)
   \( n_3 = v_1/8 \)

3) PENALTY EQUATIONS
   a) AREA (sq in)
      TOTAL AREA OF BIT CHIPS = \((0.25)n_1 + (3.20)n_2 + (0.30)n_3\)
      TOTAL AREA OF BIT CIRCUITRY = (Area of BIT chips) -
      15% FOR PC traces.
      = 1.15 (Total area of BIT chips)
II) PENALTY EQUATIONS (CONT)

b) WEIGHT (gms)
   WEIGHT OF BIT CHIPS = (0.90)n1 + (0.95)n3 + (5.5)n2
   WEIGHT OF BIT CIRCUITRY = (Weight of BIT chips) -
   (10% For weight of solder)
   = 1.1 Weight of chips

c) POWER (mW)
   MAXIMUM POWER OF BIT CHIPS = (60)n1 + (65)n3 + (450)n2

d) TIME
   TEST TIME = v6 + (v3) + (v1)(v4, v5)
PARAGRAPH 6.8
DIGITAL WRAPAROUND
TECHNIQUE
DATA PACKAGE
Digital Wraparound is a non-concurrent Built-In-Test (BIT) technique. This technique consists of hardware and software (firmware in Read Only Memory (ROM)) and specifically requires a microprocessor, some digital output devices and some digital input devices on board as part of the Circuit Under Test (CUT).

The technique consists of adding the necessary circuitry so that upon BIT INITIATE, the digital data leaving the digital output devices can be routed to the digital input device on the Line Replaceable Module (LRM). An appropriate BIT routine is stored in ROM along with test data to control the data transfer and compare the data received with the data transmitted. A mismatch will indicate a failure.

There are various options open to the engineer as how to route the signal back to the microprocessor. One way is to add digital gates to wrap the inputs around the outputs. Another method would be to use tristate drivers, if the digital Input Output (I/O) is bidirectional. In this instance, no additional hardware would be required.

The Microprocessor Bit technique (a related BIT technique), checks out the internal components of the microprocessor system. The wraparound BIT can be used to extend the microprocessor BIT to include the I/O.
LIBRARY ELEMENT DATA SHEET

BIT TECHNIQUE: DIGITAL WRAPAROUND

CATEGORY: SHORT TUTORIAL

SUBCATEGORY: 1. LEVEL I BLOCK DIAGRAM

SUBCATEGORY: 2. BIT SEQUENCE FLOW CHART

DATA TYPE: TEXT [ ] LIST [ ] TABLE [ ] GRAPHIC [x] EQUATIONS [ ]

DATA:

SUBCATEGORY 1: SEE FIGURE 1

SUBCATEGORY 2: SEE FIGURE 2
BIT INITIATE

INITIALIZE CUT
SET PASS/FAIL FF/N = 0

ENABLE WRAPAROUND GATES

APPLY ROM TEST PATTERN TO OUTPUT DEVICE(S)

ROUTE DATA FROM OUTPUTS THRU WRAPAROUND GATES TO INPUT DEVICE(S)

DELAY & STROBE MEMORY CHIP TO SEND EXPECTED RESULTS TO MICROPROCESSOR

READS INPUT DEVICE COMPARES WITH EXPECTED RESULT FROM MEMORY

PASS

NO

PASS/FAIL FF SET FAIL

YES

LAST TEST

NO

CONT.

YES

FIGURE 2 BIT SEQUENCE FLOW CHART FOR DIGITAL WRAPAROUND
BIT SEQUENCE FLOW CHART DESCRIPTION
DIGITAL WRAPAROUND

1. A 'BIT INITIATE' signal is input to the LRM, so testing can begin.
2. Initialize the Circuit Under Test and set the Pass/Fail Flip-Flop to Pass.
3. Before applying a signal, enable the wraparound gates that are going to be used for that particular test.
4. Apply the ROM test patterns to the output device(s).
5. At this point, the data is routed from the outputs through the proper enabled wraparound gates and into the input device(s).
6. Delay and strobe the memory chip to send the expected results to the microprocessor.
7. Microprocessor reads the results from the input device(s) and compares it with expected result from memory.
8. If comparison fails, set Pass/Fail Flip-Flop to FAIL and end test. If comparison passes, continue.
9. If not the last ROM address, go back to STEP 4 and continue.
DIGITAL WRAPAROUND ADVANTAGES

1. Only requires minimal hardware and is a conceptually simple design which is easy to implement.

2. Chips that are needed are readily available (the wraparound device is generally standard gates of the same logic family used in the digital I/O).

3. This technique may also be used in conjunction with "MICROPROCESSOR BIT", another Computer Aided Design Built-In Test Technique (CAD-BIT TECHNIQUE), to extend the BIT coverage to include the I/O chips (which are not normally checked out with the microprocessor BIT).

4. If the digital interface is bidirectional, no additional hardware will be required.
DIGITAL WRAPAROUND
DISADVANTAGES

1. This technique only checks out a small portion of the LRM

2. If the number of test patterns needed to completely test the digital I/O is large (for example – a MIL-STD 1553 interface), then additional ROMs may have to be added to store the test patterns. This will increase the real estate penalty. However, if the I/O devices are simply buffers, only a few patterns will be required and most ROMs will have spare locations.
LIBRARY ELEMENT DATA SHEET

BIT TECHNIQUE: DIGITAL WRAPAROUND

CATEGORY: LONG TUTORIAL

SUBCATEGORY: BIT TECHNIQUE ATTRIBUTES

DATA TYPE: TEXT [X] LIST [ ] TABLE [ ] GRAPHIC [ ] EQUATIONS [ ]

DATA:

DIGITAL WRAPAROUND ATTRIBUTES

1. REAL ESTATE PENALTY
   * SMALL – Basically requires several integrated circuit packages of gates
   * ROMs – Depends on number of test patterns (as patterns increase, any spare ROM locations may be depleted, therefore an additional ROM(s) may have to be added)
   * If number of I/O lines are large, there will be a corresponding increase in number of wraparound gates required

2. POWER PENALTY
   * Small – Just requires additional power to wraparound gates and additional ROM if needed

3. RELIABILITY PENALTY
   * Minimal impact since only a few gates of the same logic family as the I/O devices are added

4. TIMING PENALTY
   * Number of test patterns multiplied by the pattern application rate

5. NON-CONCURRENT

6. CONCEPTUAL COMPLEXITY
   * Straight forward
7. HARDWARE/SOFTWARE/COMBO
   * Hardware present/test patterns in firmware

8. TECHNOLOGY
   * All current digital technologies

9. IS BITE SELF TESTABLE?
   * No

10. DESIGN COST
    * Will be kept at a minimum since the chips needed are readily available
    * The microprocessor used can also be used for other BIT techniques
    * Engineering time to create patterns depends on complexity of I/O chips to be tested
BIT TECHNIQUE: DIGITAL WRAPAROUND

CATEGORY: LONG TUTORIAL

SUBCATEGORY: DEFAULT DESIGN

DATA TYPE: TEXT ☐ LIST ☐ TABLE ☐ GRAPHIC ☑ EQUATIONS ☐

DATA:

a) SEE FIGURE 3 FOR DIGITAL WRAPAROUND BIT TECHNIQUE LEVEL II
   BLOCK DIAGRAM - UTILIZING DIGITAL WRAPAROUND

b) SEE FIGURE 4 FOR DIGITAL WRAPAROUND BIT TECHNIQUE DEFAULT
   DESIGN

c) SEE FIGURE 5 FOR DIGITAL WRAPAROUND TECHNIQUE DEFAULT DESIGN
FIGURE 4 DEFAULT DESIGN - DIGITAL WRAPAROUND
FIGURE 5  DEFAULT DESIGN - DIGITAL WRAPAROUND
### LIBRARY ELEMENT DATA SHEET

**BIT TECHNIQUE:** DIGITAL WRAPAROUND

**CATEGORY:** LONG TUTORIAL

**SUBCATEGORY:** PARTS DATA LIST

**DATA TYPE:** TEXT [ ] LIST [ ] TABLE [x] GRAPHIC [ ] EQUATIONS [ ]

**DATA:**

<table>
<thead>
<tr>
<th>NUMBER/NAME</th>
<th>AREA SQ. IN</th>
<th># OF PINS</th>
<th>POWER TYPICAL (mW)</th>
<th>POWER MAX. (mW)</th>
<th>WEIGHT (gms)</th>
</tr>
</thead>
<tbody>
<tr>
<td>OCTAL TRI-STATE BUFFER (MM54HC244)</td>
<td>0.2167</td>
<td>20</td>
<td>350</td>
<td>500</td>
<td>3.3</td>
</tr>
<tr>
<td>BIT TECHNIQUE:</td>
<td>DIGITAL WRAPAROUND</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>------------------</td>
<td>---------------------------------</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>CATEGORY:</td>
<td>LONG TUTORIAL</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SUBCATEGORY:</td>
<td>BIBLIOGRAPHY</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>DATA TYPE:</td>
<td>TEXT</td>
<td>LIST</td>
<td>TABLE</td>
<td>GRAPHIC</td>
<td>EQUATIONS</td>
</tr>
<tr>
<td>DATA:</td>
<td>NONE REQUIRED</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
1. How many digital outputs are to be wrapped around? \( v_1 \)

2. How many test patterns are required to be stored in ROMs (bytes)? \( v_2 \)

3. What is the test pattern application rate (bytes/sec)? \( v_3 \)

4. What is the initialization time? \( v_4 \)
I) VARIABLE DEFINITION

n1 = Number of wraparound gate chips
v1 = Number of digital outputs to be wrapped around
v2 = Number of test patterns stored in ROM
v3 = Test pattern application rate (bytes/sec)
v4 = Initialization time (sec)

II) COMPONENT DETERMINATION EQUATIONS

n1 = v1.8

III) PENALTY EQUATIONS

a) AREA (sq in)

AREA of BIT CHIPS = (0.2167)n1
TOTAL AREA of BIT CIRCUITRY = (Total area of chips) -
15% for PC traces
= 1.15 (Area of BIT Chips)

b) WEIGHT (gms)

WEIGHT OF BIT CHIPS: = (6.5)n1
WEIGHT OF BIT CIRCUITRY = Weight of BIT chips -
10% Weight of solder
= 11.0 (Weight of chips)

c) POWER (mw)

MAXIMUM POWER: = (350)n1
LIBRARY ELEMENT DATA SHEET

BIT TECHNIQUE: DIGITAL WRAPAROUND

CATEGORY: EQUATIONS

SUBCATEGORY: (DATA NOT TO BE DISPLAYED)

DATA TYPE: TEXT [ ] LIST [ ] TABLE [ ] GRAPHIC [ ] EQUATIONS [x]

DATA:

   d) TEST TIME

   TEST TIME = (v2)(v3) + v4
PARAGRAPH 6.9
PSEUDO RANDOM PATTERN GENERATOR
WITH MULTIPLE INPUT SHIFT REGISTER
(PRPG/MISR) TECHNIQUE
DATA PACKAGE
This non-concurrent self test method can be implemented in hardware without requiring numerous test patterns or good machine responses to be stored internally. Testing begins upon activation of a test initiate signal, after which the test control logic initializes the Pseudo Random Pattern Generator (PRPG) which then generates and applies a set of pseudo random test patterns to the Circuit Under Test (CUT) by multiplexing out the primary inputs and multiplexing in the PRPG outputs. A PRPG with n outputs will pseudo randomly cycle through all but one possible n-bit binary patterns, which sums up to $2^n - 1$ possible bit patterns. In order to determine if the CUT's response to these patterns are correct, the outputs of the CUT are connected in parallel to the Multiple Input (linear feedback) Shift Register (MISR) which compresses the test result data into a single m-bit signature. If the test result signature identically compares to the good machine signature, the test passes. This test method is advantageous because one achieves a substantial amount of testing with a relatively small amount of hardware. The amount of hardware can even be further reduced by modifying a few choice flip-flops required in the CUT and converting them to dual purpose, test-function flip-flops.
LIBRARY ELEMENT DATA SHEET

BIT TECHNIQUE: PSEUDO RANDOM PATTERN GENERATOR (PRPG) & MULTIPLE INPUT SHIFT REGISTER (MISR)

CATEGORY: SHORT TUTORIAL

SUBCATEGORY: 1. LEVEL 1 BLOCK DIAGRAM
            2. BIT SEQUENCE FLOW CHART

DATA TYPE: TEXT [ ] LIST [ ] TABLE [ ] GRAPHIC [x] EQUATIONS [ ]

DATA:

SUBCATEGORY 1: SEE FIGURE 1
SUBCATEGORY 2: SEE FIGURE 2
RECEIVE BIT INITIATE

INITIALIZE CUT
CCT./RESET
PASS/FAIL FF
SEED PRPG

CLOCK PRPG
AND
APPLY TEST PATTERNS

DELAY AND CLOCK CUT

TEST PATTERNS RIPPLES
THRU CUT

DELAY AND CLOCK MISR

LAST TEST

YES

NO

REPEAT TEST
SEQUENCE

PASS/FAIL
SIGNAL STAYS
SET TO FAIL

NO

DOES
SIGNATURE COMPARE

YES

PASS/FAIL
SIGNAL SET TO PASS

FIGURE 2 BIT SEQUENCE FLOW CHART
FOR PRPG/MISR BIT
1. Receive BIT initiate and start test.

2. Initialize UUT, reset circuits, seed PRPG.

3. Clock Pseudo Random Pattern Generator and apply test patterns.

4. Delay and clock CUT, test patterns ripple through CUT.

5. Delay and clock multiple input shift register.

6. Repeat test sequence until all patterns are sent.

7. Compare signature with response, set pass/fail.
LIBRARY ELEMENT DATA SHEET

BIT TECHNIQUE: PSEUDO RANDOM PATTERN GENERATOR (PRPG) & MULTIPLE INPUT SHIFT REGISTER (MISR)

CATEGORY: LONG TUTORIAL

SUBCATEGORY: BIT TECHNIQUE ADVANTAGES

DATA TYPE: TEXT [ ] LIST [X] TABLE [ ] GRAPHIC [ ] EQUATIONS [ ]

DATA:

PSEUDO RANDOM PATTERN GENERATOR (PRPG) & MULTIPLE INPUT SHIFT REGISTER (MISR) ADVANTAGES

1. PRPG/MISR is a very cost effective BIT due to the fact that large amounts of test patterns that can be generated without large amounts of hardware.

2. No software overhead.

3. Multiple input shift registers allow many CUT outputs to be tested at once.
DATA:

PSEUDO RANDOM PATTERN GENERATOR (PRPG) & MULTIPLE INPUT SHIFT REGISTER (MISR) 

DISADVANTAGES

1. A PRPG can not fully generate specific pairs of test patterns that must occur in sequence in order to detect faults in certain sequential logic designs.

2. More pseudo random patterns may be required to achieve a desired level of fault detection than a set of test vectors which can be individually defined such as in the ON-BOARD ROM technique.
DATA:

PSEUDO RANDOM PATTERN GENERATOR (PRPG) & MULTIPLE INPUT SHIFT REGISTER (MISR)
ATTRIBUTES

1) REAL ESTATE PENALTY
   * Real Estate penalty will be small because all of the test patterns are generated by a single shift register and all of the CUT response are accumulated in a single register.

2) POWER PENALTY
   * Power penalty will be small since real estate penalty is small and bit chips use same type of chip as CUT.

3) RELIABILITY PENALTY
   * Slight decrease of reliability due to addition of a small number of register chips. Becomes negligible for very large combinational CUT circuitry.

4) TIMING PENALTY
   * Slight increase in processing time - 80 nsec typical Transistor Transistor Logic (TTL).

5) NON CONCURRENT

6) CONCEPTUAL COMPLEXITY - straight forward.

7) HARDWARE/SOFTWARE-COMBO
   * Hardware
### PSEUDO RANDOM PATTERN GENERATOR (PRPG) & MULTIPLE INPUT SHIFT REGISTER (MISR) Attributes (Cont)

8) TECHNOLOGY
   * All current technologies

9) IS BITE SELF TESTABLE?
   * PRPG can be sent into MISR and read out.

10) DESIGN COST
    * Minimal with off the shelf chips available.

11) STAND-ALONE (SELF CONTAINED BIT?)
    * Yes

12) WEIGHT PENALTY
    * Roughly proportional to real estate penalty.
LIBRARY ELEMENT DATA SHEET

BIT TECHNIQUE: PSEUDO RANDOM PATTERN GENERATOR (PRPG) & MULTIPLE INPUT SHIFT REGISTER (MISR)

CATEGORY: LONG TUTORIAL

SUBCATEGORY: DEFAULT DESIGN

DATA TYPE: TEXT ☐ LIST ☐ TABLE ☐ GRAPHIC ☑ EQUATIONS ☐

DATA:

a) SEE FIGURE 3 FOR PRPG/MISR LEVEL II BLOCK DIAGRAM

b) SEE FIGURE 4 FOR PRPG/MISR DEFAULT DESIGN

c) SEE FIGURE 5 FOR 8 INPUT MISR CONCATENATED BUILDING BLOCKS

d) SEE FIGURE 6 FOR PRPG/MISR BIT TEST CONTROL LOGIC
FIGURE 4  DEFAULT DESIGN PRPG/MISR

* - SEE NEXT SHEET FOR MORE DETAIL.
FIGURE 6 TEST CONTROL LOGIC FOR PRPG/MISR BIT

- 191 -
## LIBRARY ELEMENT DATA SHEET

**BIT TECHNIQUE:** PSEUDO RANDOM PATTERN GENERATOR (PRPG) & MULTIPLE INPUT SHIFT REGISTER (MISR)

**CATEGORY:** LONG TUTORIAL

**SUBCATEGORY:** PARTS DATA TABLE

**DATA TYPE:** TEXT □ LIST □ TABLE ☑ GRAPHIC □ EQUATIONS □

### DATA:

<table>
<thead>
<tr>
<th>NUMBER/NAME</th>
<th>AREA (sq in)</th>
<th># OF PINS</th>
<th>POWER TYPICAL (mW)</th>
<th>POWER MAX. (mW)</th>
<th>WEIGHT (gms)</th>
</tr>
</thead>
<tbody>
<tr>
<td>74LS175/ D FLIP FLOP</td>
<td>0.20</td>
<td>16</td>
<td>60</td>
<td>50</td>
<td>0.1</td>
</tr>
<tr>
<td>SN54AS08/ AND CHIP</td>
<td>0.24</td>
<td>14</td>
<td>260</td>
<td>440</td>
<td>1.2</td>
</tr>
<tr>
<td>SN54A21/ AND CHIP</td>
<td>0.23</td>
<td>14</td>
<td>300</td>
<td>540</td>
<td>1.2</td>
</tr>
<tr>
<td>SN54AS32/ OR CHIP</td>
<td>0.23</td>
<td>14</td>
<td>300</td>
<td>540</td>
<td>1.2</td>
</tr>
<tr>
<td>SN54AS8851/ COMPARATOR</td>
<td>0.37</td>
<td>24</td>
<td>50</td>
<td>85</td>
<td>1.9</td>
</tr>
<tr>
<td>SN54AS8867/ 8 BIT COUNTER</td>
<td>0.37</td>
<td>24</td>
<td>44</td>
<td>128</td>
<td>1.8</td>
</tr>
<tr>
<td>74HCT240/ TRI-STATE</td>
<td>0.30</td>
<td>14</td>
<td>100</td>
<td>150</td>
<td>1.2</td>
</tr>
<tr>
<td>74HCT123/ DELAY ELEMENT</td>
<td>0.31</td>
<td>14</td>
<td>50</td>
<td>85</td>
<td>1.3</td>
</tr>
<tr>
<td>* R (PULLUPS)</td>
<td>0.30</td>
<td></td>
<td></td>
<td>250</td>
<td>0.2</td>
</tr>
</tbody>
</table>

* RESISTORS MAY BE USED FOR GM SIGNATURES. IN MOST CASES THEY WILL BE 14.14 WATT 5% TOL.
# LIBRARY ELEMENT DATA SHEET

**BIT TECHNIQUE:** PSEUDO RANDOM PATTERN GENERATOR (PRPG) & MULTIPLE INPUT SHIFT REGISTER (MISR)

**CATEGORY:** LONG TUTORIAL

**SUBCATEGORY:** PARTS DATA TABLE

**DATA TYPE:** TEXT [X] LIST [ ] TABLE [X] GRAPHIC [ ] EQUATIONS [ ]

## DATA:

### MISR

<table>
<thead>
<tr>
<th>IC INFO</th>
<th>IC-IC PIN NUMBERS</th>
<th>IC-OUTSIDE PIN NUMBERS</th>
</tr>
</thead>
<tbody>
<tr>
<td>FUNCTION/NAME</td>
<td>TED-SR</td>
<td>EO-SR</td>
</tr>
<tr>
<td>SHIFT/REGISTER</td>
<td>(3-18)</td>
<td>(14-3)</td>
</tr>
<tr>
<td>SN54273 (SR)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>EXCLUSIVE-OR</td>
<td>(7-14)</td>
<td>(3-17)</td>
</tr>
<tr>
<td>SN5486 (EO)</td>
<td>(6-16)</td>
<td>(4-15)</td>
</tr>
<tr>
<td>TRI-INPUT</td>
<td>(10-9)</td>
<td>(6-13)</td>
</tr>
<tr>
<td>EX-OR (TEO)</td>
<td>(9-7)</td>
<td>(8-12)</td>
</tr>
<tr>
<td>SN54135</td>
<td>(13-4)</td>
<td>(10-8)</td>
</tr>
<tr>
<td></td>
<td>(15-5)</td>
<td>(12-5)</td>
</tr>
</tbody>
</table>

### PRPG

<table>
<thead>
<tr>
<th>EO-SR</th>
<th>EO-EO</th>
<th>SR-SR</th>
</tr>
</thead>
<tbody>
<tr>
<td>FUNCTION/NAME</td>
<td>(3-18)</td>
<td>(19-17)</td>
</tr>
<tr>
<td>SHIFT/REGISTER</td>
<td>(6-14)</td>
<td>(2-5-9-13)</td>
</tr>
<tr>
<td>SN54273 (SR)</td>
<td></td>
<td>(15-13)</td>
</tr>
<tr>
<td>EXCLUSIVE-OR</td>
<td>(10-7)</td>
<td>(12-8)</td>
</tr>
<tr>
<td>SN5486 (EO)</td>
<td>(11-4)</td>
<td>(15-3)</td>
</tr>
<tr>
<td></td>
<td>(4-16)</td>
<td></td>
</tr>
<tr>
<td></td>
<td>(8-9)</td>
<td></td>
</tr>
<tr>
<td></td>
<td>(12-6)</td>
<td></td>
</tr>
</tbody>
</table>

- 193 -
LIBRARY ELEMENT DATA SHEET

BIT TECHNIQUE: PSEUDO RANDOM PATTERN GENERATOR (PRPG) & MULTIPLE INPUT SHIFT REGISTER (MISR)

<table>
<thead>
<tr>
<th>CATEGORY: LONG TUTORIAL</th>
<th>PAGE 13 of 13</th>
</tr>
</thead>
<tbody>
<tr>
<td>SUBCATEGORY: BIBLIOGRAPHY</td>
<td></td>
</tr>
<tr>
<td>DATA TYPE: TEXT [ ] LIST [X] TABLE [ ] GRAPHIC [ ] EQUATIONS [ ]</td>
<td></td>
</tr>
</tbody>
</table>

DATA:

- BILBO - Built-In Logic Block Observation Techniques
  79 - Koenemann, Mucha, Zwieoff - 1979 IEEE Test Conference

- 81 - Sege, s - 1981 IEEE Test Conference -
  A Self-Test Method for Digital Circuits

- STUMPS - Self Testing of Multi Chip Logic Modules
  82 - Bardell, McAnney - 1982 IEEE Test Conference

- 83 - Komonytsky - Electronics 1983 -
  Synthesis of techniques creates complete system self-test


- 84 - LeBlanc - 1984 IEEE Design & Test of Computers -
  LOCST: A Built-In Self-Test Technique

- 85 - Bhavsar - 1985 International Test Conference -
  "Concatenable Polydividers": BIT-Sliced LFSR Chips For Board Self-Test

- 86 - Sabo, Johannsen, Yau - 1986 Custom Integrated Circuits Conference - Genesil Silicon Compilation and Design for Testability
LIBRARY ELEMENT DATA SHEET

BIT TECHNIQUE: PSEUDO RANDOM PATTERN GENERATOR (PRPG) & MULTIPLE INPUT SHIFT REGISTER (MISR)

CATEGORY: USER REQUESTED DATA

SUBCATEGORY:

DATA TYPE: TEXT [ ] LIST [X] TABLE [ ] GRAPHIC [ ] EQUATIONS [ ]

DATA:

QUESTIONS

1. How many primary input pins are used by the LRM's operational circuitry?

2. How many primary output pins are used by the LRM's operational circuitry?

3. What is the number of test patterns?

4. What is the system clock period?

5. What is the estimated initialization time?

VARIABLE ASSIGNMENT

v1

v2

v3

v4

v5
LIBRARY ELEMENT DATA SHEET

BIT TECHNIQUE: PSEUDO RANDOM PATTERN GENERATOR (PRPG) & MULTIPLE INPUT SHIFT REGISTER (MISR)

CATEGORY: EQUATIONS

SUBCATEGORY: (DATA NOT TO BE DISPLAYED)

DATA TYPE: TEXT LIST TABLE GRAPHIC EQUATIONS

DATA:

I) VARIABLE DEFINITION

\[ n_1 = \text{Number of PRPG registers} \]
\[ n_2 = \text{Number of MISR registers} \]
\[ n_3 = \text{Number of test control logic modules} \]
\[ v_1 = \text{Number of CLT inputs} \]
\[ v_2 = \text{Number of CLT outputs} \]
\[ v_3 = \text{Number of test patterns} \]
\[ v_4 = \text{CLT clock speed} \]
\[ v_5 = \text{Time for initialization} \]

II) COMPONENT DETERMINATION EQUATIONS

\[ n_1 = v_1 \times 8 \]
\[ n_2 = v_2 \times 8 \]
\[ n_3 = 1 \]

III) PENALTY EQUATIONS

a) AREA (sq in)

\[ \text{Area of BIT chips} = (1.79)n_1 + (1.163)n_2 + n_3 + (0)n_5 \]
\[ \text{Total area of BIT circuitry} = \text{(Area of BIT chips)} + 15\% \text{ For PC traces} \]
\[ = 1.15 \times \text{(Area of BIT chips)} \]

b) WEIGHT (gms)

\[ \text{Weight of BIT chips} = (21)n_1 + (15.5)n_2 + (14)n_3 \]
\[ \text{Total weight of BIT circuitry} = \text{(Weight of BIT chips)} - 10\% \text{ For weight of solder} \]
\[ = 1.15 \times \text{(Weight of BIT chips)} \]
III) PENALTY EQUATIONS (CONT)

c) POWER (mW)
   Maximum power of BIT chips = (1410)n1 + (1005)n2 + 165n3

d) TIME
   TEST TIME = v5 + (v3)(v4)
PARAGRAPH 6.10
COMPARATOR
TECHNIQUE
DATA PACKAGE
Comparators can readily be incorporated into your hardware designs to achieve Built-In-Test (BIT) capability for a large variety of functions with minimum expense. With this approach, Circuit Under Test (CUT) test stimuli, which is generated by the Line Replaceable Module (LRM), is applied to a CUT and the output of the CUT is applied to a comparator along with a reference signal. If the output of the CUT exceeds any predetermined difference with respect to the reference signal an output will be generated from the comparator which will be used as a TEST FAIL signal. For some applications, it will be necessary to process the CUT output with the addition of a signal processing circuit and then feed the result into a comparator.

The COMPARATOR BIT TECHNIQUE allows for either including a signal source as part of the bit hardware or for receiving the test signal from outside the LRM. If multiple channels are present on the CUT, multiplexers can be added to distribute the test signal to various channel inputs and to distribute the CUT outputs to the comparator for analysis.

Due to the wide variety of processing circuits available, (e.g., frequency to voltage converters, sample and hold circuits), together with the benefits gained from signal multiplexing, the COMPARATOR BIT TECHNIQUE lends itself to a wide variety of applications.
<table>
<thead>
<tr>
<th>LIBRARY ELEMENT DATA SHEET</th>
</tr>
</thead>
<tbody>
<tr>
<td>BIT TECHNIQUE: COMPARATOR</td>
</tr>
<tr>
<td>CATEGORY: SHORT TUTORIAL</td>
</tr>
<tr>
<td>PAGE 2 of 4</td>
</tr>
<tr>
<td>SUBCATEGORY:</td>
</tr>
<tr>
<td>1. LEVEL I BLOCK DIAGRAM</td>
</tr>
<tr>
<td>2. BIT SEQUENCE FLOW CHART</td>
</tr>
<tr>
<td>DATA TYPE: TEXT [ ] LIST [ ] TABLE [ ] GRAPHIC [x] EQUATIONS [ ]</td>
</tr>
<tr>
<td>DATA:</td>
</tr>
<tr>
<td>SUBCATEGORY 1: SEE FIGURE 1</td>
</tr>
<tr>
<td>SUBCATEGORY 2: SEE FIGURE 2</td>
</tr>
</tbody>
</table>
FIGURE 2 BIT SEQUENCE FLOW CHART FOR UTILIZING COMPARATOR TESTING TECHNIQUES FOR N CHANNELS OR SIGNALS
1. A Test Initiate signal is received by the test control logic which disconnects the primary inputs to the CUT.

2. A Test Signal is applied to the inputs of the CUT.

3. An output signal from the CUT, is routed to either a multiplexer, signal processor or directly to the input of the Comparator circuit where it is compared against an expected value or function. If a difference between the expected value and the CUT input to the comparator is observed then the TEST FAIL latch is set and a TEST FAIL signal is generated. If the comparator does not detect a difference between the expected value and the CUT signal the TEST FAIL latch remains reset and the TEST FAIL signal remains deactivated.

4. If multiple signals are to be BIT tested, the counter is incremented and step 3 is repeated until all of the CUT signals are BIT tested.
The use of comparators as a Built In Test tool offers the following advantages to the circuit designer:

* The use of comparators can be applied to verify a large variety of functions such as:
  - Voltage levels
  - Sine Waves
  - Triangle Waves
  - Square Waves
  - Minimum Possible Input Value
  - Maximum Possible Input Value
  - Average Input Value

* Comparators can be purchased readily from many manufacturers on an off-the-shelf basis in a variety of package types thereby minimizing availability and packaging problems.

* Comparators can be purchased which are compatible with all forms of logic.
The basic component of comparators is the Operational Amplifier (Op Amp) which possesses the following advantages:

- The input impedance of Op Amps are extremely high thereby minimizing CUT loading problems when incorporated into a BIT circuit.

- Op Amp bandwidths are very large (devices with bandwidths greater than 100 MHZ are available) thereby expanding signal testing capabilities.
COMPARATOR
DISADVANTAGES

The use of comparators as a Built In Test tool poses the following disadvantages to the circuit designer:

* The reference signal must be accurately maintained. Any deviation from the desired reference could cause erroneous BIT results.

* Frequently additional power supplies are required as either Op Amp power supplies or as reference voltage supplies.
1. REAL ESTATE PENALTY

- The use of signal multiplexing with the comparator technique reduces the real estate penalty incurred in contrast to the use of concurrent techniques such as the redundancy technique. This is particularly true if large numbers of circuits are to be BIT tested.

- If signal processing circuits are required, the real estate penalty increases proportionately.

- Minimized due to the variety of package types available.

- Required real estate for implementation of the technique increases as the number of CUT signal tested increases. The possibility of minimizing the amount of real estate required can be achieved with the use of multiplexers.

- The addition of discrete components, needed for biasing, adds to the real estate penalty. For Window Comparator techniques, two discrete resistors must be added to create the high reference signal and two resistors must also be added to create the low reference signal. Resistors will also be required if hysteresis is desired in the comparator circuit. Zener diodes may also be needed for producing desired output levels.

- The addition of gating circuitry is frequently necessary for the purposes of enabling and latching.

- If Signal Processing circuits are required, besides the addition of Linear integrated circuits chips, peripheral supporting components such as resistors and capacitors are frequently needed.
2. POWER PENALTY

* The use of signal multiplexing in this technique reduces the power penalty which develops with the use of other techniques such as the redundancy technique. This is particularly true if large numbers of circuits are to be BIT tested.

* If signal processing circuits are required, the power penalty increases proportionately.

3. RELIABILITY PENALTY

* As the quantity of comparators increases with the use of this technique reliability decreases proportionately.

4. TIMING PENALTY

* Throughput delays will occur because the CUT input and output signals must pass through the added BIT multiplexer.

5. CONCEPTUAL COMPLEXITY

* Straight forward.

6. TECHNOLOGY

* All current digital technology.

7. IS BITE SELF TESTABLE

* Yes with the addition of extra hardware.
8. DESIGN COST

* The use of the Comparator BIT Technique reduces design costs compared to concurrent techniques if large numbers of CUT circuits are to be BIT tested.

* If signal processing circuits are required, the design costs increase proportionately.

9. WEIGHT PENALTY

* The use of signal multiplexing reduces the weight penalty compared with concurrent techniques. This is particularly true if large numbers of circuits are to be BIT tested.

* If signal processing circuits are required, the weight penalty increases proportionately.
a) SEE FIGURE 3 FOR COMPARATOR BIT LEVEL II BLOCK DIAGRAM

b) SEE FIGURE 4 FOR COMPARATOR TEST SCHEMATIC DEFAULT DESIGN
FIGURE 3. LEVEL II BLOCK DIAGRAM UTILIZING COMPARATORS AS A BIT TECHNIQUE.
NOTE: CUT HAS TWO INPUTS AND TWO OUTPUTS

FIGURE 4 COMPARATOR TEST SCHEME DEFAULT DESIGN
<table>
<thead>
<tr>
<th>NUMBER/NAME</th>
<th>AREA (sq in)</th>
<th># OF PINS</th>
<th>POWER TYPICAL (mW)</th>
<th>POWER MAX. (mW)</th>
<th>WEIGHT (gms)</th>
</tr>
</thead>
<tbody>
<tr>
<td>LM319D VOLTAGE COMPARATOR</td>
<td>0.2044</td>
<td>14</td>
<td>200</td>
<td>500</td>
<td>2</td>
</tr>
<tr>
<td>DM7400 QUAD DUAL INPUT NAND GATE</td>
<td>0.22</td>
<td>14</td>
<td>100</td>
<td>500</td>
<td>2</td>
</tr>
<tr>
<td>DM7410 TRIPLE THREE INPUT NAND GATE</td>
<td>0.22</td>
<td>14</td>
<td>100</td>
<td>500</td>
<td>2</td>
</tr>
<tr>
<td>LM555 TIMER</td>
<td>0.1</td>
<td>8</td>
<td>350</td>
<td>600</td>
<td>2</td>
</tr>
<tr>
<td>CD4051N ANALOG MULTIPLEXER</td>
<td>0.217</td>
<td>16</td>
<td>150</td>
<td>500</td>
<td>2</td>
</tr>
<tr>
<td>DM7499 COUNTER</td>
<td>0.22</td>
<td>14</td>
<td>145</td>
<td>500</td>
<td>2</td>
</tr>
<tr>
<td>CAPACITOR C1</td>
<td>0.681</td>
<td>2</td>
<td>50</td>
<td>250</td>
<td>3</td>
</tr>
<tr>
<td>RESISTORS R1 THRU R9</td>
<td>0.0225</td>
<td>2</td>
<td>100</td>
<td>250</td>
<td>2</td>
</tr>
</tbody>
</table>
LIBRARY ELEMENT DATA SHEET

BIT TECHNIQUE:  COMPARATOR

CATEGORY:  LONG TUTORIAL

SUBCATEGORY:  BIBLIOGRAPHY

DATA TYPE:  TEXT  LIST  TABLE  GRAPHIC  EQUATIONS

DATA:

NONE REQUIRED
**LIBRARY ELEMENT DATA SHEET**

**BIT TECHNIQUE:** COMPARATOR  
**CATEGORY:** USER REQUESTED DATA  
**SUBCATEGORY:**  
**DATA TYPE:** TEXT [ ] LIST [X] TABLE [ ] GRAPHIC [ ] EQUATIONS [ ]  

**DATA:**

<table>
<thead>
<tr>
<th>QUESTIONS</th>
<th>VARIABLE ASSIGNMENT</th>
</tr>
</thead>
<tbody>
<tr>
<td>1. How many CUT signals to be tested?</td>
<td>v1</td>
</tr>
<tr>
<td>3. What is test time required for each signal?</td>
<td>v2</td>
</tr>
</tbody>
</table>
I) VARIABLE DEFINITION

n1 = Number of LM319D Comparator chips required
n2 = Number of DM7400 Quad dual input nand gates required
n3 = Number of DM7410 Triple three input nand gates required
n4 = Number of resistors required
n5 = Number of capacitors required
n6 = Number of CD4053 Analog multiplexers required
n7 = Number of LM555 Timers required
n8 = Number of DM7490 Counters required

NOTE: Round off the values of n2 and n8 to the next highest whole number.

II) COMPONENT DETERMINATION EQUATION

n1 = 1
n2 = v1/4
n3 = 1
n4 = 9
n5 = 1
n6 = v1 + 1  For odd number of v1
      = v1      For even number of v1
n7 = 1
n8 = v1/4
III) PENALTY EQUATIONS

a) AREA (sq in)

\[
\text{Area of BIT chips} = (0.2044)n_1 + (0.22)n_2 + (0.68)n_3 + (0.225)n_3 + \\
(0.681)n_5 + (0.217)n_6 + (0.1)n_7 + (0.068)n_8
\]

Total area of BIT circuitry = Area of BIT chips + 15% for PC traces
= 1.15 (Area of BIT chips)

b) WEIGHT (gms)

\[
\text{Weight of BIT chips} = (2)n_1 + (2)n_2 + (1)n_3 + (2)n_4 + (3)n_5 + (2)n_6 \\
+(2)n_7 + (1)n_8
\]

Total weight of BIT circuitry = Weight of BIT chips + 
10% for weight of solder
= 1.1 (weight of BIT chips)

c) POWER (mW)

Total BIT circuitry power penalty for a specific number of CUT signals to 
be tested = (200)n_1 + (100)n_2 + (100)n_3 + (100)n_4 + (50)n_5 + (150)n_6 - 
(350)n_7 + (145)n_8

d) TEST TIME

\[
\text{Test Time} = (v_1)(v_2)
\]
Paragraph 6.11
Voltage Summing Technique
Data Package
SHORT TUTORIAL FOR VOLTAGE SUMMING

Voltage summing is a concurrent analog Built-In-Test (BIT) technique whereby multiple voltage levels are added together using operational amplifiers. The resulting sum is then fed into a comparator circuit which compares the sum against a reference signal(s). The output of this comparator circuit generates a pass/fail signal. This technique is particularly useful for monitoring a set of power supply voltages.

This BIT technique is often used along with the comparator technique to test circuits with multiple output channels. Voltage summing BIT can also be used in conjunction with redundancy BIT techniques.
<table>
<thead>
<tr>
<th>BIT TECHNIQUE:</th>
<th>VOLTAGE SUMMING</th>
</tr>
</thead>
<tbody>
<tr>
<td>CATEGORY:</td>
<td>SHORT TUTORIAL</td>
</tr>
</tbody>
</table>
| SUBCATEGORY:       | 1. LEVEL 1 BLOCK DIAGRAM  
|                    | 2. BIT SEQUENCE FLOW CHART |
| DATA TYPE:         | TEXT □ LIST □ TABLE □ GRAPHIC □ EQUATIONS □ |

**DATA:**

- **SUBCATEGORY 1:** SEE FIGURE 1
- **SUBCATEGORY 2:** SEE FIGURE 2
UNSHADED BOXES REPRESENT BIT CIRCUITRY.

FIGURE 1 LEVEL I BLOCK DIAGRAM
VOLTAGE SUMMING TECHNIQUE
POWER UP UUT

VOLTAGE SUMMER SUMS THE TEST SIGNALS

RESULTING SUM IS SENT INTO A WINDOW COMPARATOR

PASS

NO

SET FAIL FLAG

YES

PASS FLAG REMAINS SET

FIGURE 2  BIT TEST SEQUENCE FLOW CHART FOR VOLTAGE SUMMING BIT TECHNIQUE
BIT SEQUENCE FLOW CHART DESCRIPTION

VOLTAGE SUMMING

1. Unit Under Test (UUT) is powered up.

2. The voltage levels to be monitored are routed into a voltage summing circuit. This circuit adds the separate voltage levels and outputs the resulting sum.

3. The sum is then sent into a window comparator circuit which checks the signal against an upper and lower reference voltage.

4. If the sum is within the upper and lower reference voltages, the PASS/FAIL output remains high indicating a PASS condition. If the sum is out of specification, the PASS/FAIL output signal goes low indicating a FAIL condition.

5. The sum is continuously monitored by the window comparator. The PASS/FAIL output signal remains high (PASS) unless a failure is encountered.
The Voltage Summing BIT technique provides the following advantages to the circuit designer:

- A minimum of components and Line Replaceable Module (LRM) real estate are required to implement a Voltage Summing BIT as compared with other BIT techniques such as Comparator BIT.

- The real estate savings increases proportionally to the number of voltage level outputs to be monitored.

- Voltage Summing BIT is a concurrent test, therefore end-to-end run time is not compromised. In addition, a failure will be detected anytime it occurs during normal operation.

The basic component of a voltage summing circuit is the op amp which possesses the following advantages:

- The input impedance of an op amp is extremely high, thereby minimizing Circuit Under Test (CUT) loading problems when incorporated into a BIT circuit.

- Operational Amplifiers (Op Amps) are readily available off the shelf from a large number of manufacturers.
The Voltage Summing BIT technique poses the following disadvantages to the circuit designer:

* The ability to verify the specification requirement of an individual voltage level is reduced because only the sum of the voltage levels is monitored.

* Reference voltages used in the window comparator must be provided and accurately maintained.

* Voltage Summing BIT can only be used to monitor static signals.
1. REAL ESTATE PENALTY
   * 1 op amp configured as a voltage summing amplifier.
   * 2 comparators configured as a window detector.
   * 1 flip flop used as a latch.
   * The number of resistors needed is directly proportional to the number of voltage levels to be summed and may be calculated using the following equation:

   \[
   \text{Number of resistors} = \text{number of voltage levels to be summed} - 9
   \]

2. POWER PENALTY
   * Proportional to the number of voltage levels to be summed. This is due to the fact that each voltage is sent through an input resistor as part of the summing circuit. Additionally, the power dissipation of the op amp, flip flop, and two (2) comparators must be considered.

3. RELIABILITY PENALTY
   * Proportional to the Mean Time Between Failures (MTBF) of the op amp, 2 comparators, and one (1) flip flop used.
   * The MTBF of the resistors is so great that they need not be in the reliability equation.

4. TIMING PENALTY
   * Since Voltage Summing BIT is done concurrently, there is no timing penalty.
VOLTAGE SUMMING

ATTRIBUTE (CONT)

5. CONCEPTUAL COMPLEXITY
   * Circuit design is relatively simple.
   * Totally hardware in design.

6. TECHNOLOGY
   * Analog circuitry

7. IS BITE SELF TESTABLE?
   * Voltage summing can be made self testable with the addition of
     additional circuitry.

8. DESIGN COST
   * All components used are readily available at low cost.
   * Minimal engineer man-hours required to design and debug circuitry.

9. SOFTWARE DESIGN COST
   * None

10. WEIGHT
    * Nominal weight is equal to the weight of the 1 op amp, 2 comparators, flip
        flop, and 9 resistors.
    * Weight increases as the number of voltage levels to be summed increases
        due to the addition of input resistors.
BIT TECHNIQUE: VOLTAGE SUMMING

CATEGORY: LONG TUTORIAL

SUBCATEGORY: DEFAULT DESIGN

DATA TYPE: TEXT [1] LIST [ ] TABLE [ ] GRAPHIC [X] EQUATIONS [ ]

DATA:

a) SEE FIGURE 3 FOR VOLTAGE SUMMING TECHNIQUE LEVEL II BLOCK DIAGRAM

b) SEE FIGURE 4 FOR VOLTAGE SUMMING DEFAULT DESIGN
FIGURE 5 DEFAULT DESIGN - VOLTAGE SUMMING
<table>
<thead>
<tr>
<th>NUMBER/NAME</th>
<th>AREA (sq in)</th>
<th># OF PINS</th>
<th>POWER TYPICAL (mW)</th>
<th>POWER MAX. (mW)</th>
<th>WEIGHT (gms)</th>
</tr>
</thead>
<tbody>
<tr>
<td>LM319N/COMPARATOR</td>
<td>0.19</td>
<td>14</td>
<td>300</td>
<td>500</td>
<td>2.0</td>
</tr>
<tr>
<td>MC1553/OP AMP</td>
<td>0.09</td>
<td>8</td>
<td>300</td>
<td>500</td>
<td>1.3</td>
</tr>
<tr>
<td>74H103:JK FLIP FLOP</td>
<td>0.20</td>
<td>14</td>
<td>250</td>
<td>550</td>
<td>0.9</td>
</tr>
<tr>
<td>R1 - Rn</td>
<td>0.03</td>
<td>—</td>
<td>—</td>
<td>250</td>
<td>0.2</td>
</tr>
<tr>
<td>Ra - Rd</td>
<td>0.03</td>
<td>—</td>
<td>—</td>
<td>250</td>
<td>0.2</td>
</tr>
<tr>
<td>Rf</td>
<td>0.03</td>
<td>—</td>
<td>—</td>
<td>250</td>
<td>0.2</td>
</tr>
<tr>
<td>Roff</td>
<td>0.03</td>
<td>—</td>
<td>—</td>
<td>250</td>
<td>0.2</td>
</tr>
<tr>
<td>R (pullups)</td>
<td>0.03</td>
<td>—</td>
<td>—</td>
<td>250</td>
<td>0.2</td>
</tr>
<tr>
<td>BIT TECHNIQUE:</td>
<td>VOLTAGE SUMMING</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>------------------------</td>
<td>--------------------------</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>CATEGORY:</td>
<td>LONG TUTORIAL</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SUBCATEGORY:</td>
<td>BIBLIOGRAPHY</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>DATA TYPE:</td>
<td>TEXT [ ] LIST [x] TABLE [ ] GRAPHIC [ ] EQUATIONS [ ]</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>DATA:</td>
<td>NONE REQUIRED</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
### QUESTIONS

1. How many voltages are to be summed? \( v_1 \)
2. What are the values of \( V_{cc} \)? \( v_2 \)
3. What are the values of \( R_a \)? \( v_3 \)
4. What are the values of \( R_b \)? \( v_4 \)
5. What are the values of \( R_c \)? \( v_5 \)
6. What are the values of \( R_d \)? \( v_6 \)
7. What are the values of \( R_{off} \)? \( v_7 \)
8. What is the sum of the input voltage to be monitored? \( v_8 \)
I) VARIABLE DEFINITION

BIT CHIPS USED:

n1 = Number of comparator chips
n2 = Number of flip-flop chips
n3 = Number of op amp chips

DISCRETE COMPONENTS USED:

n4 = Number of input resistors
n5 = Number of feedback resistors
n6 = Number of voltage divider resistors
n7 = Number of bias current resistor
n8 = Number of pullup resistors
v1 = Number of voltages to be summed
v2 = Value of Vcc
v3 = Value of Ra
v4 = Value of Rb
v5 = Value of Rc
v6 = Value of Rd
LIBRARY ELEMENT DATA
SHEET

BIT TECHNIQUE: VOLTAGE SUMMING

CATEGORY: EQUATIONS

SUBCATEGORY: (DATA NOT TO BE DISPLAYED)

DATA TYPE: TEXT □  LIST □  TABLE □  GRAPHIC □  EQUATIONS □

DATA:

I) VARIABLE DEFINITION (CONT)

v7 = Value of Roff

v8 = Value of Vintot

II) COMPONENT DETERMINATION EQUATIONS

n4 = v1

III) PENALTY EQUATIONS

a) AREA (sq in)

Area of BIT chips = (.19)n1 + (.20)n2 + (.09)n3 = .48

Area of BIT discrete components =

(.03)n4 + (.03)n5 + (.03)n6 + (.03)n7 +

(.03)n8 = .27 + (.03)n4

Total area of BIT circuitry = (Area of BIT chips) +

(Area of discrete components) + 15% For PC traces = .48 + .27 + (.03)n4 +

.15(.48 + .27 + (.03)n4) = .75 + (.03)n4 + .1 + .15(.03)n4

= .76 + (.034)n4
II) PENALTY EQUATIONS (CONT)

b) WEIGHT (gms)

Total weight of BIT chips = \((2.0)n_1 + (0.9)n_2 + (1.3)n_3 = 4.2\)

Total weight of BIT discrete components = \((0.2)n_4 + (0.2)n_5 + (0.2)n_6 + (0.2)n_7 + (0.2)n_8 = 1.6 + (0.2)n_4\)

Total weight of BIT circuitry = (Weight of BIT chips) + (Weight of discrete components) + (Weight of solder) = \((4.2 + 1.6 + 0.2n_4) + 0.1(4.2 + 1.6 + 0.2n_4)\) = \((5.8 + 0.2n_4)1.1\)

c) POWER (mW)

Total power consumption of BIT chip = \((300)n_1 + (250)n_2 + (300)n_3 = 850\)

Discrete components’ power consumption = \((v_2)(v_2)(1/v_3 + v_4) + 1/(v_5 + v_6) + (v_8)(v_8)/v_7\)

Total power consumption = power consumption of BIT chips + power consumption of discrete components

d) TEST TIME

Since voltage summing BIT is executed concurrently, there is no test time penalty.
PARAGRAPH 6.12
REDUNDANCY
TECHNIQUE
DATA PACKAGE
Redundant test techniques can be implemented on a concurrent basis by the design engineer as a Built-In-Test (BIT) Tool. The approach taken is to include a standard (also known as a golden device) onto the Line replaceable Module (LRM). The Standard is an electrical replica of the Circuit Under Test (CUT) which requires BIT capability. The outputs from the CUT and the Standard are fed into a differential amplifier circuit which in turn feeds its output into a window comparator. The window comparator is designed to generate a Test Fail signal if the differential output signal is either greater than a positive reference level or more negative than a negative reference level.

A second standard can also be added to provide three identical circuits. The outputs of the three circuits can then be fed into a voting circuit. This scheme will provide a fault tolerant operation in addition to fault detection.
<table>
<thead>
<tr>
<th>DATA TYPE: TEXT [ ]</th>
<th>LIST [ ]</th>
<th>TABLE [ ]</th>
<th>GRAPHIC [x]</th>
<th>EQUATIONS [ ]</th>
</tr>
</thead>
</table>

**DATA:**

SUBCATEGORY 1: SEE FIGURE 1

SUBCATEGORY 2: SEE FIGURE 2
Figure 1: Level I Block Diagram Utilizing Redundancy
CUT POWERED UP. INPUT STIMULI APPLIED TO CUT AND THE REDUNDANT CIRCUIT

OUTPUTS FROM CUT AND THE REDUNDANT CIRCUIT ARE APPLIED TO A DIFFERENTIAL AMPLIFIER

THE OUTPUT OF THE DIFFERENTIAL AMPLIFIER IS SENT INTO A WINDOW COMPARATOR

WINDOW DETECTOR DETECTS AN ERROR

YES TEST FAIL LATCH SET

NO

TEST FAIL LATCH REMAINS RESET

FIGURE 2 Bit Sequence Flow Chart for Redundancy Bit Technique
1. Signals sent to the CUT are sent concurrently to a replica of the CUT (a standard) during operation of the LRM.

2. Both the CUT output and the output from the standard are sent to a differential amplifier which provides an output which is proportional to the difference between the two signals.

3. The output of the differential amplifier is sent to the inputs of a window detector where they are compared to positive and negative reference voltages.

4. A Test Fail signal is generated if either the CUT output is more positive or more negative than the reference voltages.

5. The Test Fail latch is set with the detection of an error by the Window Detector, otherwise the Test Fail Latch remains reset.
Using Redundancy offers the following advantages to the circuit designer:

1. The technique is run on a concurrent basis therefore no time is lost to test the CUT.

2. All the circuit design must have been previously done for the CUT, therefore it is also readily available for the standard.

3. The technique offers the potential for increasing the reliability of the LRM with the addition of a second standard. The three outputs can then be fed into a voting circuit to provide fault tolerance.
The use of the Redundancy technique possesses the following disadvantages:

1. In high frequency or critical timing applications, it may be difficult to synchronize the CUT output signals to the output of the redundant circuit.

2. Large amounts of real estate will be consumed because the technique doubles the circuit area required.

3. For a large number of CUT outputs, many differential amplifier and comparator BIT circuits would be required.
UTILIZING REDUNDANCY

1. REAL ESTATE CONSIDERATIONS:

   * The amount of real estate required for this technique is equivalent to the size of the CUT plus the amount of real estate required for the differential amplifier, the window comparator and the Test Fail latch.

2. POWER CONSIDERATIONS:

   * The increase in power dissipation with the use of this technique is equivalent to the amount of power dissipated by the CUT plus the power dissipated by the differential amplifier, the comparator circuit and the Test Fail latch.

3. RELIABILITY CONSIDERATIONS:

   * With the use of this technique, failure rates increase proportionately to the circuit density and complexity of the CUT. The failure rates for the differential amplifier, comparator circuit and Test Fail latch must also be added to the total LRM failure rate.

4. TIMING CONSIDERATIONS:

   * No timing penalty is incurred with the use of this technique since it is run in the concurrent mode.

   * If high frequency or critical timing specifications are required by the CUT then difficulties may arise when attempting to synchronize the CUT's output with the output of the standard.
DATA:

UTILIZING REDUNDANCY ATTRIBUTE
(CONT)

5. CONCEPTUAL COMPLEXITY

* Straight forward

6. TECHNOLOGY

* All current digital technologies

7. IS BITE SELF TESTABLE?

* Since the cut is duplicated by the bit circuitry, a failure in either the cut or bit circuitry is detectable, therefore, the majority of the circuitry added for bit is checked out. Only the differential amplifier and window comparator circuits are not verified operationally.

8. DESIGN COST:

* The cost of implementing Redundancy into a Computer Aided Design/Built-In-Test CAD/BIT design is proportional to the cost of the CUT circuit which is replicated, plus the cost of the differential amplifier and comparator.

9. WEIGHT CONSIDERATIONS:

* The increase in weight is proportional to the weight of the CUT which is replicated plus the weight of the comparator circuit and the test fail latch.
LIBRARY ELEMENT DATA
SHEET

BIT TECHNIQUE: UTILIZING REDUNDANCY

CATEGORY: LONG TUTORIAL

SUBCATEGORY: DEFAULT DESIGN

DATA TYPE: TEXT ☒ LIST ☐ TABLE ☐ GRAPHIC ☒ EQUATIONS ☐

DATA:

a) SEE FIGURE 3 FOR UTILIZING REDUNDANCY LEVEL II BLOCK DIAGRAM

b) SEE FIGURE 4 FOR UTILIZING REDUNDANCY AS DEFAULT DESIGN
FIGURE 3 LEVEL II BLOCK DIAGRAM UTILIZING REDUNDANCY
FIGURE 4 REDUNDANCY TEST SCHEME DEFAULT DESIGN
### Data:

<table>
<thead>
<tr>
<th>NUMBER/NAME</th>
<th>AREA (sq in)</th>
<th># OF PINS</th>
<th>POWER TYPICAL(mW)</th>
<th>POWER MAX. (mW)</th>
<th>WEIGHT (gms)</th>
</tr>
</thead>
<tbody>
<tr>
<td>LM319D VOLTAGE COMPARATOR</td>
<td>0.2044</td>
<td>14</td>
<td>200</td>
<td>500</td>
<td>2</td>
</tr>
<tr>
<td>LM748CN OPERATIONAL AMPLIFIER</td>
<td>0.100</td>
<td>8</td>
<td>200</td>
<td>500</td>
<td>1</td>
</tr>
<tr>
<td>DM7400 QUAD DUAL INPUT NAND GATE</td>
<td>0.22</td>
<td>14</td>
<td>100</td>
<td>500</td>
<td>2</td>
</tr>
<tr>
<td>RESISTORS R1 THRU R10</td>
<td>0.0225</td>
<td>2</td>
<td>100</td>
<td>250</td>
<td>2</td>
</tr>
<tr>
<td>CAPACITOR C1</td>
<td>0.681</td>
<td>2</td>
<td>50</td>
<td>250</td>
<td>3</td>
</tr>
<tr>
<td>BIT TECHNIQUE:</td>
<td>UTILIZING REDUNDANCY</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>---------------</td>
<td>-----------------------</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>CATEGORY:</td>
<td>LONG TUTORIAL</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SUBCATEGORY:</td>
<td>BIBLIOGRAPHY</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>DATA TYPE:</td>
<td>TEXT [ ] LIST [X]</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>DATA:</td>
<td>NONE REQUIRED</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

- 251 -
<p>| | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>1.</strong> How many outputs are to be bit tested?</td>
<td><strong>v1</strong></td>
</tr>
</tbody>
</table>
LIBRARY ELEMENT DATA SHEET

BIT TECHNIQUE: UTILIZING REDUNDANCY

CATEGORY: EQUATIONS

SUBCATEGORY: (DATA NOT TO BE DISPLAYED)

DATA TYPE: TEXT □ LIST □ TABLE □ GRAPHIC □ EQUATIONS □

DATA:

I) VARIABLE DEFINITION

n1 = Number Of LM319 Comparator chips required
n2 = Number Of LM748 Operational Amplifiers
n3 = Number Of DM7400 Quad Dual Input Nand Gate chips required
n4 = Number Resistors required
n5 = Number Of capacitors required
v1 = Number of outputs to be tested

II) COMPONENT DETERMINATION EQUATIONS

n1 = v1
n2 = v1
n3 = v1
n4 = (10)v1
n5 = v1

III) PENALTY EQUATIONS

a) AREA (sq in)

Area of BIT chips = (0.2044)n1 + (0.1)n2 + (0.22)n3 + (0.0225)n4 + (0.681)n5

- 253 -
III) PENALTY EQUATIONS (CONT)

b) WEIGHT (gms)

Weight of BIT circuitry = 2n1 + 910n2 + 2n3 + 2n4 + 3n5

Total weight of BIT circuitry = Weight of BIT chips + 10% for Weight of solder + Weight of CUT circuitry = 1.1 (Weight of BIT chips + Weight of CUT circuitry)

c) POWER (mW)

Total power penalty for the redundancy technique = n1(200) + n2(200) + n3(100) + n4(100) + n5(50)

NOTE: The power penalty is derived from typical power dissipation levels.

d) TEST TIMING

There is no timing penalty when using the redundancy BIT technique since the technique is run in the concurrent mode.
PARAGRAPH 6.13
ANALOG WRAPAROUND
TECHNIQUE
DATA PACKAGE
Analog wraparound is a non-concurrent Built-In-Test (BIT) technique. This consists of hardware and software (firmware in Read Only Memory (ROM)) and specifically requires a microprocessor, some Digital-to Analog (D/A) converters as output devices and some Analog-to-Digital (A/D) converters as input devices onboard as part of the Circuit Under Test (CUT).

The technique consists of adding necessary circuitry so that upon a BIT INITIATE, the analog signal leaving the D/A output devices can be routed to the A/D input devices on the Line Replaceable Module (LRM). An appropriate BIT routine is stored in ROM along with test data to control the data transfer and compare the data received with the data transmitted. A mismatch will indicate a failure.

An option which the engineer may use to route the signal back to the microprocessor is to add an analog switch to wrap the signal leaving the D/A through the switch then to an A/D and back to a microprocessor.

Other forms of tests which can be performed are:

1. Amplifier/Attenuator stages
2. Transceiver/Receivers
3. Optical Links
4. Transducer coupling

Any function – complement pair can be tested using the wraparound method.

The Microprocessor BIT technique (a relative BIT technique), checks out the internal components of the microprocessor system. The wraparound BIT can be used to extend the microprocessor BIT to include the I/O.
<table>
<thead>
<tr>
<th>LIBRARY ELEMENT DATA SHEET</th>
</tr>
</thead>
<tbody>
<tr>
<td>BIT TECHNIQUE: ANALOG WRAPAROUND</td>
</tr>
<tr>
<td>CATEGORY: SHORT TUTORIAL</td>
</tr>
<tr>
<td>SUBCATEGORY: 1. LEVEL 1 BLOCK DIAGRAM</td>
</tr>
<tr>
<td>2. BIT SEQUENCE FLOW CHART</td>
</tr>
<tr>
<td>DATA TYPE: TEXT ☐  LIST ☐  TABLE ☐  GRAPHIC X  EQUATIONS ☐</td>
</tr>
<tr>
<td>DATA: SUBCATEGORY 1: SEE FIGURE 1</td>
</tr>
<tr>
<td>SUBCATEGORY 2: SEE FIGURE 2</td>
</tr>
</tbody>
</table>
BIT INITIATE

INITIALIZE CUT
SET PASS/FAIL TO PASS

ENABLE SWITCHES
IN ANALOG CHIP

APPLY ROM TEST PATTERNS TO D/A CONVERTER

ROUTE ANALOG SIGNAL THRU ANALOG SWITCH TO A/D CONVERTER

DELAY & STROBE MEMORY CHIP TO SEND EXPECTED RESULTS TO MICROPROCESSOR

MICROPROCESSOR READS RESULT FROM A/D CONVERTER AND COMPARES WITH EXPECTED RESULT

PASS

NO

PASS/FAIL
FF SET = FAIL

YES

LAST TEST

CONTINUE

NO

YES

FIGURE 2 BIT SEQUENCE FLOW CHART FOR ANALOG WRAPAROUND
1. A 'BIT INITIATE' signal is input to the LRM, so testing can begin.

2. Initialize the Circuit Under Test and set the Pass/Fail equal to Pass.

3. Before applying a signal, enable the wraparound switches that are going to be used for that particular test.

4. Apply the ROM test patterns to the D/A converter(s).

5. At this point, the data is routed from the D/A converter through the proper enabled wraparound switches and into the A/D converter(s).

6. Delay and strobe the memory chip to send the expected results to the microprocessor.

7. Microprocessor reads the results from the A/D converter(s) and compares it with the expected result from memory.

8. If comparison fails, set Pass/Fail Flip-Flop to FAIL and end test. If comparison passes, continue.

9. If not the last ROM address, go back to STEP 4 and continue.
ANALOG WRAPAROUND
ADVANTAGES

1. Only requires minimal hardware and is a conceptually simple design which is easy to implement.

2. Chips that are needed are readily available.

3. This technique may also be used in conjunction with "MICROPROCESSOR BIT", another Computer Aided Design/Built-In-Test (CADBIT) technique, to extend the BIT coverage to include the Input/Output (I/O) chips (which are not normally checked out with the Microprocessor BIT).
**LIBRARY ELEMENT DATA SHEET**

**BIT TECHNIQUE:** ANALOG WRAPAROUND  
**CATEGORY:** LONG TUTORIAL  
**PAGE 3 of 10**  
**SUBCATEGORY:** BIT TECHNIQUE DISADVANTAGES  
**DATA TYPE:** TEXT [X] LIST [ ] TABLE [ ] GRAPHIC [ ] EQUATIONS [ ]

**DATA:**

**ANALOG WRAPAROUND DISADVANTAGES**

1. This technique only checks out a small portion of the LRM.

2. As the microprocessor system increases in size along with more D/A or A/D converters then the number of Analog chips must also increase (in quantity), therefore, increasing real estate and firmware requirements. Additional ROMs may be required to store the additional test patterns.
ANALOG WRAPAROUND

1. REAL ESTATE PENALTY
   * Minimal since most microprocessor LRM's have at most only a small number of D/A or A/D peripheral devices and analog switch packages are available with multiple switches in a package.

2. POWER PENALTY
   * Small - just requires additional power to wrap around switches.

3. RELIABILITY PENALTY
   * Small - the technique generally only requires a few analog switch chips which are not exceptionally unreliable.

4. TIMING PENALTY
   * Generally small because number of test patterns required to test the D/As and A/Ds will not be extensive.

5. NON-CONCURRENT

6. CONCEPTUAL COMPLEXITY
   * Straight forward.

7. HARDWARE/SOFTWARE COMBO
   * Hardware

8. TECHNOLOGY
   * Digital & Analog chips resident.

9. Is BITE Self - Testable?
   * No
LIBRARY ELEMENT DATA SHEET

BIT TECHNIQUE: ANALOG WRAPAROUND
CATEGORY: LONG TUTORIAL
SUBCATEGORY: DEFAULT DESIGN

DATA TYPE: TEXT [ ] LIST [ ] TABLE [ ] GRAPHIC [X] EQUATIONS [ ]

DATA:

a) SEE FIGURE 3 FOR ANALOG WRAPAROUND LEVEL II BLOCK DIAGRAM
b) SEE FIGURE 4 FOR ANALOG WRAPAROUND DEFAULT DESIGN
c) SEE FIGURE 5 FOR ANALOG WRAPAROUND DEFAULT DESIGN
FIGURE 3 LEVEL II BLOCK DIAGRAM UTILIZING ANALOG WRAPAROUND
FIGURE 5  DEFAULT DESIGN - ANALOG WRAPAROUND
## LIBRARY ELEMENT DATA SHEET

**BIT TECHNIQUE:** ANALOG WRAPAROUND  
**CATEGORY:** LONG TUTORIAL  
**SUBCATEGORY:** PARTS DATA TABLE

**DATA TYPE:** TEXT  
**Data:**

<table>
<thead>
<tr>
<th>NUMBER/NAME</th>
<th>AREA (sq in)</th>
<th># OF PINS</th>
<th>POWER TYPICAL</th>
<th>POWER MAX. (mW)</th>
<th>WEIGHT (gms)</th>
</tr>
</thead>
<tbody>
<tr>
<td>MMS4HCT138 3 to 3 LINE DECODER</td>
<td>0.243</td>
<td>16</td>
<td>350</td>
<td>500</td>
<td>2.6</td>
</tr>
<tr>
<td>DG123 ANALOG 5-CHANNEL SWITCH</td>
<td>0.227</td>
<td>14</td>
<td>525</td>
<td>750</td>
<td>2.25</td>
</tr>
</tbody>
</table>

---

- 268 -
LIBRARY ELEMENT DATA SHEET

BIT TECHNIQUE: ANALOG WRAPAROUND

CATEGORY: LONG TUTORIAL

SUBCATEGORY: BIBLIOGRAPHY

DATA TYPE: TEXT ☐ LIST [X] TABLE ☐ GRAPHIC ☐ EQUATIONS ☐

DATA:

NONE REQUIRED
LIBRARY ELEMENT DATA SHEET

BIT TECHNIQUE: ANALOG WRAPAROUND

CATEGORY: USER REQUESTED DATA

SUBCATEGORY:

DATA TYPE: TEXT [ ] LIST [X] TABLE [ ] GRAPHIC [ ] EQUATIONS [ ]

DATA:

QUESTIONS

1. How many analog outputs are to be wrapped around? v1
2. How many test patterns are required? v2
3. What is the test pattern application rate? v3
4. What is the CUT initialization time? v4
I) VARIABLE DEFINITION

n1 = Number of 3 to 8 Line Decoders (MM54HCT138)

n2 = Number of Analog Switches (DG123)

v1 = Number of analog outputs to be wrapped around

v2 = Number of test patterns required

v3 = Test pattern application rate

v4 = CUT initialization time

II) COMPONENT DETERMINATION EQUATIONS

n1 = 1

n2 = v1/5

III) PENALTY EQUATIONS

a) AREA (sq in)

Area of BIT chips = (0.243)n1 + (0.227)n2

Total Area of BIT circuitry = (Total Area of chips) + 15% for PC traces

= 1.15 (Area of BIT chips)

b) WEIGHT (gms)

Weight of BIT chips = (2.6)n1 + (2.25)n2

Weight of BIT circuitry = Weight of BIT chips + 10% for Weight of Solder

= 1.1 (Weight of chips)
III) PENALTY EQUATIONS (CONT)

c) POWER (mW)

Maximum Power of Bit Chips = (500)n1 + (750)n2

d) TEST TIME

Test Time = (v2)(v3) + v4
BIBLIOGRAPHY

BIT TECHNIQUES FOR VARIOUS TYPES OF CIRCUITRY

1) Universal Pin Electronics 85 - Holub - Auto Test Conf. 84 - The Bit Implementation of Universal Pin Electronics - A Solution To The Army's Testing Problems of Today and Tomorrow

2) Fault Tolerance (Includes hardware Redundancy Comparisons and Error Detection/Correction Codes)
   82 - Siewiorek, Swartz - Digital Press 1982 -
   83 - NOSC - TD 654 - Active Reliability Engineering - Technical Concept and Program Plan
   84 - Sohar (RADC-TR-84-57) - Reliability, Testability and Design for Fault Tolerant Systems - April 1984
   *86 - Gulati, Reddy - 1986 IEEE Int. Symp on Circuits and Systems - Concurrent Error Detection In VLSI Array Structures
   86 - Tung, Robinson - 1986 IEEE Int. Symp on Circuits and Systems - Design of Concurrently Testable Microprogrammed Control Units

3) Self Checking Circuits
   84 - Manthani, Reddy (CMOS) - 1984 International Test Conf. - On CMOS Totally Self-Checking Circuits
   85 - Lam, Chau, Luong - 1985 International Test Conf. - Design of A Class of Self-Exercising Combinational Circuits

4) Embedded Memory
   84 - McAnney, Bardell, Gupta - 1984 International Test Conf. - Random Testing For Stuck-At Storage Cells In An Embedded Memory
   86 - Jain, Stroud - IEEE D&T Magazine, October 1986 - Built-In Self Testing of Embedded Memories

- 273/274 -
5) Memory Testing
85 - Bardell, McAnney - 1985 Intl. Test Conf. - Self-Test Of Random Access Memories
85 - Sridhar - 1985 Intl. Test Conf. - A New Parallel Test Approach For Large Memories
87 - Saluja, Sng, Kinoshita - IEEE Design & Test, Feb. 87 - Built-In Self-Testing RAM: A Practical Alternative

6) Programmable Logic Arrays (PLAs)
85 - Salick, Mercer, Underwood - 1985 International Test Conf. - Built-In Self Test Input Generator For Programmable Logic Arrays
85 - Chen, Fuchs, Abraham - 1985 IEEE ICCD: VLSI in Comp. - Efficient Concurrent Error Detection In PLAs And ROMS

7) Data Path Multiplex / ALU / Shifter
*84 - Kime, Kwan, Lemke, Williams - 1984 International Test Conf. - A Built-In Test Methodology For VLSI Data Paths

8) Check Sum 77 - Hayes - 1977 Fault Tolerant Computing Symposium - Check Sum Test Method

86 - Venditti, Opalski, Stemmler - 1986 Custom Integrated Circuits Conf. - Software Controlled Extended Frame Format PCM Transceiver Chip

10) Analog Applications:
Graeme / Meyer
OFF-LINE BUILT-IN TEST TECHNIQUES FOR COMBINATIONAL & SEQUENTIAL DIGITAL PCB DESIGN

A) BIT Techniques

1) Transition Counting
   75 - Hayes - 1975 Fault-Tolerant Computing Symp. - Testing logic circuits by transition counting
   77 - Seth - Data compression techniques in logic testing: an extension of transition counts - J. Des. Automat. Fault-Tolerant Comput.: 77-2

2) Random Testing
   76 - Losq - Referenceless random testing - Fault-Tolerant Computing Symp.: 1976
   77 - Shed - Random testing: Practicality vs. verified effectiveness - Fault-Tolerant Computing Symp.: 1977

3) Compact Testing
   77 - Losq - Efficiency of compact testing for sequential circuits - Fault-Tolerant Computing Symp.: 1977

4) Signature Analysis
   77 - Frohwerk - Signature Analysis: A New Digital Field Service Method - Hewlett Packard J., 1977

5) Autonomous Test
   80 - Eiki, Inagaki, Yajima - Autonomous testing and its application to testable design of logic circuits - Fault-Tolerant Computing Symp.: 1980
   80 - McCluskey, Bozorgui-Nesbat - 1980 IEEE Test Conf. - Design For Autonomous Test
6) BILBO - Built-In Logic Block Observation
   79 - Koenemann, Mucha, Zwieoff - IEEE ITC 79 - BILBO Techs.
   *85 - Krasniewski, Albicki - 1985 ITC - Automatic Design of Exhaustively Self-Testing Chips With BILBO Modules
   85 - Krasniewski, Albicki - 85 IEEE - Self-Testing Pipelines
   86 - Wang, McCluskey - 86 IEEE Circuit Des: VLSI & Computers - Concurrent Built-In Logic Block Observer (CBILBO)

7) BIDCO - Built-In Digital Circuit Observer

8) Syndrome Test
   *81 - Barzilai, Savir, Markowsky, Smith - 1981 IEEE ITC

9) Self-Test Method
   83 - Komonytsky - Electronics, March 1983 - Synthesis of techniques creates complete system self-test
   85 - Bhavsar - 1985 International Test Conf. - "Concatenable Polydividers": BIT-Sliced LFSR Chips For Board Self-Test
   86 - Sabo, Johannsen, Yau - 1986 Custom Integrated Circuits Conf. - Genesil Silicon Compilation and Design for Testability

10) STUMPS - Self Testing of Multi Chip Logic Modules
    82 - Bardell, McAnney - 1982 IEEE Test Conf.

11) *HILDO - Highly Integrated Logic Device Observer
    84 - Beucler, Manner - VLSI DESIGN June 1984

12) *STIF - Self Testing by Integrated Feedback
    84 - Gannett - VLSI DESIGN October 1984

13) *SSRPT - Self Sufficient Random Pattern Test

14) *MMST - Mixed Mode Self Test
    83 - El-ziq, Butt - 1983 IEEE ITC - A Mixed-Mode Built-In Self-Test Technique Using Scan Path and Signature Analysis

- 277 -
15) Test Patterns Stored in ROM
   84 - Dandapani, Patel, Abraham - 1984 International Test Conf. - Design Of Test Pattern Generators For Built-In Test

16) *Exhaustive Bit Patterns
   84 - Dervisoglu - Lincoln Lab - Tech. Report 685 - 5/31/84
   85 - Dervisoglu - VLSI Self-Testing Using Exhaustive Bit Patterns - 1985 ICCD
   85 - Vasanthavada, Marinos - 1985 ITC - An Operationally Efficient Scheme For Exhaustive Test Pattern Generation Using Linear Codes

17) *LOCST - LSSD On Chip Self Test
   84 - LeBlanc - 1984 IEEE Design & Test of Computers - LOCST: A Built-In Self-Test Technique

18) MMN
   86 - Subramanyam, Stine (TRW) - 1986 IEEE National Aerospace in Electronics Conf. (NAECON) - Design For Testability For Future Digital Avionics Systems
B) EMBEDDED BIT (SCAN FAMILY) TECHNIQUES TO MAKE DIGITAL SEQUENTIAL CIRCUITS TESTABLE

1) Scan Path
   75 - Funatsu, Wakatsuki, Arima - 1975 Design Automation Conf. - Test Generation Systems In Japan

2) LSSD - Level Sensitive Scan Design
   77 - Eichelberger, William - Design Automation Conf. 1977 - A Logic Design Structure For LSI Testability

3) Scan/Set
   77 - Stewart - 1977 Test Conf. - Future Testing Of Large LSI Circuit Cards

4) Random Access Scan
   80 - Ando - Dig. Papers, 1980 IEEE Spring Comp Conf. - Testing VLSI With Random Access Scan

5) Shift Test Control Logic
   83 - Zasio - Dig. Papers, 1983 IEEE Spring Comp Conf. - Shifting Away From Probes For Wafer Test

6) Boundary Scan
   85 - Beenker - 1985 International Test Conf. - Systematic and structured methods for digital board testing
   85 - Laurent - 1985 ICCD - An Example Of Test Strategy For Computer Implemented With VLSI Circuits

7) System Latch - Scannable Flop (SL-SF)
   86 - Bhavsar - IEEE Design & Test, June 1986 - A New Economical Implementation for Scannable Flip-Flops in MOS

8) Scan For Finite State Machines
   87 - Reddy, Dandapani - IEEE Design & Test, Feb. 1987 - Scan Design Using Standard Flip-Flops
C) PARTITIONING AND MUXING TECHNIQUES TO AID TESTING OF COMBINATIONAL & SEQUENTIAL LOGIC

1) Decompose Technique

2) Chip Partitioning Aid
84 - DasGupta, Graf, Rasmussen, Walther, Williams - 1984 Design Automation Conf. - Chip Partitioning Aid: A Design Technique For Partitionability And Testability In VLSI

3) MAST - Multiple Access Scan Testable
*85 - Fasang, Shen, Schuette, Gwaltney - 1985 ITC - Automated Design for Testability of Semicustom Integrated Circuits
86 - Beenker, Van Eerdewijk, Gerritsen, Peacock, Van der Star - IEEE Design & Test, December 1986 - Macro Testing: Unifying IC and Board Test

D) Scan Family Historical References
64 - Carter, Montgomery, Preiss, Reinheimer - April 1964 - "Design of Serviceability Features for the IBM System/360"
73 - Williams, Angele - January 1973 - "Enhancing Testability of Large Scale Integrated Circuits via Test Points and Additional Logic"

E) Enhancing BIST Sources
84 - Bardell, McAnney - 1984 International Test Conf. - Parallel Pseudo random Sequences For Built-In Test
84 - Starke - 1984 International Test Conf. - Built-In Test for CMOS Circuits

F) Enhancing BIST Capture
84 - Zorian, Agarwal - 1984 International Test Conf. - Higher Certainty Of Error Coverage By Output Data Modification
G) Random Test Evaluation
84 - Malaiya, Yang - 1984 International Test Conf. - The Coverage Problem For Random Testing
84 - Williams - 1984 International Test Conf. - Sufficient Testing In A Self-Testing
84 - Hassan, McCluskey - 1984 International Test Conf. - Pseudo-Exhaustive Testing of Sequential Machines Using Signature Analysis
84 - Bhavsar - 1984 International Test Conf. - Can We Eliminate Fault Escape In Self Testing By Polynomial Division (Signature Analysis)?
84 - Chin, McCluskey - 1985 International Test Conf. - Test Length For Pseudo Random Testing
87 - Williams, Daehn, Gruetzner, Starke - IEEE D&T Magazine, April 1987 - Aliasing Errors in Signature Analysis Registers
RELATED COMMERCIAL PRODUCTS TESTABILITY STANDARDIZATION, DFT CONCERNS AND SURVEYS OF TESTABILITY FEATURES

A) Design For Testability Related Products
83 - Resnick (6K Gate Array w/BIT) - VLSI Design, March/April 1983 - Testability and Maintainability with a New 5K Gate Array
85 - Turino (Testability Chip) - Evaluation Engineering 1985 - Enhancing Built-In Test On SMT Boards
85 - Goel (BITGRADE) - 1985 Gateway Design Automation Corp. - BITGRADE: A Self-Test Evaluation System
86 - Baran, Bondurant (20K Gate Array w/BIST) - IEEE 1986 Custom Integrated Circuits Conf. - HC20000: A Fast 20K Gate Array With Built-In Self Test And System Fault Isolation Capabilities
86 - Yamaguchi, et al. - A Self-Testing Method for Modular Structured Logic VLSIs
86 - Hefner, Nguyen - Electronic Design Magazine, Jan. 1986 - Built-In bus drivers let transceivers steer data between ports

B) Testability Standardization Efforts
86 - JTAG - A Standard Boundary Scan Architecture - Draft 3.0: September 1986
86 - JTAG (Boundary Scan) - Design and Test, Aug. 1986 - D&T Standards - Paving the way for testability standards
86 - IEEE Computer Society (TBSC) - IEEE Testability Bus Standardization Committee Meeting, September 1986

C) Designing For Testability
*85 - Tsui - 1985 ITC - The Cost And Speed Barriers In LSI/VLSI Testing - Can They Be Overcome By Testability Design?
85 - Shebell - 1985 ICCD - Symptom Directed Diagnosis Foundations And Practices
85 - Tendolkar, Bossen, Hsiao - 1985 ICCD - Design For On Line Diagnosis Of Failures In Large Computer Systems
85 - Klosterman - 1985 IEEE ITC - A Computer System Diagnostic Strategy Based on ROM-Resident Diagnostics
*85 - Fung, Hirschhorn, Kulkarni - 1985 IEEE Design Automation Conf. - Design For Testability In A Silicon Compilation Environment

- 282 -
C) (CONTINUED)

86 - Kuhn, Oraloglu - AI Workshop 1986 - Incorporating Design for Test into an IC Design Expert System
*86 - Hightower, de Geus, Fasang, Griffin, Leive - IEEE D&T - Computer-Aided-Design Research at the GE Microelectronics Center - October 1986

D) SURVEYING TESTABILITY FEATURES
82 - Buehler, Sievers - Computer Magazine 1982 - Off-Line, Built-In Test Techniques for VLSI Circuits
84 - McCluskey - VLSI Design, December 1984 - A Survey of Design for Testability Scan Techniques

E) Microprocessors
80 - Hayes, McCluskey - 80 IEEE - Testability Considerations in Microprocessor-Based Design - Computer Magazine, March 80
83 - NOSC - TD 553 - Techniques For Microprocessor Testing, Testability And Fault Tolerance

- 283 -
E) (CONTINUED)

84 - Functional Testing Of Microprocessors
84 - Kuban, Salick - 1984 International Test Conference - Testability Features of the MC68020
85 - Staelin, Albicki - 1985 ITC - Evaluation Of Monitor Complexity For Concurrently Testing Microprogrammed Control Units
85 - Basto, Kuban - 1985 International Test Conf. - Test Features Of The MC68881 Floating-Point Co-processor
85 - Fujii, Abraham - 1985 ITC - Self-Test For Microprocessors
85 - Burkowski - 1985 ACM - An Interactive Diagnostic/Debugging Subsystem For BIT-Slice Processors
85 - Keirn, Mituninovic - ICCD - 1985 IEEE - An Analysis of The UCB-RISC In The Gallium Arsenide Environment
86 - Blaschke, Budde, Hunger - 1986 CAT Research Group - TESTPROCESSOR - A Built-In Test Aid For VLSI-Chips
86 - Henshaw - 1986 IEEE ITC - An MC68020 Users Test Program
86 - Bruce, Hunter, Basto - 1986 IEEE ITC - Testing Barrel Shifters In Microprocessors
MISSION

of

Rome Air Development Center

RADC plans and executes research, development, test and selected acquisition programs in support of Command, Control, Communications and Intelligence (C3I) activities. Technical and engineering support within areas of competence is provided to ESD Program Offices (POs) and other ESD elements to perform effective acquisition of C3I systems. The areas of technical competence include communications, command and control, battle management information processing, surveillance sensors, intelligence data collection and handling, solid state sciences, electromagnetics, and propagation, and electronic reliability/maintainability and compatibility.