SEA	CLASSIF			11	IN FILE D			
	REPORT DOCUMENTATION PAGE							
1 <b>a</b> .	. REPORT UNCLAS	SECURITY CLASSIF	FICATION		15. RESTRICTIVE MARKIN	NGS		
2a.	SECURITY CLASSIFICATION AUTOTY ELECTE				3. DISTRIBUTION/AVAILABILITY OF REPORT			
2b.	b. DECLASSIFICATION/DOWINGRA SCALED VEL 3 1989							
4.	PERFORMING ORGANIZATION			Approved for public release; distribution is unlimited. 5. MONITORING ORGANIZATION REPORT NUMBER(S)				
<b>5a</b> .	a. NAME OF PERFORMING ORGANIZATION ( <i>if applicable</i> ) Naval Ocean Systems Center NOSC			78. NAME OF MONITORI	7a, NAME OF MONITORING ORGANIZATION			
6c.	c. ADDRESS (City, State and ZIP Code)				7b. ADCRESS (City, State and ZIP Code)			
		o, California 9215						
' 8a.	. NAME OF	- FUNDING/SPONS	ORING ORGANIZATIO	(il applicable)	9. PROCUREMENT INSTR	IUMENT IDENTIFI	CATION NUMBE	=H
L_		Advance Research	Projects Agency	DARPA				
8c.	. ADDRESS	S (Cily, State and ZiP Code)			10. SOURCE OF FUNDING PROGRAM ELEMENT NO		TASK NO.	AGENCY
		Chief of Naval Re	search					ACCESSION N
		son Blvd. 1, VA 22209			0602712E	EE13	ONT	DN307 339
11.		lude Security Classification)			1	1 6610		1 DROU 335
12	A MODIFIABLE WEIGHT CIRCUIT FOR USE IN ADAPTIVE NEUROMORPHIC NETWORKS  22. PERSONAL AUTHOR(S)							
13	P. A. Shoemaker and R. Shimabukuro 3a. TYPE OF REPORT 13b. TIME COVERED 14. DATE OF REPORT (Year, Month, Day) 15. PAGE COUNT							
	<u> </u>	tion/paper	FROM	то	September 1989			
16.	16. SUPPLEMENTARY NOTATION							
	17. COSATI CODES 18. SUBJECT TERMS				(Continue on reverse if necessary and id	antific by black arms -		
	ELD	GROUP	SU8-GROUP	IU. JULVEUT TERMS	(			<i>.</i>
				VHSIC/MIMIC		(	1	(1
L				focused Ion Beam (I			• •	`7
19	ABSTRAC	CT (Continue on muerse # r	necessary and identify by block n	analog neural netwo	<u>)rks / / / / / / / / / / / / / / / / / / /</u>		····· -·	Ĺ
	networks i modifiable designed a We en first used consisted o breakdown process tal the transin The r	n analog integrate , non-volatile anal simple circuit to nploy the mechan in the mid-1970's of a p-channel MC a, which have suff kes place, with hol stor under the gat nemory cell which	ed circuitry using CN log memory element sense this charge an ism of avalanche or l for digital memory s OSFET with an isolat icient energy to cond les rather than elect e just as would an ex we have fabricated of	MOS technology. We a for representing and d perform the multipl hot-carrier injection t upplications in the "F. ed gate. At an approp luct across the gate or rons injected onto the ternally applied volta consists of two completions.	fort with the Naval Weap are investigating the use storing interconnection licative "synaptic" function o move charge onto a flos AMOS" (floating gate ava priate biasing voltage, "h- cide and charge the gate. floating gate. The poten ge. ementary pairs of transiss increased with holes inje	of a floating-gat weights between on. lanche injection ot <sup>*</sup> electrons are In an n-channe tial due to the c	e charge stora processing ur ure. This mec MOS) device, generated in l device, a com harge influence	ge device as a hits, and have chanism was which avalanche oplementary ces the state of $\Lambda + U + U$ g gate. This
			m a p-channel device	e (charges are mobile .	and free to recombine bet $39  10$			
20 []	. DISTRIBU	in Neural Networ TION/AVAILABILITY SIFIED/UNUMITED OF RESPONSIBLE IN	OF ABSTRACT		21. ABSTRACT SECURIT UNCLASSIFIED 226. TELEPHONE (Include A		N 22c. OFFICE SY	/MBOL
20	. DISTRIBU	TION/AVAILABILITY SIFIED/UNLIMITED OF RESPONSIBLE IN	OF ABSTRACT		UNCLASSIFIED			/MBOL

SECURITY CLASSIFICATION OF THIS PAGE (When Data Entered)

## 19. ABSTRACT (Continued)

to increment or decrement the value by very small amounts by pulsing the writing voltages. The floating gate is surrounded by insulating silicon dioxide. This provides a very large energy barrier preventing charge leakage. From data reported in previous studies, we predict that values may be stored on the order of years.

Although in digital memories the same transistor which injects charge also senses its presence on the gate, in our circuits the gate is common to a second complementary pair of transistors, which perform the weighting function. These are depletion-mode devices (i.e., conducting at zero gate-to-source bias). The circuit in which they are used performs an approximate, four-quadrant multiplication, supplying an output current into virtual ground (as at the input node of a summing amplifier) which is roughly proportional to the product of the gate potential relative to ground, and an input signal.

We discuss in further detail experimental results obtained from test FAMOS and multiplier circuits fabricated at NOSC, control of the injection process and advantages and disadvantages of the FAMOS device, sources of error in the multiplier circuit, and the integration of the weight circuitry into neuromorphic systems.





DD FORM 1473, 84 JAN

UNCLASSIFIED

SECURITY CLASSIFICATION OF THIS PAGE (When Data Entered)