AD-A210 346

AFOSR.FR.87.1

10 4 5 5

.

· AFOSR. TR- 84-0212

204 (M 3**C)**

Kestrel Institute

FINDING EFFICIENT PIPELINING IN CONCURRENT STRUCTURES

prepared by

Richard M. King

December 1987

prepared for

Air Force Office of Scientific Research Building 410 Bolling AFB, D.C. 20332

Research sponsored by the Air Force Office of Scientific Research (AFSC) under contract F49620-85-C-0015. The United States Government is authorized to reproduce and distribute reprints for governmental purposes notwithstanding any copyright notices hereon.

KESTREL INSTITUTE • 1801 PAGE MILL ROAD • PALO ALTO, CA 94304 • (415) 493-6871

80



:

	RT DOCUMENTATIO	ON PAGE		Form Approved OMB No. 0704-0188
REPORT SECURITY CLASSIFICATION		16 RESTRICTIVE MARKING	\$	J
SECURITY CLASSIFICATION AUTHORITY		3 DISTRIBUTION / AVAILABILITY OF REPORT		
D. DECLASSIFICATION / DOWNGRADING SC	HEDULE	Unlimited		
N/A PERFORMING ORGANIZATION REPORT N		S. MONITORING ORGANIZA	TION REPORT N	
	AFOSR -T			
KES.U.88.2				
NAME OF PERFORMING ORGANIZATION	6b. OFFICE SYMBOL (If applicable)	7a. NAME OF MONITORING	3 OKGANIZATIO	N
Kestrel Institute		AFOSP		
. ADDRESS (City, State, and ZIP Code)		7b. ADDRESS (City, State, a	and ZIP Code)	
1801 Page Mill Road Palo Alto, CA. 94304		Same	as sc	-
NAME OF FUNDING / SPONSORING	8b. OFFICE SYMBOL (If applicable)	9. PROCUREMENT INSTRUM	AENT IDENTIFICA	TION NUMBER
AFOSR	(ii applicable)	F49620-85-C-	0015	
ADDRESS (City, State, and ZIP Code)		10. SOURCE OF FUNDING	NUMBERS	
BICK 410		PROGRAM PROJECT ELEMENT NO. NO.	NO	WORK UNIT ACCESSION NO.
Bolling AFB Washingto	n, D.C. 20332	(1167F 230		15
. TITLE (Include Security Classification)	·			
Finding Efficient Pip	elining in Conc	urrent Structure	s	
PERSONAL AUTHOR(S)				
Richard M. King				
THE OF STREET		Tex aver of stands in		
	ME COVERED 1/15/86012/14/	14. DATE OF REPORT (Year, 86 January 18, 1	Month, Day) 988	15. PAGE COUNT
		14. DATE OF REPORT (Year, 86 January 18, 1	Month, Day) 988	
Final Technical FROM		14. DATE OF REPORT (Year, 86 January 18, 1	988	
Final Technical FROM	<u>1/15/8</u> Go <u>12/14</u> /	14. DATE OF REPORT (Year, 86 January 18, 1 (Continue on reverse if neces	988	49
Final Technical FROM 5. SUPPLEMENTARY NOTATION	1/15/8Go12/14/ 18. SUBJECT TERMS → Concurren	(Continue on reverse if neces cy; Pipelining;	988 sany and identif Multiproc	49 y by block number) essors;
Final Technical FROM 5. SUPPLEMENTARY NOTATION COSATI CODES	1/15/8Go12/14/ 18. SUBJECT TERMS → Concurren	6 January 18, 1 (Continue on reverse if neces	988 sany and identif Multiproc	49 y by block number) essors;
Final Technical FROM 5. SUPPLEMENTARY NOTATION 7. COSATI CODES	1/15/8Gol2/14/ 18. SUBJECT TERMS → Concurren Multi-pro	(Continue on reverse if neces cy; Pipelining; cessor synthesis	988 sany and identif Multiproc	49 y by block number) essors; cation network
Final Technical FROM 5. SUPPLEMENTARY NOTATION 7. COSATI CODES FIELD GROUP SUB-GROU 7. ABSTRACT (Continue on reverse if nece	1/15/8Go12/14/	6 January 18, 1 (Continue on reverse if neces cy; Pipelining; cessor synthesis number)	988 sany and identif Multiproc ; Communi	49 y by block number) cessors; cation network
Final Technical FROM S. SUPPLEMENTARY NOTATION COSATI CODES FIELD GROUP SUB-GROU ABSTRACT (Continue on reverse if nece The focus of our research is the pro- tions. As we have seen in past year	115/8Go12/14/	(Continue on reverse if neces cy; Pipelining; cessor synthesis number) stems from First Order Lo atural means of specification	988 sany and identif Multiproc ; Communi ogic specifica- on, especially	49 y by block number) essors; cation network
Final Technical FROM SUPPLEMENTARY NOTATION COSATI CODES FIELD GROUP SUB-GROU ABSTRACT (Continue on reverse if nece The focus of our research is the pro- tions. As we have seen in past year if we intend to synthesize concurred	18. SUBJECT TERMS 18. SUBJECT TERMS COncurren Multi-pro essary and identify by block oduction of concurrent sy rs, first order logic is a ne ent computing systems fr	6 January 18, 1 (Continue on reverse if neces cy; Pipelining; cessor synthesis number) stems from First Order Lo atural means of specifications, b	988 sany and identif Multiproc ; Communi ogic specifica- on, especially because it de-	49 y by block number) cessors; cation network
Final Technical FROM S. SUPPLEMENTARY NOTATION COSATI CODES FIELD GROUP SUB-GROU ABSTRACT (Continue on reverse if nece The focus of our research is the pro- tions. As we have seen in past year if we intend to synthesize concurre scribes the relationship between in	18. SUBJECT TERMS TRANSPORT TRA	6 January 18, 1 (Continue on reverse if neces cy; Pipelining; cessor synthesis number) stems from First Order Lo atural means of specifications, b y without making any co	988 sany and identif Multiproc ; Communi ogic specifica- on, especially because it de- mmitment as	49 y by block number) cessors; cation network
Final Technical FROM S. SUPPLEMENTARY NOTATION COSATI CODES FIELD GROUP SUB-GROU ABSTRACT (Continue on reverse if nece The focus of our research is the pro- tions. As we have seen in past year if we intend to synthesize concurred scribes the relationship between in to how a satisfying output is to b	18. SUBJECT TERMS CONCURREN Multi-pro essary and identify by block boduction of concurrent sy rs, first order logic is a ne ent computing systems fr aput and output precisel be achieved given an input	6 January 18, 1 (Continue on reverse if neces cy; Pipelining; cessor synthesis number) stems from First Order Lo atural means of specifications, b y without making any co ut. In our conception of	988 sany and identify Multiproc ; Communi ogic specifica- on, especially because it de- mmitment as the synthesis	49 y by block number) cessors; cation network
Final Technical FROM SUPPLEMENTARY NOTATION COSATI CODES FIELD GROUP SUB-GROU ABSTRACT (Continue on reverse if nece tions. As we have seen in past year if we intend to synthesize concurre scribes the relationship between in to how a satisfying output is to b process, the user is asked to specify needs to be distinguished from one	115/8Go12/14/ 18. SUBJECT TERMS CONCURREN Multi-pro essary and identify by block oduction of concurrent sy rs, first order logic is a na ent computing systems fr nput and output precisel be achieved given an input only that information the that does not by a form	6 January 18, 1 (Continue on reverse if neces cy; Pipelining; cessor synthesis number) stems from First Order Lo atural means of specifications, b y without making any co ut. In our conception of nat allows a system satisfy mal specification of its bel	988 sary and identify Multiproc; communi ogic specifica- on, especially because it de- mmitment as the synthesis ing the user's hervior. From	49 y by block number) cessors; cation network
Final Technical FROM SUPPLEMENTARY NOTATION COSATI CODES FIELD GROUP SUB-GROU ABSTRACT (Continue on reverse if nece The focus of our research is the pro- tions. As we have seen in past year if we intend to synthesize concurre scribes the relationship between in to how a satisfying output is to b process, the user is asked to specify needs to be distinguished from one this information, a system that sat	115/8Go12/14/ 18. SUBJECT TERMS CONCURREN Multi-pro essary and identify by block oduction of concurrent sy rs, first order logic is a na ent computing systems fr nput and output precisel be achieved given an input only that information the that does not by a form	6 January 18, 1 (Continue on reverse if neces cy; Pipelining; cessor synthesis number) stems from First Order Lo atural means of specifications, b y without making any co ut. In our conception of nat allows a system satisfy mal specification of its bel	988 sary and identify Multiproc; communi ogic specifica- on, especially because it de- mmitment as the synthesis ing the user's hervior. From	49 y by block number) cessors; cation network
Final Technical FROM SUPPLEMENTARY NOTATION COSATI CODES FIELD GROUP SUB-GROU ABSTRACT (Continue on reverse if nece The focus of our research is the pro- tions. As we have seen in past year if we intend to synthesize concurre scribes the relationship between in to how a satisfying output is to b process, the user is asked to specify needs to be distinguished from one	115/8Go12/14/ 18. SUBJECT TERMS CONCURREN Multi-pro essary and identify by block oduction of concurrent sy rs, first order logic is a na ent computing systems fr nput and output precisel be achieved given an input only that information the that does not by a form	6 January 18, 1 (Continue on reverse if neces cy; Pipelining; cessor synthesis number) stems from First Order Lo atural means of specifications, b y without making any co ut. In our conception of nat allows a system satisfy mal specification of its bel	988 sary and identify Multiproc; communi ogic specifica- on, especially because it de- mmitment as the synthesis ing the user's hervior. From	49 y by block number) cessors; cation network
Final Technical FROM SUPPLEMENTARY NOTATION COSATI CODES FIELD GROUP SUB-GROU ABSTRACT (Continue on reverse if nece The focus of our research is the pro- tions. As we have seen in past year if we intend to synthesize concurre scribes the relationship between in to how a satisfying output is to b process, the user is asked to specify needs to be distinguished from one this information, a system that sat	115/8Go12/14/ 18. SUBJECT TERMS CONCURREN Multi-pro essary and identify by block oduction of concurrent sy rs, first order logic is a na ent computing systems fr nput and output precisel be achieved given an input only that information the that does not by a form	6 January 18, 1 (Continue on reverse if neces cy; Pipelining; cessor synthesis number) stems from First Order Lo atural means of specifications, b y without making any co ut. In our conception of nat allows a system satisfy mal specification of its bel	988 sary and identify Multiproc; communi ogic specifica- on, especially because it de- mmitment as the synthesis ing the user's hervior. From	49 y by block number) cessors; cation network
Final Technical FROM S. SUPPLEMENTARY NOTATION COSATI CODES FIELD GROUP SUB-GROU ABSTRACT (Continue on reverse if nece The focus of our research is the pro- tions. As we have seen in past year if we intend to synthesize concurre scribes the relationship between in to how a satisfying output is to b process, the user is asked to specify needs to be distinguished from one this information, a system that sat	115/8Go12/14/ 18. SUBJECT TERMS CONCURREN Multi-pro essary and identify by block oduction of concurrent sy rs, first order logic is a na ent computing systems fr nput and output precisel be achieved given an input only that information the that does not by a form	6 January 18, 1 (Continue on reverse if neces cy; Pipelining; cessor synthesis number) stems from First Order Lo atural means of specifications, b y without making any co ut. In our conception of nat allows a system satisfy mal specification of its bel	988 sary and identify Multiproc; communi ogic specifica- on, especially because it de- mmitment as the synthesis ing the user's hervior. From	49 y by block number) cessors; cation network
Final Technical FROM S. SUPPLEMENTARY NOTATION COSATI CODES FIELD GROUP SUB-GROU ABSTRACT (Continue on reverse if nece The focus of our research is the pro- tions. As we have seen in past year if we intend to synthesize concurre scribes the relationship between in to how a satisfying output is to b process, the user is asked to specify needs to be distinguished from on- this information, a system that sa- techniques.	IN 1/15/8GO12/14/ 18. SUBJECT TERMS Concurren Multi-pro Essary and identify by block boduction of concurrent sy rs, first order logic is a nation of concurrent sy rs, first order logic is a nation of concurrent sy rs, first order logic is a national output precised be achieved given an input and output precised be achieved given an input y only that information the that does not by a formation the specification	6 January 18, 1 (Continue on reverse if neces cy; Pipelining; cessor synthesis number) stems from First Order Lo atural means of specifications, b y without making any co ut. In our conception of nat allows a system satisfy mal specification of its bel may be generated using of	988 sary and identify Multiproc ; Communi ogic specifica- on, especially because it de- mmitment as the synthesis ing the user's havior. From our synthesis	49 y by block number) cessors; cation network
Final Technical FROM S. SUPPLEMENTARY NOTATION COSATI CODES FIELD GROUP SUB-GROU ABSTRACT (Continue on reverse if nece The focus of our research is the pro- tions. As we have seen in past year if we intend to synthesize concurre scribes the relationship between in to how a satisfying output is to b process, the user is asked to specify needs to be distinguished from one this information, a system that so techniques.	18. SUBJECT TERMS P Concurren Multi-pro essary and identify by block oduction of concurrent sy rs, first order logic is a na ent computing systems fr nput and output precisel be achieved given an input y only that information the e that does not by a formation atisfies the specification BACT	(Continue on reverse if neces cy; Pipelining; cessor synthesis number) stems from First Order Lo atural means of specifications, b y without making any co ut. In our conception of nat allows a system satisfy mal specification of its bel may be generated using of 21. ABSTRACT SECURITY C	988 sary and identify Multiproc ; Communi ogic specifica- on, especially because it de- mmitment as the synthesis ing the user's havior. From our synthesis	49 y by block number) cessors; cation network
Final Technical FROM 5. SUPPLEMENTARY NOTATION 5. SUPPLEMENTARY 5. SUPPLEMENTARY	18. SUBJECT TERMS P Concurren Multi-pro essary and identify by block oduction of concurrent sy rs, first order logic is a ne ent computing systems fr input and output precisel be achieved given an input only that information the e that does not by a forr atisfies the specification NACT CACT AS RPT DTIC USERS	(Continue on reverse if necess cy; Pipelining; cessor synthesis number) stems from First Order Lo atural means of specifications, by without making any cou ut. In our conception of nat allows a system satisfy mal specification of its bel may be generated using of 21. ABSTRACT SECURITY CI Unclassified 22b. TELEPHQNE (Include 1)	988 sary and identify Multiproc ; Communi- ogic specifica- on, especially because it de- mmitment as the synthesis ing the user's havior. From our synthesis	49 y by block number) cessors; cation network
Final Technical FROM SUPPLEMENTARY NOTATION COSATI CODES FIELD GROUP SUB-GROU ABSTRACT (Continue on reverse if nece The focus of our research is the pro- tions. As we have seen in past year if we intend to synthesize concurre scribes the relationship between in to how a satisfying output is to b process, the user is asked to specify needs to be distinguished from one this information, a system that set techniques. DISTRIBUTION / AVAILABILITY OF ABSTR DISTRIBUTION / AVAILABILITY OF ABSTR	18. SUBJECT TERMS P COncurren Multi-pro essary and identify by block oduction of concurrent sy rs, first order logic is a national identify by block oduction of concurrent sy rs, first order logic is a national identify by block oduction of concurrent sy rs, first order logic is a national identify by block oduction of concurrent sy rs, first order logic is a national identify by block oduction of concurrent sy rs, first order logic is a national identify by block oduction of concurrent sy rs, first order logic is a national identify by block oduction of concurrent sy rs, first order logic is a national identify by block oduction of concurrent sy rs, first order logic is a national identify by block oduction of concurrent sy rs, first order logic is a national identify by block oduction of concurrent sy rational output precisel we achieved given an input only that information the e that does not by a form atisfies the specification RACT AS RPT DTIC USERS	(Continue on reverse if necess cy; Pipelining; cessor synthesis number) stems from First Order Lo atural means of specification to these specifications, by without making any count. In our conception of nat allows a system satisfy mal specification of its bel may be generated using of 21. ABSTRACT SECURITY CI Unclassified 22b. TELEPHONE (Include CO) - 7 le 7 50 50 50 50 50 50 50 50 50 50 50 50 50	988 sary and identify Multiproc ; Communi ogic specifica- on, especially because it de- mmitment as the synthesis ing the user's havior. From our synthesis	49 y by block number) cessors; cation network


.

,

Contents

, t , t

1 Introduction						
	1.1	Motivation and Importance	3			
	1.2	Context Within Our Previous Work	4			
	1.3	Motivation for Models	5			
2 Computation Models						
3	Any	Oblivious Structure Can Pipeline	9			





4	Syst	tolic-A	rray Performance on non-Systolic Structures	21
	4.1	Introdu	action	21
	4.2	Utility	Of Pipelines	22
	4.3	Pipelin	ing "Nonpipelinable" Structures by Duplicating Processors	23
	4.4	Proble	ms with Pipelining	26
	4.5	Mitiga	tion Strategies	26
		4.5.1	Interfacing Columns of Processors	28
		4.5.2	A More General Balancing Strategy	33
		4.5.3	Using a "Shifter"	37
	4.6	Compa	urison of the Three techniques	38
		4.6.1	Narrow Fanout Columnization	38
		4.6.2	Crossbar Columnization	3 9
		4.6.3	Shifter Columnization	3 9
	4.7	Open 1	Problems	40
		4.7.1	Extend Utility of Narrow Fanout Columnization	40
		4.7.2	Folding Together Narrow Fanout Columnization and Other Types of Colum- nization	42
		4.7.3	Optimize Crossbar Columnization	42
	4.8	Future	Work	43
		4.8.1	Generalization of Narrow Fanout Columnization	43
		4.8.2	Combine Narrow Fanout Columnization with Other Columnizations	45
		4.8.3	Improve Crossbar Columnization	45
		4.8.4	Improve Shifter Columnization	46
	4.9	Conclu	sions	47
	_	_		
5	Ref	ferences	3	48

.

List of Figures

4.1	Parallel Dynamic Programming Structure	24
4.2	Connections of Switches, and Remaining Work, in Narrow Fanout Columnization	3 0
4.3	A K _{2,3} crossbar	34
4.4	Crossbar Size Reduced by Blocking Columns	35

Chapter 1

Introduction

The focus of our research is the production of concurrent systems from First Order Logic specifications. As we have seen in past years, first order logic is a natural means of specification, especially if we intend to synthesize concurrent computing systems from these specifications, because it describes the relationship between input and output precisely without making any commitment as to how a satisfying output is to be achieved given an input.

Research in this area is important because it will allow the faster and more nearly correct creation of highly concurrent systems. The creation of correct concurrent systems is known to be time consuming and difficult; any automated tools that help in this task are desirable. In our conception of the synthesis process, the user is asked to specify only that information that allows a system satisfying the user's needs to be distinguished from one that does not by a formal specification of its behavior. From this information, a system that satisfies the specification may be generated using our synthesis techniques. The reason we expect both a speedup and an accuracy improvement over manual methods is that time-consuming and error-prone chores of reducing such a specification to practice are lifted from the users' shoulders. There is thus a three-fold thrust to this work:

- to identify and develop suitable specification techniques
- to develop the synthesis techniques for automatically converting a specification into a system

• to develop optimisation techniques, so that different parts of the resulting system are designed for optimal performance, given the constraints of the specification

These three facets of computation structure synthesis are intertwined. In this report, we have concentrated on the optimisation problem, asking how a pipelined structure may be automatically derived from a concurrent, purely sequential structure that satisfies the same specification.

The overall theory resulting from our work can be used to build tools that create descriptions of a multiprocessor structure. These descriptions can then be used in three ways:

- to control the creation of actual hardware such as an integrated circuit or a circuit board
- to control the configuration of configurable hardware such as the processors of a wafer scale integration "chip"
- to control the logical interconnections among processors in a general-purpose multiprocessor system such as the Connection Machine or the Ultracomputer

As mentioned, we are here concentrating on the production of pipelined structures. In such a structure, several problem instances course through the structure simultaneously. These instances are supplied as input, separated by a short time interval; different instances are at different stages of processing, and are processed by different parts of the structure, and completed problem instances can be output at the same rate as they are supplied. In an efficiently pipelined structure, problem instances may be supplied at much shorter intervals than the time it takes to completely process a single problem instance. Once the pipelined process is started, the rate of supply, and not the length of the solution time, is the limiting speed factor. This is the virtue of pipelining, and why we consider it so important for optimising synthesised concurrent structures.

In the next section, we explain further why pipelined structures are so useful. In the next chapter we discuss some of our results showing that some degree of pipelining is always achievable. In Chapter 3 we describe some new results that enable us to introduce a high degree of pipelining by introducing certain new structures into the processor network. These results are partial, but give strong evidence that there are precise circumstances under which these techniques work. Identifying these circumstances is important for the automatic use of these techniques in network synthesis. In chapter 4 we describe some further questions that we hope to investigate in the next phase of this research.

In summary, our work continues to investigate important issues and promising approaches to automatically identifying pipelining possibilities, and synthesising pipelining structures, as part of our overall aim of automatically synthesising fast, efficient processor networks from problem specifications expressed in first-order logic.

1.1 Motivation and Importance

We start with an example. Consider the computational work that must be performed on board a military aircraft. A large portion of the computational work can be categorized as signal processing. Examples of this include interpretation of radar signals and transponder signals, to determine whether to shoot a foe, support a friend, or avoid a thunderstorm.

Another kind of processing can be categorized as explorations of multiple alternatives. For example, there are enough degrees of freedom in the setting of the controls of an aircraft that a flyby-wire system may well have alternate means of satisfying a goal as determined by pilot command. A fly-by-wire system may want to evaluate consequences of several settings of the controls in a short time to provide good service.

Note that both of these problem classes require a large number of problem instances to be solved in a short time, but they may not require extremely rapid solution of single problem instances. For example, in the case of the fly-by-wire system the important factor is the speed of solution of problem instances that correspond to feasible control alternatives (those that can be reached from the current configuration quickly and safely); since they all have to be evaluated and compared, a solution of a single instance is unlikely to be useful until other instances are solved. In the case of signal processing applications, there is an indefinite stream of instances at narrow time intervals. While it will be necessary to handle problem instances at the same rate as they arrive from the outside world, it is not necessary to complete processing on one before the next one arrives.

In summary, where the rate of processing problems (the *separation*) is critical, and the length of time it takes to solve a single instance (the *latency*) is less important, pipelining has a role to play in solving the problems.

1.2 Context Within Our Previous Work

Previously, we have investigated the synthesis of concurrent systems from first order logic specifications, in several forms. We have synthesised structures in which the processors are arranged in a crystalline manner, i.e., an n-dimensional array of processors, each connected to a similar set of neighbors [except where an edge of the crystal interferes]. Other synthesis paths led to tree structures.

We are investigating the possibility of synthesizing highly interconnected structures such as the perfect shuffle network or the binary hypercube. Based on this work and on the work of [Tho86], we explored the possibility of achieving the effect of highly interconnected structures by synthesizing "fat-trees", in which the processors closer to the root [and their parent/child connections] are more powerful than their leafward counterparts.

Blending this technique with crystalline synthesis, we were able to show possibilities for synthesizing certain highly interconnected networks for the Fast Fourier Transform, or butterfly, topology.

The logical next step is to derive pipelined structures from ordinary concurrent structures. We mention in chapters 2 and 3 our recent partial results on this topic, as evidence that it is certain that there are further, more general, results within our grasp.

One of our major concerns is optimality. Some of the structures that result from the synthesis process and the pipeline transformation are good ones, but others are suboptimal, usually because of the uneven distribution of workload amongst the processors.

Hence one of our major thrusts is to investigate ways of transforming an inefficient pipeline structure to an efficient one, by distributing load more evenly amongst processors. Preliminary results show how this distribution may be accomplished at certain types of bottlenecks.

1.3 Motivation for Models

In what follows we will describe our models of computation. We will try to use the least specific models in this report to make the mathematics work, and will argue subsequently that these models correspond to the way real hardware can work.

There are three major uses we expect to be made of our work. They are:

- the design of integrated circuits or other systems in which each of the processing elements should be very simple, containing little or no memory and taking little time to perform its operation,
- the design of collections of cooperating processing elements each resembling the Van Neumann model, and
- the design of programs to be run on commercially available packaged collections of programmable processing elements and interconnections ["massively parallel processors"]

The points to consider when specifying a processor model are the nature of the interconnections, the nature of the processing that can take place therein, and the nature of the communication. Performance metrics should also be considered.

The choices along these axes that we will consider are that we will vary the memory provided in the processing elements as a proportion of the memory required to store a problem instance [or that portion of a problem instance that impinges on that processing element], the discipline used to control when the communication line functions and when it becomes free for another transmission, what will happen if the processing element is busy when a datum arrives, and what we assume about the ratio of the time required for computation for one problem instance v. that required for transmission of the impinging portion of an instance.

At some time it will be necessary to discuss what model will be used. It will probably make sense, for example, to maintin a FIFO queue as a separate object from the processing element; this will give us flexibility to have processors that have no memory at all, with external latches as a FIFO queue with a single slot. It will make sense to refine the model of a switch to include a FIFO queue at its inputs in order to allow switch settings to be changed at less frequent intervals. We will discuss these issues in later chapters, and show how they make the theory we develop in Chapters 3-4 a meaningful theory; allowing the synthesized networks to be realized in hardware.

Chapter 2

Computation Models

In this chapter we define the computation model.

There are two main points we need to consider more carefully. Firstly, what happens to data when the intended recipient processor isn't ready for it yet; secondly, what happens when the computation of a value takes more time than its eventual transmission. (We have previously assumed that processors were always ready to receive, and also that transmission time dominates computation time).

Our structures consist of collections of processing elements which are connected by wires. Each wire has an *input end* (the end connected to an element that will perform input via that wire), and an *output end* (similarly for output).

Each processing element is a Von Neumann processor with internal state and finite memory. During each computation cycle a processor computes a function $F : S \times V \times I \Rightarrow S \times V \times O$, where S is the finite set of *processor states*, V is the set of possible contents of the internal memory vector, and I and O are respectively the sets of vectors of input values. Elements of V, I and O are Cartesian products of other, not necessarily finite, types.

We need to make this model explicit because we are proving theorems concerning multiprocessing. The problem domain of concurrent computation is notorious for its habit of tripping up those researchers who do not take considerable care in definition of concepts and proof of theorems. We consider it essential, therefore, to provide careful definitions, and careful proofs. In order to drop the assumption that a target processor is always ready for information when it is sent, we introduce data *buffers*, which we will by convention assume to be at the input end of a processor. Each processor has an input buffer, and much of our work concerns showing that a given protocol or construction requires a buffer of finite size (that may nevertheless be very large) for a given processor.

Some of the processing elements of a structure are *switches*. We will consider switches to be different from other processing elements. They will instead be special purpose elements which only contain one datum, from a single problem instance, at a time.

Chapter 3

Any Oblivious Structure Can Pipeline

In this Chapter we will consider structures that compute functions from vectors to vectors, which is the general form in which we would find most of our applications. We will show that any parallel structure can handle pipelining of problem instances, provided that the transmission of data does not depend on the contents of the problem instance.

Definition 3.1 A parallel structure [PS] is a collection of computing elements; internal wires between pairs of elements, input wires from sources of data to elements, and output wires from elements to destinations of data; and programs loaded into the elements. A PS solves a family of problems P if, with proper initialization of the elements and delivery of problem input values to the input wires, the solution comes to be delivered to the PS's output wires. The size of PS is the number of elements it contains.

By analogy with a similar definition for Turing machines, we will define:

Definition 3.2 A computation takes place in an oblivious manner if the multiset of origins and of destinations of the signals received by each element does not depend on the problem instance.

We will assume that the duration of a transmission does not depend on its contents. We are therefore considering the length of the datum to be irrelevant. This is usually not exactly true, but can be made true by restricting the domain of applicability of the structure. In all practical problems, the domain is suitably restricted, so we do not lose much generality by this assumption. For example, the problem "add two integers" cannot be accomplished in an oblivious manner because for any fixed transmission duration and technology we can provide integers for which the transmission time takes arbitrarily long. The bounded problem, "add two numbers, both of whose magnitudes are $\leq 2^{31}$ ", does not suffer from this possibility.

This tendency for transmission lengths to grow as problem sizes increase is a serious matter in asymptotic behavior analysis, because larger versions of families of related problems tend to have intermediate values that take longer to transmit. We do not think this is a serious problem for us, for two reasons: increasing the number of problems in a pipelining system at any given time, or the total number of problems fed through such a system, does not tend to increase transmission times for intermediate values, and secondly the limitations imposed by a constant-transmission-size requirement usually translate into bounds on the size of acceptable arguments, as in the integer addition problem above. (We can not say the same for families of problems and corresponding families of parallel structures, because some families can have intermediate structure sizes that grow asymptotically with the size of the problem).

In this model a processor contains two parts:

- a processing part that contains a processing state, and logic that maps a pair consisting of
 - a vector of input values (some of which are null because they correspond to wires that delivered no signal), and
 - an internal processing state [which could be a distinguished end state]

into a pair of processing states and sets of pairs of messages and output lines

• a queueing/output unit, which is a FIFO buffer. This unit is represented in our general formulation in chapter 2 by a set of feasible outputs for the processor P, FO(P)

The message/output line pairs are sent to the queueing/output unit to be sent on the output wires in the order received. We assume that all computations are done in a timing-independent manner, so that if an element "expects" to see two signals on each of two lines, arrival of the signals in either order, or simultaneously, will have the same effect. Since we assume oblivious computations, we can assign unique labels to the transmissions that take place within PS as it solves an instance of the problem.

The theorems that follow assume that the times required to receive values is subsumed in transmission time, and that compute time is also so subsumed. It is reasonable to "lump" the communication times together in this manner, but ignoring the computation time is harder to justify. We will need to adjust the structure slightly to make this assumption reasonable.

Definition 3.3 In what follows we will call the excess computation over one time unit necessary to develop a value for transmission the excess computation of that transmission, and the sum over all transmissions of the excess computation of that transmission is the excess computation for the processor.

Our basic approach is to modify the PS by adding an extra processor. That processor receives information from every processor that has a nonzero excess computation, and does nothing with it. We therefore define:

Definition 3.4 The adjusted PS for a structure PS' is that structure derived from PS' by the following steps:

• Add one more processor.

- Provide a single connection from each processor that has excess computation to this additional processor.
- Changing the computation in each processor that has excess computation to transmit, on this new wire, at the end of every time unit of computation, a zero. (The value is arbitrary.)

The adjusted PS indeed has the property that the computation time can be merged with the transmission time when the transmissions to the additional processor are included, by construction. Below we will work only with adjusted PSs: i.e., we assume that the time required to receive a signal is subsumed in the transmission time.

We define the *pipelining structure* for a PS. Intuitively, such a structure has many problem instances progressing through it at a given time t, so each internal result passed from one processor to another somehow has to be identified as belonging to a given problem instance. We do this by attaching a label to each value, so now a value passed will be a pair (*label*, *value*). Our labels are integers. A given processor may have more than one computation to perform per problem, if there are loops in the data flow. Other problem instances may have been presented to the processor in the meantime, so the processor has to be able to keep the state for a particular problem instance, and revert to that state when more computation for that instance is required. So the state of the non-pipelined structure will be replaced by a collection of states, indexed by problem instances, that represent the current state of the processor for each problem instance. This collection can be represented by a finite partial mapping of the appropriate type. Finally, we need to specify what is computed in the pipelined version of a structure. We do this by specifying what a pipelined program shall compute.

Definition 3.5 We express that a program variable V (a store) is currently undefined by the expressions $V \uparrow$ or $V = \bot$, and that it has a defined value by the expression $V \downarrow$.

In what follows we will need to modify the programs within the processors to be able to maintain state on several computations simultaneously. We have been assuming the model of computation in which a processor has a memory with space for vectors of values, and a finite state unit that can be in a number of states that is small compared to the number of states the memory can assume by holding different combinations of values.

In converting a processor with a single process to one that can maintain the state of several processes we need to make two assumptions about the processor:

- It must be able to perform an "indexed reference" of some sort, obtaining a value, the identity of which os computed, from a collection of similar values stored in the memory.
- Names of processor states must be storable in the memory in such a manner that the processor can assume such a stored state or recognize equality between stored states.

Now we define the creation of a pipelining structure from the original one.

Definition 3.6 The pipelining structure for a PS [called P(PS)] is the structure that results from PS by replacing each communication path whose messages are of type T by one whose type is integer $\times T$, the state S_i in each element P is replaced by a partial mapping M_p from integers to states, and each processor program F_p is replaced by a program G_p that does the following:

For each i such that $\langle i, x \rangle$ occurs in the input vector, a new vector V_i is formed by replacing instances of $\langle i, x \rangle$ with merely x, and instances of $\langle j, x \rangle : j \neq i$ with Λ , where Λ is the void value. Let S be the start state and E the end state for processor P. We omit the indices on the programs, and call them F and G. The new program G computes the serial composition of assignments:

$$\langle M'(i), O \rangle \leftarrow \begin{cases} F(M(i), V_i), & \text{if } M(i) \downarrow \\ F(S, V_i), & \text{otherwise} \end{cases}$$

$$M(i) \leftarrow \begin{cases} \perp, & \text{if } M'(i) = E \\ M'(i) & \text{otherwise} \end{cases}$$

and sends

$$\begin{cases} \Lambda, & \text{if } x = \Lambda \\ \langle i, x \rangle : x \in O, & \text{otherwise} \end{cases}$$

Associated with a given processor P is a feasible output set FO(P), consisting of the outputs which are available, given the history of input instances of P. Although many may be available, P transmits in a given cycle that member (i, x) of FO(P), if any, with smallest label i.

There are several sets of data coursing through the PS at a given time, and it is necessary to keep the various data and internal states straight to ensure that computations are performed on corresponding input values and internal states. Hence the definition looks a little more complex than it really is.

We will now show that P(PS) can solve multiple problem instances, under certain conditions, provided that they are sufficiently separated in time.

First we get some preliminaries out of the way:

Definition 3.7 For a problem instance I for PS, P(I,i) is that problem instance for P(PS) obtained by pairing all input, output and internal values for I with a unique integer label i.

So P(I, i) is intuitively just the problem I with the label attached to every input, internal transmission, and result. This leads to the following easy result that tells us that this is the correct definition:

and

Basic Observation 3.1 If PS solves a problem instance PI, then P(PS) will solve P(I, i).

Proof:

For every value v received by an element of PS the corresponding element of P(PS) will receive (i, v), the corresponding state transition will take place in M(i), and therefore if the element of PS would have transmitted w at some time, the element of P(PS) will transmit (i, w).

Definition 3.8 The content C(PS) of a pipelining structure PS at a given time t is $\#\{i : (\exists P \in PS)(M_P(i)) \uparrow\}$ (where we omit the time t for readability).

This definition says that the content of a structure is precisely the number of different labels for which any processor is keeping a state. Since our definition of P(PS) keeps a state around for i in a processor P only if computation on instance I has not finished, the content (pardon the pun) of this definition is that the content of P(PS) at a given time is precisely the number of unfinished problem instances in the structure somewhere.

We assume there is no overlap between parts of successive problem instances presented as inputs, i.e. a problem instance is delivered in its entirety before a successor is begun.

Definition 3.9 The latency of a pipelined structure is the maximum (taken over all problem instances) of the time interval between the entry of the first part of the instance into the structure and the exit of the last part.

Definition 3.10 The separation of a stream of problem instances is the amount of time between the start of transmission of successive instances.

Definition 3.11 The duty D(P) of a processor P is the number of transmissions it issues on any single output line for E during one problem instance. The duty D(PS) of a PS is $\max_{E \in PS}[D(E)]$.

In our model, D(P) is proportional to the amount of time P is in use; we make this proportionality constant 1 by appropriate choice of units.

We establish a lower bound to the separation of a stream of problem instances:

Basic Observation 3.2 Every PS with duty D has separation $\geq D$.

Proof: Let the latency be W, and the separation be S. After T time units, $\lfloor \frac{T}{S} \rfloor + 1$ problem instances have been started, and all but $\lceil \frac{W}{S} \rceil + 1$ of them, at most, have also been finished and output. An element whose duty is D must therefore have delivered at least $\frac{D(\lfloor \frac{T}{S} \rfloor + 1 - (\lceil \frac{W}{S} \rceil + 1))}{S}$ messages to the successor with which its duty is D. Note that $D(\lfloor \frac{T}{S} \rfloor + 1 - \frac{(\lceil \frac{W}{S} \rceil + 1)}{S}) > \frac{D(T-W)}{S-2}$. Let us assume S < D. Then there is a time T_0 for which $\lfloor D\frac{T_0-W}{S-2} > T_0 \rfloor$. (This latter is equivalent to observing that there is a T_0 for which $(D-S)T_0 > D(W-2S)$) After time $T_0 + 2D$, the element whose duty is D is required to have handled more than $\frac{T_0-W}{S}$ problem instances, and therefore to have made at least $D\frac{T_0-W}{S}$ transmissions on one of its lines. This is impossible, as $D\frac{T_0-W}{S} > T_0$, and only one transmission per time period may be made.

Basic Observation 3.3 Every PS with duty D takes $\geq nD$ time to solve n problem instances.

Proof: This observation is a direct corollary of the previous one.

Definition 3.12 The itinerary of a PS is that map I: integer \rightarrow (multiset of processors) such that if a problem instance is delivered at time t=0 then exactly those elements in I(t) transmit messages at time t. In cases where there will be no confusion, we will draw the itinerary as a sequence.

Definition 3.13 The activity of the PS is $\sum_{i} [\#I(i)]$.

Note that $I(i) \neq \emptyset \Rightarrow 0 < i \le activity(PS)$, because $I(i) = \emptyset \Rightarrow I(i+1) = \emptyset$, since in our model every transmission is stimulated by a reception.

Basic Observation 3.4 For an itinerary I, $activity(PS) \leq size(PS) \cdot duty(PS)$.

This follows immediately from the definitions.

We have a lower bound of D[PS] for the separation of PS. Let D(PS) be D We now observe that one can always build a pipelined structure with separation D+1. Specifically, given an itinerary for the unpipelined structure, we can construct an itinerary for the pipelined version of that structure that has certain desirable properties when fed a continuous stream of problem instances, namely:

- the separation of a stream of problem instances need not exceed D+1;
- latency $\leq activity \times D;$
- all internal queues have length $\leq D$;
- For a given time $t, \#\{i: \exists P(M_P(i) \uparrow)\} \leq \text{activity}$

The basic idea of the proof is to construct, for a given itinerary for the non-pipelined structure, an itinerary for the pipelined structure. We shall proceed by interposing a number of *skip* steps within the first itinerary. The number of skip steps between each transmission will be the same. The number is chosen to be D, because a given processor P works on exactly D[P] different steps in a problem instance, and hence at most that many different problem instances can present it with input at a given time t (each must be at a different stage, since the problem instances are presented to the input of PS in a staggered manner). Hence if we chose D skips, we will give time for P to compute , and the transmission line to transmit, all the values for the inputs presented to it at t. (Internal output to P, and internal output from P, are both buffered, by the FO(P) device).

Hence we take the first itinerary $(i_0, i_1, i_2, ...)$ and add *skips* to create $(i_0, \Lambda, \Lambda, ..., i_1, \Lambda, \Lambda, ..., i_2, \Lambda, \Lambda, ..., \lambda)$, where there are D many Λ s in each gap.

Theorem 3.1 Suppose we have an indefinite stream of instances $PPI_1 = P(PI_1, 1)$, $PPI_2 = P(PI_2, 2)$, ..., presented to the inputs of P[PS] in that order. Let S be the separation. Suppose that S > D[P[PS]]. Then there is a bound B such that, for all times t, and processors P, $\#FO(P) \leq B$.

This theorem states a condition on the separation of problem instances such that a given structure can handle an indefinite stream of problem instances. If we were to decrease the separation below a tolerable limit, in our formulation this would show up as the phenomenon that FO(P)increases without bound, i.e. that values are presented and computed faster than they can be transmitted internally.

The proof proceeds by constructing an upper bound on the itinerary, such that the actual itinerary is a refinement of the bound. A refinement of a function F whose values are multisets is any function G such that for any argument x, $G(x) \subseteq F(x)$, where \subseteq is multiset inclusion.

Proof: We call the activity of the structure A and the duty D.

Using \forall to denote multiset "union", define I' by

$$I'(i) = \begin{cases} I'(i) = \text{reduce}(\mathfrak{G}, I), & \text{if } i \mod(D+1) = 0\\ I'(i) = \emptyset, & \text{otherwise} \end{cases}$$

By the definition of D, I' includes at most D instances of any single element. [The elements of I are processor names.] The reason for

The folding of the itinerary corresponds to the propagation of multiple problem instances through P(PS). Since each I'(i), $i \mod(D+1) = 0$ is followed by D elements $\{I'(i+1), I'(i+2), \ldots, I'(i+D)\}$, it will be possible for an element to transmit, in the D cycles following cycle *i*, those values made necessary by receptions during cycle *i* or previously. Each value transmitted during one of these D cycles will be received when or before it is scheduled to be received, which is at cycle i + D + 1.

Let the length of I be l. For all processors P, all $j|0 \le j < l$, all k > 0, if $P \in I(j)n$ times then let n of the instances of P in I'(k(D+1)) be assigned a problem instance number k - l + j. [Some early instances of P will have negative instance numbers; transmit dummy values here.] Then I' is a possible description of transmissions, together with problem instance numbers, that are feasable if the problem instances are provided at D + 1-time-unit intervals. If a P^i is in I'(k) then for all jsuch that a transmission from another processor Q to P is in I(j), j < i there will be an instance of Q in I(j), by the construction.

We now present the major theorem of this chapter, which is a summary of the two bound observations. We have indicated a way in which a given serial structure may be pipelined, namely by tagging a problem instance with a unique label (amongst active instances - one only needs at most activity many labels), and providing buffering for each processor P so that only one output for P is transmitted at once. The sets FO(P) are defined for that purpose. We could assume instead that inputs are buffered internally to P. This will ensure the condition on P's outputs, without FO(P). We would instead have FI(P) for the inputs. The condition is mathematical and symmetric. The theorem says that this way is optimal for a given kind of pipelining structure. In further chapters, we will indicate ways that this separation lower bound may be reduced, by introducing multiple identical processors at certain points in the network, and connecting them to the multiple output processors with specific topologies.

Theorem 3.2 Suppose PS has duty D and separation S. Then $S \ge D$ and S may be chosen so that $S \le D + 1$.

Proof: Immediate from Basic Observation 3.2 and Theorem 3.1.

There remians one step to complete the transformation. If you recall, an additional processor was inserted to make the adjusted PS, in which it could be assumed that the transmission time dominitaded the time each processor had to spend working on its part of the problem. This processor is a "dummy" processor, which computes nothing and transmits nothing. The pipeline structure will have no instances of this processor, because its duty is zero. The wires will need to be removed. This is a natural consequence of the processor's insubstantial role in the system.

Chapter 4

Systolic-Array Performance on non-Systolic Structures

4.1 Introduction

An appealing feature of systolic arrays is that for some problem classes it is possible to arrange for problem instances to be supplied to the systolic array in such a manner that no connection between any processor and the outside world transmits more than a single value during the solution of a problem instance. When this condition and others are met it is possible to pipeline problem instances, or supply one every time unit and, after a certain delay, obtain one result per time unit.

We wish to explore ways of making pipelined structures out of nonsystolic structures. A pipelined parallel structure is one whose various processors can usefully be working on different instances of one problem at the same time, so several problem instances are in the structure when the results from the first one emerge.

4.2 Utility Of Pipelines

Pipelining is principally useful in two cases. In this description I will assume that a short separation is desired; if a long separation and latency are both acceptable it is reasonable to supply only a single processor and not use concurrency at all.

One case is the reduction of the total memory-time product required for a computation by arranging for portions of the computation to take place in different processors of the structure. This occurs when different problem instances share some of the input; instead of arranging for a partially-redundant complete problem instance to reside in each of several processors solving different problem instances that share data, a single copy of this data is spreid among all of the processors, each solving the same part of all of the instances. Perhaps the best-known example of this is matrix multiplication, which multiplication of $n \times n$ matrices can be thought of as nmultiplications of n-element vectors by $n \times n$ matrices.

This motivation for pipelining will not be discussed further; while it can be important, the types of structures that tend to result have been considered by us previously. As in the matrix multiplication example, a situation in which multiple problem instances with some data shared arises can often be regarded as parts of a larger problem.

A second case, the case we discuss here, is that in which the purpose of pipelining is to secure a short separation interval.

Pipelines are not useful when a user wants a low separation but can tolerate a very long latency. In this case, concurrency should not be used on any single problem instance; instead, a large number of processors could be provided, disconnected from each other except that each can receive problem instances from the source and can deliver results to the destination. They can be used in rotation, like the barrels of a Gatling gun, to deliver a flow of solved problem instances more frequently than one unit could. The descriptions of some problem instances, or of the results, may be too bulky to be delivered to a single processor within the desired separation; this can be overcome by providing a serializer or deserializer on each processor.

Pipelines are useful where a low separation and a low latency are both desirable. There are the obvious cases such as real time applications; there are also cases in which the results of some of the early runs are used to modify the input data for some of the later ones, or to make computation of some of the later instances unnecessary.

An important non-real-time case where this can occur is where the multiple problem instances are really parts of a larger problem.

4.3 Pipelining "Nonpipelinable" Structures by Duplicating Processors

Many of the computational problems that must be solved in any system must be solved repeatedly. A real-time example might be an aircraft, doing situation recognition of any form; a non-real-time example might be a series of problem instances (with slightly differing data).

As one example of what might be possible, we consider the dynamic programming structure of [King85]. We describe below the problem and the solution of that paper, and we show the structure graphically in Figure 4.1.

The class of dynamic programming problem solvable by that structure is that class in which

1. a problem instance is an ordered sequence of items

- 2. the result for a sequence of length 1 can be determined simply
- 3. $F(S) = \text{reduce}(\otimes, \{F(S_1) \oplus F(S_2) | S_1 | | S_2 = S\})$, where \otimes is an associative and commutative binary operator, \oplus is an appropriate binary operator, and || is concatenation.




Figure 4.1: Parallel Dynamic Programming Structure

If n is the problem instance size, the recursive solution obtained by using the formula takes O(n!)time on a single processor. In the dynamic programming approach the result for each subsequence is stored when it is obtained, and the time on a single processor is $O(n^3)$. In the structure of [King85], a triangular collection of processors is assembled; say $\{P_{ij} | i \in \{1, ..., n\} \land j \in \{1, ..., n$ $i + 1\}$ }. P_{ij} computes $F(S_i^j)$, where S_i^j is the j-element subsequence of S starting with the *i*th element. This, together with the form above, enables us to conclude that $\forall_{i,j,k} k \in \{1, ..., j-1\} \Rightarrow$ P_{ij} needs information from P_{ik} and $P_{i+k,j-k}$). This can be accomplished by connecting $P_{i,k}$ and $P_{i+k,j-k}$ to P_{ij} , but it is better to connect P_{ij} to just $P_{i,j-1}$ and $P_{i+1,j-1}$, and pass the information through multiple processors. This requires that $P_{i,j-1}$ (resp. $P_{i+1,j-1}$) pass along to P_{ij} values they receive from various P_{ik} (resp. $P_{i+k,j-k}$). This is acceptable because P_{ij} uses these values itself, so the cost of retransmission can (asymptotically) be absorbed in the cost of the processors' own computation. The output is obtained at the "bottom" node, P_{i1} with maximal *i*.

Nodes closer to the point of the triangle perform more computation, as can be seen from the form of the definition of F(S) above; the reduction set is bigger and F(S') is required for more substrings S' of S. The amount of computation performed in a node is proportional to the distance from the base of the triangle. Since there are n + 1 - j processors with a second subscript of j,

and each one performs $\Omega(j)$ units of computation, the total amount of computation performed by approximately $\frac{n^2}{2}$ processors is approximately $\frac{n^3}{6}$ units, over 2n time units. If every processor were fully occupied 2n time units would suffice to complete $2n\frac{N^2}{2} = n^3$ internal computations, enough to solve six problem instances.

If we were to attempt naive pipelining, which is accomplished by merely making a second problem instance available to the base of the triangle as soon as the first instance was absorbed, we would halve the separation; it is impossible to do better because the amount of data transferred through the bottom node, the busiest processor, and the amount of computation it must do, takes half of the time that it takes the whole structure to solve a single problem instance. We therefore get only one third of the computation power from the processors we provide; we have enough computation power to solve six instances, but we can only handle two.

The reason for this low efficiency is simple. In this structure, most processors do much less work than is done by the single processor at the apex of the triangle. For example, the processors at the base of the triangle each perform no computation, and one transmission in each of two directions.

What we would like to have is more computation power, strategically placed in the computation network, so all of the network is kept equally busy by an indefinite stream of problem instances. In this example, we would like nodes whose second subscript is j to have j times as much communications and computation capacity as the nodes at the base of the triangle, since it has j times as much work to do. This would make the entire network able to handle one problem instance per time unit, at a cost of providing $\frac{n^3}{6}$ units of processing power.

However, this is unlikely to be the best way to proceed, since this leads to fewer processors doing more work. It is well known that in general it is much more efficient to have more processors, each doing less work, than the other way around.

4.4 Problems with Pipelining

The loss of efficiency does not derive merely from the high separation necessary. In the ideal case, if the separation is s and the required computation is c we will only need $\frac{c}{s}$ units of computation power. If we need to reduce the separation to s', we can provide $\lceil \frac{s}{s'} \rceil$ duplicate instances of the structure; using them in parallel by distributing [evenly] the incoming problem instances.

The problem with the triangular structure above, and others, is that there are some processors that have more activity than others. We want the activity to be distributed evenly to make the best use of our computational resources. In the pipelined case, we also want to maximize the mean activity level.

4.5 Mitigation Strategies

If the structure that results from a concurrency synthesis is imbalanced, balance can be restored by multiplicating some of the processors. Basically, if the desired separation is S, but a processor P has a duty of D, $\lceil \frac{D}{S} \rceil$ copies are made of P. Let $c = \lceil \frac{D}{S} \rceil$. We call these multiple processors a column; denoted by CP. The column of c processors can be thought of as a single more powerful processor capable of doing that work that was done by P, in D time, for c problem instances instead of one. Since $c \ge \frac{D}{S}$, the column achieves a performance as good as or better than one problem instance every S time units over a sufficiently long time interval.

Definition 4.1 A columnization CPS of a parallel structure PS is a structure in which each processor of PS has been replaced by a column, described above. Each processor in the column will do what the corresponding processor of the original structure did. Exactly those pairs of columns that correspond to a pair of processors that were connected by an edge in the original structure will be connected by a network, possibly with switches, to be described below. We will refer to the column replacing the processor P as CP, and to individual processors of CP as CP^1, CP^2, \ldots, CP^l , where l is the number of processors in the column, called the length of the column. This should be distinguished from the virtualization of [King85]. In virtualization, a loop of one processor's task per problem instance is replaced by a series of accesses to a partial result and creation of a new partial result with a higher index. In this, the processor's chore is the same before and after columnization;

Definition 4.2 If processors P and Q are columnized into columns CP and CQ respectively, CP feeds CQ if there is an edge from P to Q. CP is the source and CQ is the target.

We will require that in a columnization all data pertaining to one problem instance be delivered to only one processor in each column. We call this requirement the Distribution Requirement [DR].

For the purposes of these definition a pair of processors P and Q such that P sends information to Q and Q sends information to P is considered to be connected by two edges.

Given that processor P_1 is replaced by column C_1 and P_2 has been replaced by C_2 , and that there was an edge from P_1 to P_2 , we now must say what network replaces the edge.

Some networks have multiple paths from the column replacing the source processor of the edge to the one replacing the target. In this case we shall require switches for a given input/output processor pair. The switching protocol will normally be dependent on the topology of the original parallel structure.

4.5.1 Interfacing Columns of Processors

When we consider interfacing two columns, one of which feeds the other, we will assume that the DR is satisfied for the source, and we need to ensure that it will be satisfied for the target. We call a method for doing this a *Distribution Strategy*.

Let us consider a simple case, which may generalize:

Definition 4.3 A FIFO with capacity C is a memory with capacity C that

- has an input and output terminal
- signals to the object connected to the input terminal that it is ready for data whenever it contains fewer than C data
- whenever the object connected to the output terminal signals that it is ready for data, and it contains any data, sends and erases [ceases to contain] the oldest datum it contains

It will usually be obvious from context what connections are in force whenever we say "a FIFO of capacity C exists between points a and b. We will now describe one possible connection network between columns C and C'.

Definition 4.4 Suppose columns C and C' have length l and l' respectively. WLOG say l < l' and l' - l = d. Further suppose that each processor P of the target column has a FIFO buffer with capacity $\geq D(P)$, where P is the processor whence C. The terminals of the source column are the outputs of the FIFOs, and the terminals of the target column are the processors' natural input terminals. Narrow Fanout columnization is a columnization in which the interface network which for each $i \leq l$ there is a switch and wire that can direct information from the terminal for C^i to C^{i+j} for $0 \leq j \leq d$

A narrow fanout columnization allows several problem instances to be distributed to fresh processors within the interval corresponding to a single processor's duty, without reducing the duty of any processor. The latter is something we will not attempt to do.

Narrow fanout columnization can be used to ease bottlenecks that could otherwise exist is a pipelined stricture if a switching protocol which we will describe below is used.

In the theorem below we will show that a small improvement in the separation of a pipelined structure can be achieved by using narrow fanout columnization between one particular pair of columns. While this improvement will be small, it is cumulative; in certain cases the separation of a parallel structure PS can be reduced from D(PS) to 1 by reductions to D(PS)-1, D(PS)-2,...

Theorem 4.2 would appear to be impossibly narrow, but one example in which its conditions are met is the case of a chain of processors, with processor i connected exactly to i + 1 except at the ends of the chain.

Another place where the theorem needs to be broadened is the conditions on the communication within the halves of the original parallel structure that are joined by the single edge of the Theorem. It must be true that the entire problem instance is available at immediately sequential times after the first output is available from the source processor. It must also be true that the target processor can immediately generate all elements of its output on any problem instance on which it has started to deliver output.

Definition 4.5 A major cycle is an l-time-unit interval at the beginning of which an output which is the first for problem instance m is made available by some members of CS. WLOG we will assume that CS delivers a complete problem instance every major cycle – we can provide dummy instances for members that do not provide real ones.




Figure 4.2: Connections of Switches, and Remaining Work, in Narrow Fanout Columnization

The diagram labeled t = i shows the situation at time i

"W = i", located in CT^{j} in the diagram for t = k means that W(j, k) = i

Definition 4.6 We define W(j,t) to be the work remaining in CT^j at time t. This is $\max(W(j,t-1) - 1,0)$ if CT^j does not start receiving a new problem instance at time t, or $\max(W(j,t-1) - 1,0) + D(T) + 1$ if it does. The units of t are defined to be time units; WLOG we assume the major cycles start at $t = 0 \mod D(S)$. We define that W(j,-1) = 0

In this example of narrow fanout columnization the network from CS to CT connects CS^i to CT^i and CT^{i+1} . We will set the switches so that during major cycle j [where the first major cycle is labeled 0] switches connecting CS^i to CT^i $1 \le i \le j \mod D(T)$ will be closed, as will be switches connecting CS^i and CT^{i+1} for $(j \mod D(T)) + 1 \le i \le l$. See figure 4.2 for a picture of the switch settings and problem instance numbers.

Lemma 4.1 CT^i receives a problem instance during exactly those major cycles during which $i \neq j \mod D(T)$. If $i < j \mod D(T)$ then CS^i sends an instance to CT^i ; if $i > j \mod D(T)$ then CS^{i-1} sends an instance to CT^i ; if $i = j \mod D(T)$ then no instance is delivered.

Proof: All switches leading from CS^i , i < j are aimed at CT^i ; all switches leading from CS^i , i > j are aimed at CT^{i+1} ; If CS^j exists its switch is aimed at CT^{j+1} , and if CS^{j-1} exists its switch is aimed at CT^{j-1} .

Below we consider the columns CS, resulting from a processor S with duty D(S), and CT, resulting from a processor T with duty D(T). D(T) = D(S) + 1. The original structure has an edge from S to T. To get full use from all of the processors in a column, we need to ensure that:

- 1. Every column resulting from a processor that outputted to S in the original structure is at any time to transmit to some processor in CS, although it need not always be the same one.
- 2. CS can deliver a total of D(S) problem instances to its outputs in D(S) time units.
- 3. A processor of CS will be finished delivering one problem instance before it is required to begin another by condition 2., immediately above.

Theorem 4.2 Suppose we have a structure which is divided into two parts such that there is only one edge from the first part to the second, all input processors are in the first part, and all output processors are in the second part. Further suppose that D(S)+1 = D(T), the lengths of the columns CS and CT are D(S) and D(T) respectively, and we use narrow fanout columnization. Then if the processors of CS begin work on problem instances on integral boundaries of D(S) time units, then all of the processors of CS will always successfully deliver problem instances to the FIFOs connected to the processors of CT. Comment: The FIFO is unable to receive data only in the case in which a full problem instance remains undelivered to the element of CT to which its output is connected.

Proof:

 $W(j,0) = D(T) \text{ unless } j = D(T); \ W(j,l-1) = \max(W(j,0) - D(T),0) \text{ which } = 2 \text{ unless } j = D(T). \text{ If } j \neq k \mod D(T) \text{ then } W(j,lk) = 1 + \max(W(j,l(k-1)),0). \text{ If } j = k \mod D(T) \text{ then } W(j,lk) = \max(W(j,l(k-1)) - l,0) \text{ because no problem instance is delivered between } l(k-1) \text{ and } lk. \text{ From this we conclude that if } j = k \mod D(T) \text{ then } W(j,lk) = W(j,lk) = W(j,l(k-(D(T)))) - l \text{ because } \forall_{m \in \{l(k-(D(T))), l(k-(D(T)))+1, \dots, lk\}} W(j,m) \geq W(j,lk). \text{ Since } \forall_{i>0} \sum_{0 \leq j \leq i} (\text{if } 0 = j \mod D(T) \text{ then } - l \text{ else } 1) < D(T), \text{ we know that } \max_k W(j,lk-1) \leq l; \text{ because } W(j,k) \leq W(j,k-1) + D(T) \text{ we have that } \max_k W(j,k) < 2D(T).$

For general narrow fanout columnization, there is the following theorem:

Theorem 4.3 If S has a duty of l_1 and T has a duty of $l_2 = l_1 + d$, 1 < d < l, then the columnization in which the FIFO buffer from CS^i is connected to CT^j , $i \le j < i + d$ will not block.

Proof: (not presented here)

The simple case is appealing. The network that interfaces the two sets of processors is small compared to the processors themselves in any situation in which an interface module is likely to be necessary at all; it consists only of a FIFO buffer, a 2-way switch, and a 2-way merger. However, there are conditions applied to the applicability of the simple case that make it not suitable for any network except that resulting from the columnization of a structure in which all of the processors are connected in a single chain.

Careful thought about the choreography that results when CS output is available in rotation rather than all at once will probably show that the latency of the structure will not be greatly increased by the introduction of narrow fanout columnization because, although it might appear that the introduction of the FIFO units should cause an average of $\frac{1}{2}$ time units of latency and could cause 21, this will not actually result because when information is available before it is needed for the theorem, the connection can be established and used early because the target processor will probably be ready to receive it only d time units after the information is available.

4.5.2 A More General Balancing Strategy

We now consider a more general connection network between two columns of processors.

We recall the Distribution Requirement, which is that even where there are two paths by which information pertaining to a problem instance can arrive at a column CT, we must arrange for all of that information to arrive at the same element of that column. If the length of CT is l, a simple strategy for meeting that requirement is to arrange for instance i to be processed by processor $CT^{i \mod l}$.

Definition 4.7 A complete crossbar columnization network is a network between two columns in which any bipartite matching between the processors of the two columns is realizable as a connection through the network.

This form of columnization network is named after the well-known network called a crossbar which has an analogous property. An example of such a network can be found in figure 4.3.

Implementing an $n \times m$ crossbar is well-known to take O(nm) switches, unless superconcentrators [or equivalent] are used. Superconcentrators are unreasonably expensive unless n and m are very large, compared with most problems.




Figure 4.3: A $K_{2,3}$ crossbar

4.5.2.1 Rounding Column Sizes Upward to Reduce Switch Size

It is expensive to naively interface a pair of large columns with a complete crossbar columnization network. The reason for this is that the cost of a crossbar simulating $K_{l,l'}$ is $\Omega(ll')$, outweighing the resources used to build the columns themselves. Although producing a large crossbar would use considerable resources, the intended use of the crossbars allows for the possibility of a reduction in circuitry. We have a couple of theorems stating that a small increase in the size of the columns can reduce the size of the network.

Theorem 4.4 If the greatest common divisor of l and l', the lengths of columns CS and CT [to be interfaced], is g, then the routing required by complete crossbar columnization can be performed with g crossbar switches, each simulating $K_{\frac{1}{2},\frac{1'}{2}}$.

Proof: l = cg and l' = c'g. $(i \mod l) \mod g = i \mod g$ and $(i \mod l') \mod g = i \mod g$, so if $i \mod g \neq j \mod g$ then $i \mod l \neq j \mod l'$, $j \mod l' \neq i \mod l'$, and for no problem instance p need a connection b provided from CS^i , $i = p \mod l$ to $CT^j \mid j \mod g \neq i \mod g$.




Figure 4.4: Crossbar Size Reduced by Blocking Columns

In Figure 4.4 we see how this works. Columns have lengths 6 and 9, making the GCD 3. Now we see that the crossbar requirements can be reduced. **Theorem 4.5** If the cost of implementing a $i \times j$ crossbar is cij, and the greatest common divisor of i and j is g, then the cost of implementing the crossbars required by crossbar columnization of a pair of columns of lengths i and j need only be $\frac{cij}{g}$.

Proof: By the previous theorem, a processor CS^k may need to communicate with CT^m iff $k \mod g = m \mod g$. For each equivalence class under mod g, there are $\frac{i}{g}$ processors in CS and $\frac{i}{g}$ processors in CT. The required crossbar is therefore $\frac{i}{g} \times \frac{i}{g}$, requiring $c\frac{i}{g}\frac{i}{g} = c\frac{ij}{g^2} \cos t$. g of these crossbars are required, for a total cost of $c\frac{ij}{g}$.

We need not depend on luck or benign problems to make adjacent columns' lengths share a large common divisor. We can, instead, increase the sizes of columns to make this happen. If we made the columns' lengths all be powers of two, for example, all pairs of columns could be interfaced by 1×2 "crossbars" [actually single switches] at the cost of an increased number of processors in the columns. There are less extreme rounding formulae, but a consistent policy must be followed within a parallel structure to avoid "seams" between regions of distinct rounding policies.

There are optimization problems implicit in the varying ratios of switching element cost and processor cost within the parallel structure, and the constraint that regions of differing rounding policy can only be joined by columns in which the two policies happen to lead to the same result. Solving these problems in in the realm of future work.

4.5.2.2 Little Increase in Latency

In the crossbar case we show (below) that the increase in the latency of the network will be small, comparable to the difference between the lengths of the columns when the destination column is the larger. The key point in the proof is that it is possible to connect to the target processor as soon as it is finished with its previous work. **Theorem 4.6** Suppose we have columns CS and CT, with CS having length l and CT having length l'. Further suppose processors S and T duties of l and l', respectively. Yet further suppose that problem instance j + 1 comes to be available at least one time unit later than problem unit j, for all j. Then processing of problem instance j by $CT^{j \mod l'}$ will be able to begin as soon as the information is available at the interface between $CS^{j \mod l}$ and the network between CS and CT.

Proof: by induction on *j. Base case:* Obviously the theorem is true for any $j \leq l'$, because no processor of CT will be working on a previous problem instance when it comes to be time to deliver problem instance j; $\nexists_{k \leq j}[k \mod l' = j \mod l']$

Induction step: Since the statement is true for j' < j, in particular it is true for j' = j - l'. Problem instance j' was the last problem instance to be delivered to $CT^{j \mod l'}$. Since it was delivered l' time units ago, it is completed; $CT^{j \mod l'}$ is therefore ready for problem instance j.

4.5.3 Using a "Shifter"

If we synchronize the outputs of a column, we find that all elements of the smaller column are connected to a subsequence of the larger column [defining "subsequence" using modular arithmetic].

This is precisely the behavior of a "shifter", and we can borrow from techniques for implementing these to perform interfacing between columns. Without loss of generality, we describe the situation in which the output column is the longer one, but a structurally similar one will work in the opposite case. If the length of the longer column is l, a series of switching units can be provided; the first will send input_i to output_i or to output_{i+1 mod l}; the second sends input_i to output_i or to output_{i+2 mod l}; etc. through log l stages, with the j^{th} stage performing either no shift or a shift of 2^{j-1} depending on the switch settings.

An advantage to this network is that it is less expensive to implement than a crossbar columnization network, but a disadvantage is that the latency contributed by a column interface will be longer, due to the fact that an entire shifter must be reset simultaneously. This method of building shifters is well known, and creates a network with a propagation time of $\Omega(\log l)$ and use of switching resources $\Omega(l \log l)$. As we will soon see, this delay and resource use is insignificant in this case, but only because of the large delay intrinsic in the use of this arrangement.

The latency accounted for by this particular communications network in a larger system is $\Omega(l)$ [specifically $\frac{l}{2}$ minimum, 2l maximum]. This results from the fact that the communication must actually be synchronized, unlike the previous cases in which the synchronization ability is only provided to meet the needs of the theorems. The reason for this is that the shift offset of the interconnection network must all be changed simultaneously.

4.6 Comparison of the Three techniques

We will consider computation and transmission to be the costs of a structure. A structure will also require memory within the processors and the FIFOs, but we will not consider memory cost at this time because the cost of memory is currently so small. We may want to reconsider this in the future if this changes.

4.6.1 Narrow Fanout Columnization

Where applicable, narrow fanout columnization with a small difference uses minimal latency, wiring, and network logic. The conditions of applicability that we have found so far are rather narrow, but we conjecture that they can be broadened.

4.6.2 Crossbar Columnization

In crossbar columnization, we can "trade off" a smaller interface network for somewhat larger columns than would otherwise be required. If the natural column lengths of the problem are used, frequently a full crossbar need be provided to interface adjacent columns. As one example, in the dynamic programming structure of [King85], adjacent columns will have lengths that differ by 1, insuring that there is never a common divisor greater than one that allows anything else to be used. Since the provision of that much crossbar would make the network for computing dynamic programming problems of n inputs with unit time separation require $\Omega(n^4)$ components.

The "rounding up" approach described above is very effective. Consider the simplest version, in which the length of each column is rounded up to the next higher power of 2. In the worst case, every columns will be twice as long as it should be for the duty of the replaced processor, and the amount of network circuitry is the same as in narrow fanout columnization.

More generally, if the column length is rounded up to the next higher number of the form $i2^{j}, 1 \leq i \leq c$ for constant c and for i and j both restricted to be integer-valued, then no column will be longer than it should be for the duty of the replaced processor by a factor of more than $\frac{c+2}{c}$ if c is even, or $\frac{c+1}{c}$ if c is odd. In exchange for this increase in column length, the amount of network circuitry can be c-1 times the amount required for narrow fanout columnization [assuming that a switch that directs an incoming signal to one of n outputs takes an amount of circuitry proportional to n-1].

4.6.3 Shifter Columnization

We believe the latency of a parallel structure including shifter columnization is significantly larger than that of the other forms; not because of the $\log l$ depth of the network, but because of the need for synchronization which we conjecture is not shared by the other two.

4.7 Open Problems

We have shown a variety of techniques to make efficient pipelining structures from structures that would normally not pipeline well. The basic reason for lack of pipelining is the existence of a few processors that have duties, or amounts of work or communication to perform, in excess of some other processors. The technique of choice to improve pipelining is to replace each processor that is overly busy by a column of processors, each capable of performing the work of the replaced processor, in sufficient quantity to achieve the desired throughput.

There are some unanswered questions we would like to answer.

4.7.1 Extend Utility of Narrow Fanout Columnization

The main problem with using narrow fanout columnization to meet the bulk of the interfacing needs with respect to connecting two columns of processors is that the mapping of problem instances to processors within a column is dependent on non-locally-determinable factors. If instance i is processed by CS^{j} , it must be processed by CT^{j} or CT^{j+1} , a requirement inconsistent with processing it in processor $CT^{i \mod l'}$.

Suppose there are two trails of columns leading back to input columns, but the sequences of lengths of the columns on the two trails are not identical, then a series of narrow fanout interface networks would deliver parts of one problem instance to different processors in the target column. Consider, for example, the following example: there is a trail from CA to CB to CC to CF, and one from CA to CD to CF. length(CA) = 1, length(CB) = 2, length(CC) = 3, length(CD) = 2, and length(CF) = 4. We therefore have two chains, one of whose columns have lengths 1, 2, 3, and 4 and the other of whose columns have lengths 1, 2, and 4. Working out the processor assignments we see that as transmitted through the first [longer] chain the stream [(1), (2), (3), (4), (5), (6), (7), (8)] becomes [(1, 2), (3, 4), (5, 6), (7, 8)] in CB, $[(1, 2, 4), (3, 5, 6), (7, 8, \Lambda)]$ in CC, and $[(1, 2, 4, 6), (3, 5, 8, \Lambda), (7, \Lambda, \Lambda)]$ in CF. The other chain does have [(1, 2), (3, 4), (5, 6), (7, 8)] in CD, but it becomes [(1, 2, 3, 4), (5, 6, 7, 8)] in CF.

4.7.1.1 Discovering Paths with Common Column Length Sequences

For some structures this problem does not arise because all paths from any input column to a given column have the same sequences of lengths. In this case the sequence is (1, 2, 3, ..., l) where l is the length of the target column. In this case a proof is easy to craft from the observation that the interconnections of the original structure are all from nodes that deserve columns of length i to ones deserving columns of length i + 1; we want to derive some more general results.

4.7.1.2 Making Paths with Common Column Length Sequences by Padding

We conjecture that there are cases in which all paths from input to any node are of the same length, but there are different natural column lengths (based on the original processors' duties) along these paths. If this is so, it might be possible to extend the shorter columns by adding otherwise unnecessary processors to those columns. We need to find out where this works and is productive.

4.7.2 Folding Together Narrow Fanout Columnization and Other Types of Columnization

A problem with using narrow fanout columnization and other types in the same structure is that the other types of columnization assume that in a column of length l, problem instance i will be delivered to processor $i \mod l$ in the column.

Suppose there is a region ρ of a parallel structure all of whose inputs are (or can be, with reasonable padding) of the same height, and all of whose outputs are also of the same height, but within which there are paths with disparate column length sequences. Then the region cannot be built from narrow fanout columns.

Further suppose that for each node in the structure, all paths from inputs to that node through which data actually flow go through the region the same number of times.

Then it will be possible to use crossbar columnization in ρ and narrow fanout columnization outside that region, provided that there is no path component outside of ρ with disparate column length sequences.

We need to find methods for determining such regions, making them as small as is possible to reduce the amount of resources necessary for crossbars. In what follows we will call these regions moats.

4.7.3 Optimize Crossbar Columnization

The observation that crossbars can be smaller but more numerous, and therefore consume less resources, when the greatest common divisor is larger than when it is smaller, leads to an optimization issue as we have discussed above. This issue is made somewhat more complex when the fact that there are "competing" forms of columnization available is noted.

We need to develop optimization criteria for this technique.

4.8 Future Work

As we have seen, it is useful to balance a concurrent structure by providing "assistants" to those processors that carry a disproportionate share of the computation load. If this is done the structure can pipeline, and all of the processors are kept fully busy. We would then fall short by only a small constant factor (inherent in the construction of a pipeline structure from an ordinary concurrent one – see Chapter 2) of achieving full processor utilization. We have shown that by columnization, or provision of duplicate processors for heavily used ones and using all processors of a given type in rotation, we can meet this criterion. We have also described several types of columnization.

Crossbar Columnization is clearly the most general, although the most expensive, form of columnization. Any problem amenable to these techniques at all can be handled in this manner. This is the most expensive structure, however, requiring additional processors and a moderately expensive switching network.

Above we described techniques for reducing the expense of this form of columnization, and techniques for and conditions under which the less expensive ones can be used. Work remains to completely describe and develop the technique.

4.8.1 Generalization of Narrow Fanout Columnization

Theorem 4.2 states that if there is only one edge between two parts of a structure that need to process problem instances at different speeds, a certain simple and inexpensive network can be used to match the needs. This theorem is extremely narrow, yet we suspect broadening to be possible along several fronts. For some parallel structures the information sent out by one processor for one problem instance cannot be sent contiguously [without intervening values for other problem instances] without artifically increasing latency. This will occur whenever the information sent from one processor to another in the structure is not contiguously sent. It still seems likely that the data can be properly interleaved so narrow fanout columnization can still be used, but we do not yet have a proof of this conjecture. We want to create one.

This is the cheapest form of columnization. It achieves its low cost by restricting the choice of problem instance paths to the minimum necessary to insure that every element of the longer column communicates with at least one element of the shorter, and that the number of longercolumn processors each processor in the shorter column communicates with is equal.

This restriction has the consequence that after a chain of networks built for narrow fanout columnization the assignments of problem instances to processors cannot be predicted without detailed knowledge of the paths taken to get to the particular column.

This, in turn, has the consequence that whenever several streams of data converge on one column some special care must be taken to insure that data arriving at a single processor all comes from the same problem instance.

In future investigation we should be able to validate the following techniques:

- Isolation of cases in which the correspondence will work because the data has the same history of passage through equivalent narrow fanout column interface networks
- In cases where that is impossible, provision of conversion networks to make the problem instance assignments match. Minimize their number.

44

4.8.2 Combine Narrow Fanout Columnization with Other Columnizations

We have described above a situation in which "most" regions of the pipelined concurrent structure meet the criteria for direct use of narrow fanout columnizations, but a small region doesn't. The technique we will explore is isolation of such regions, given the description of the structure.

To use this technique we can isolate and use "small" regions for which every path from a node receiving information from the outside world to any node N of the pipelined structure passes through the region the same number of times as any other path from any information-receiving node to N.

The work that must be done here [beyond finding "straight" narrow fanout columnizations] includes:

- find heuristics for isolating moats, or regions which satisfy the path condition for supplementing narrow fanout columnization.
- determine, for such regions, what nodes they cover.

4.8.3 Improve Crossbar Columnization

The optimization problem here is choosing an amount by which to "pad" the columns to reduce the size of the network. Recall that the reason for increasing the column length beyond that which would be required by the replaced processor's duty is to increase the greatest common divisor of the lengths of two columns which share communication, in order to allow the interfacing network to be a large number of little crossbars instead of a few large ones or one huge one.

Given that the cost of an $n \times m$ crossbar is assumed to be $\Omega(nm)$, say cnm, if the length of one of the columns is fixed and the ratio of the cost of a processor to c is known it is simple arithmetic to choose a column length. This is even true if neither column length is fixed but there are minima on both. It becomes a more complex problem coordinating the lengths of all columns. We have done little in this area, but we expect that a "greedy algorithm", addressing the columns in order of some function of the ratio of the cost of their processors to c, would work reasonably well. Intuitively the columns that are full of expensive processors [and their neighbors] should be addressed first, and this seems to work reasonably well on examples we have tried by hand, including two adjacent columns of mutually prime, large, approximately equal length, with extremely expensive processors surrounded by further mutually prime columns surrounded by very inexpensive processors.

We need to prove some basic results on algorithms for choosing column paddings.

4.8.4 Improve Shifter Columnization

Shifter columnization is desirable on the cost measures of processors required and switching logic required for the networks, but it exhibits a latency much larger than the others. This is acceptable if the latency of the pipelined but non-columnized structure is already due to be large, if such latency is acceptable in the intended use, or if few enough column pairs must be interfaced by shifter columnization that their contribution to the total latency, while large per column, is not large for the whole structure.

Each of these tests is evaluable, with varying levels of difficulty:

- the latency of the pipelined but non-columnized structure can be estimated by examining the structure specification or information produced by the pipelining transformations
- If the intended use of a structure has a specification of latency limit, it is of course simple to determine whether the latency resulting from the shifter columnization is acceptable. If it is part of a larger structure, the best places to use available slack in the total latency to reduce other cost measures is an NP-complete problem that has a tractable and practical approximate solution.

• the theory necessary to find narrow stripes through which data flow is similar to that necessary to find moats.

4.9 Conclusions

We have shown before that a broad class of parallel structures can be transformed into pipelined structures. We have shown here that, given a structure that pipelines, but inefficiently, we can derive a structure of moderate efficiency by "shoring up" the weak places in the structure. This is done by replacing individual processors with columns of processors.

Several such transformational techniques, with differing efficiencies and differing explanations for the inefficiencies, are described above. A logical next step is to devise a theory for choosing among the available strategies [and mixtures thereof] to choose optimal high-throughput pipeline structures from low-throughput pipeline structures or non-pipeline structures.

Chapter 5

References

- [BHR84] S. Brookes, C. Hoare and A Roscoe, "A Theory of Communicating Sequential Processes" Journal of the ACM v. 31 # 3, July, 1984, Pp. 560-599
- [Bro86] Thomas C. Brown, "Symbolic Computation Domains: A Reflective λ -Calculus and its Type Theory" Kestrel Tech Report # KES. U.86.2, March, 1986
- [EmCl] Emerson, E. Allen, and Clarke, Edmund C., "Using branching time temporal logic to synthesize synchronization skeletons" Science of Computer Programming 2, 1982, Pp. 241-266
- [Gel85] Gelernter, David, "Generative communication in Linda" ACM TOPLAS 7(1), Jan. 1985,
 Pp. 80-112
- [Hoa78] C. A. R. Hoare, "Communicating Sequential Processes" Communications of the ACM Vol. 21 # 8, August 1978, Pp. 666-677
- [Kin85] R. King, "Knowledge-Based Transformational Synthesis of Efficient Structures for Concurrent Computation" Rutgers Ph. D. Thesis, May 1985
- [Ken81] K. Kennedy, "Program Flow Analysis, Theory and Allpications; A Survey of Data Flow Analysis Techniques", Prentice Hall 1981, Chapter 1

- [Lei85] C. Leiserson, "Fat-Trees: Universal Networks for Hardware-Efficient Supercomputing" *IEEE Transactions on Computers, C-34 #10*, October 1985, Pp. 892-901
- [Mos83] J. Mostow, "Program transformations for VLSI" 8th International Joint Conference on Artificial Intellegence, Aug 1983, Pp. 40-43
- [sb81] Stefik, Mark and Dan Bobrow, "Linked Module Abstraction: a methodology for designing the architectures of digital systems" Memo KB-VLSI-81-9, Xerox PARC, June 1981
- [sl85] Shahdad, Moe, Roger Lipsett, Erich Marschner, Kellye Sheehan, Howard Cohen, Ron Waxman, and Dave Ackley, "VHSIC Hardware Description Language" IEEE Computer 18 # 2, February 1985, Pp. 94-104
- [Smi82] D. Smith, "Derived Preconditions and Their Use in Program Synthesis", Sixth Conference on Automated Deduction, Lecture Notes in Computer Science 138, Springer-Verlag, New York, 1982, 172-193
- [Smi83] D. Smith, "Applications of a Strategy for Designing Divide-and-Conquer Algorithms", to appear in Science of Computer Programming, 1987